Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 30 16:43:01 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.777        0.000                      0                64976        0.052        0.000                      0                64976        3.000        0.000                       0                 23222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.777        0.000                      0                  190        0.052        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.808        0.000                      0                   20        0.282        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          12.144        0.000                      0                46260        0.052        0.000                      0                46260       49.500        0.000                       0                 23106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         7.064        0.000                      0                   17        0.055        0.000                      0                   17  
sys_clk_pin   clkout3             4.777        0.000                      0                   28        0.548        0.000                      0                   28  
clkout2       clkout3            16.749        0.000                      0                    2        0.278        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 45.769        0.000                      0                18490        0.303        0.000                      0                18490  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.076ns (22.744%)  route 3.655ns (77.256%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.031     9.958    CLK_GEN/led_clk_0
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.923    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.734    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.076ns (22.744%)  route 3.655ns (77.256%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.031     9.958    CLK_GEN/led_clk_0
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.923    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.734    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.076ns (22.744%)  route 3.655ns (77.256%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.031     9.958    CLK_GEN/led_clk_0
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.923    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.734    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.076ns (22.744%)  route 3.655ns (77.256%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.031     9.958    CLK_GEN/led_clk_0
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.923    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.734    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.076ns (22.863%)  route 3.630ns (77.137%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.006     9.933    CLK_GEN/led_clk_0
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[10]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.076ns (22.863%)  route 3.630ns (77.137%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.006     9.933    CLK_GEN/led_clk_0
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.076ns (22.863%)  route 3.630ns (77.137%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.006     9.933    CLK_GEN/led_clk_0
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.076ns (22.863%)  route 3.630ns (77.137%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.006     9.933    CLK_GEN/led_clk_0
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.926    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[9]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDRE (Setup_fdre_C_R)       -0.429    14.737    CLK_GEN/led_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.076ns (23.442%)  route 3.514ns (76.558%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.890     9.817    CLK_GEN/led_clk_0
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    14.924    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[5]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X63Y81         FDRE (Setup_fdre_C_R)       -0.429    14.735    CLK_GEN/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.076ns (23.442%)  route 3.514ns (76.558%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.227    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.355    CLK_GEN/led_counter[16]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.479 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.786    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.124     6.910 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.218    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.342 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.713     8.055    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.624     8.803    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.890     9.817    CLK_GEN/led_clk_0
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    14.924    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[6]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X63Y81         FDRE (Setup_fdre_C_R)       -0.429    14.735    CLK_GEN/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  4.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     1.480    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y149        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_tx_ctrl/bitTmr_reg[8]/Q
                         net (fo=2, routed)           0.116     1.738    uart_tx_ctrl/bitTmr_reg[8]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.935 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_7
    SLICE_X61Y150        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.918     2.083    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y150        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     1.480    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y149        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_tx_ctrl/bitTmr_reg[8]/Q
                         net (fo=2, routed)           0.116     1.738    uart_tx_ctrl/bitTmr_reg[8]
    SLICE_X61Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.935 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X61Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_6
    SLICE_X61Y150        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.918     2.083    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y150        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X61Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.545%)  route 0.368ns (61.455%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     1.480    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_tx_ctrl/txData_reg[4]/Q
                         net (fo=1, routed)           0.104     1.725    uart_tx_ctrl/txData[4]
    SLICE_X44Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  uart_tx_ctrl/txBit_i_5/O
                         net (fo=1, routed)           0.264     2.035    uart_tx_ctrl/txBit_i_5_n_0
    SLICE_X59Y143        LUT6 (Prop_lut6_I5_O)        0.045     2.080 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     2.080    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X59Y143        FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y143        FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.250     1.745    
    SLICE_X59Y143        FDSE (Hold_fdse_C_D)         0.091     1.836    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.185     1.829    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT3 (Prop_lut3_I2_O)        0.043     1.872 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    uart_tx_ctrl/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X60Y145        FDRE (Hold_fdre_C_D)         0.131     1.610    uart_tx_ctrl/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     1.480    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CLK_GEN/led_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.739    CLK_GEN/led_counter[8]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  CLK_GEN/led_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.847    CLK_GEN/data0[8]
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.585    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[24]
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/data0[24]
    SLICE_X63Y85         FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[28]
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/data0[28]
    SLICE_X63Y86         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     1.480    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y147        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y147        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_tx_ctrl/bitTmr_reg[3]/Q
                         net (fo=2, routed)           0.117     1.739    uart_tx_ctrl/bitTmr_reg[3]
    SLICE_X61Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.847    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_4
    SLICE_X61Y147        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y147        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X61Y147        FDRE (Hold_fdre_C_D)         0.105     1.585    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.482    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.741    CLK_GEN/led_counter[16]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  CLK_GEN/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.849    CLK_GEN/data0[16]
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.587    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.562     1.481    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.742    CLK_GEN/led_counter[12]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/data0[12]
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.586    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y89     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y89     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y82     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y82     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y82     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y83     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y83     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y83     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y85     CLK_GEN/led_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y85     CLK_GEN/led_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y85     CLK_GEN/led_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y85     CLK_GEN/led_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y86     CLK_GEN/led_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y86     CLK_GEN/led_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y86     CLK_GEN/led_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y86     CLK_GEN/led_counter_reg[28]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y87     CLK_GEN/led_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y87     CLK_GEN/led_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y87     CLK_GEN/led_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y145    uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y145    uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y144    uart_tx_ctrl/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y144    uart_tx_ctrl/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y145    uart_tx_ctrl/bitIndex_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.808ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.456ns (15.507%)  route 2.485ns (84.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.485     8.175    BTN_SCAN/p_0_in
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.259    45.280    
                         clock uncertainty           -0.091    45.189    
    SLICE_X0Y83          FDRE (Setup_fdre_C_CE)      -0.205    44.984    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.984    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                 36.808    

Slack (MET) :             36.878ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 1.674ns (54.556%)  route 1.394ns (45.444%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.303 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.303    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 36.878    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.653ns (54.243%)  route 1.394ns (45.757%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.282 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.282    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.900ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.677ns (54.601%)  route 1.394ns (45.399%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.306 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.306    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.301    45.235    
                         clock uncertainty           -0.091    45.144    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.062    45.206    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.206    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 36.900    

Slack (MET) :             36.950ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.611ns (53.604%)  route 1.394ns (46.396%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.083    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.240 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.240    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.301    45.235    
                         clock uncertainty           -0.091    45.144    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.046    45.190    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.190    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 36.950    

Slack (MET) :             36.973ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.579ns (53.104%)  route 1.394ns (46.896%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.208 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.208    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 36.973    

Slack (MET) :             36.989ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.563ns (52.851%)  route 1.394ns (47.149%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.192 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.192    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 36.989    

Slack (MET) :             36.992ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.560ns (52.803%)  route 1.394ns (47.197%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.189 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.189    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 36.992    

Slack (MET) :             37.013ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.539ns (52.465%)  route 1.394ns (47.535%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.168 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.168    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 37.013    

Slack (MET) :             37.087ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 1.465ns (51.235%)  route 1.394ns (48.765%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 44.934 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630     5.235    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.394     7.085    BTN_SCAN/p_0_in
    SLICE_X51Y91         LUT2 (Prop_lut2_I1_O)        0.124     7.209 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.209    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.741 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.741    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.855    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.094    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.508    44.934    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.276    45.210    
                         clock uncertainty           -0.091    45.119    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.062    45.181    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.181    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 37.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.490%)  route 0.151ns (37.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.151     1.777    BTN_SCAN/p_0_in
    SLICE_X51Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.822    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.888 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.605    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.746%)  route 0.154ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.154     1.780    BTN_SCAN/p_0_in
    SLICE_X51Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.825    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.605    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.158     1.783    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.828    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.782    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     1.999    BTN_SCAN/clk_disp
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.782    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.827    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     1.999    BTN_SCAN/clk_disp
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.156     1.781    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.826    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y94         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.156     1.781    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.826    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.156     1.781    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.826    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.000    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.156     1.780    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.825    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     1.999    BTN_SCAN/clk_disp
    SLICE_X51Y91         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.780    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.825    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     1.999    BTN_SCAN/clk_disp
    SLICE_X51Y92         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y91     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y93     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y93     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y94     BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y94     BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y94     BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y94     BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y95     BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y92     BTN_SCAN/clk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y92     BTN_SCAN/clk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y92     BTN_SCAN/clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y92     BTN_SCAN/clk_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/result_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y91     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y93     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y94     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y94     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y94     BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       12.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[191][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.466ns  (logic 7.942ns (23.732%)  route 25.524ns (76.268%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=8 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.416    90.063    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X45Y151        LUT5 (Prop_lut5_I0_O)        0.325    90.388 r  UART_BUFF/buffer[191][7]_i_3/O
                         net (fo=8, routed)           1.047    91.436    UART_BUFF/buffer[191][7]_i_3_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.332    91.768 r  UART_BUFF/buffer[191][7]_i_1/O
                         net (fo=5, routed)           0.649    92.416    UART_BUFF/buffer[191][7]_i_1_n_0
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.491   104.916    UART_BUFF/clk_cpu
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][1]/C
                         clock pessimism              0.179   105.095    
                         clock uncertainty           -0.106   104.989    
    SLICE_X45Y130        FDRE (Setup_fdre_C_R)       -0.429   104.560    UART_BUFF/buffer_reg[191][1]
  -------------------------------------------------------------------
                         required time                        104.560    
                         arrival time                         -92.416    
  -------------------------------------------------------------------
                         slack                                 12.144    

Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[191][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.466ns  (logic 7.942ns (23.732%)  route 25.524ns (76.268%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=8 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.416    90.063    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X45Y151        LUT5 (Prop_lut5_I0_O)        0.325    90.388 r  UART_BUFF/buffer[191][7]_i_3/O
                         net (fo=8, routed)           1.047    91.436    UART_BUFF/buffer[191][7]_i_3_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.332    91.768 r  UART_BUFF/buffer[191][7]_i_1/O
                         net (fo=5, routed)           0.649    92.416    UART_BUFF/buffer[191][7]_i_1_n_0
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.491   104.916    UART_BUFF/clk_cpu
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][5]/C
                         clock pessimism              0.179   105.095    
                         clock uncertainty           -0.106   104.989    
    SLICE_X45Y130        FDRE (Setup_fdre_C_R)       -0.429   104.560    UART_BUFF/buffer_reg[191][5]
  -------------------------------------------------------------------
                         required time                        104.560    
                         arrival time                         -92.416    
  -------------------------------------------------------------------
                         slack                                 12.144    

Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[191][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.466ns  (logic 7.942ns (23.732%)  route 25.524ns (76.268%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=8 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.416    90.063    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X45Y151        LUT5 (Prop_lut5_I0_O)        0.325    90.388 r  UART_BUFF/buffer[191][7]_i_3/O
                         net (fo=8, routed)           1.047    91.436    UART_BUFF/buffer[191][7]_i_3_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.332    91.768 r  UART_BUFF/buffer[191][7]_i_1/O
                         net (fo=5, routed)           0.649    92.416    UART_BUFF/buffer[191][7]_i_1_n_0
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.491   104.916    UART_BUFF/clk_cpu
    SLICE_X45Y130        FDRE                                         r  UART_BUFF/buffer_reg[191][7]/C
                         clock pessimism              0.179   105.095    
                         clock uncertainty           -0.106   104.989    
    SLICE_X45Y130        FDRE (Setup_fdre_C_R)       -0.429   104.560    UART_BUFF/buffer_reg[191][7]
  -------------------------------------------------------------------
                         required time                        104.560    
                         arrival time                         -92.416    
  -------------------------------------------------------------------
                         slack                                 12.144    

Slack (MET) :             12.169ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.438ns  (logic 7.741ns (23.151%)  route 25.697ns (76.849%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.185    89.833    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X34Y154        LUT3 (Prop_lut3_I1_O)        0.332    90.165 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.151    91.315    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I1_O)        0.124    91.439 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.949    92.388    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][1]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X39Y125        FDRE (Setup_fdre_C_R)       -0.429   104.557    UART_BUFF/buffer_reg[195][1]
  -------------------------------------------------------------------
                         required time                        104.557    
                         arrival time                         -92.388    
  -------------------------------------------------------------------
                         slack                                 12.169    

Slack (MET) :             12.169ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.438ns  (logic 7.741ns (23.151%)  route 25.697ns (76.849%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.185    89.833    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X34Y154        LUT3 (Prop_lut3_I1_O)        0.332    90.165 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.151    91.315    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I1_O)        0.124    91.439 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.949    92.388    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][5]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X39Y125        FDRE (Setup_fdre_C_R)       -0.429   104.557    UART_BUFF/buffer_reg[195][5]
  -------------------------------------------------------------------
                         required time                        104.557    
                         arrival time                         -92.388    
  -------------------------------------------------------------------
                         slack                                 12.169    

Slack (MET) :             12.169ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.438ns  (logic 7.741ns (23.151%)  route 25.697ns (76.849%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.185    89.833    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X34Y154        LUT3 (Prop_lut3_I1_O)        0.332    90.165 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.151    91.315    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I1_O)        0.124    91.439 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.949    92.388    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][6]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X39Y125        FDRE (Setup_fdre_C_R)       -0.429   104.557    UART_BUFF/buffer_reg[195][6]
  -------------------------------------------------------------------
                         required time                        104.557    
                         arrival time                         -92.388    
  -------------------------------------------------------------------
                         slack                                 12.169    

Slack (MET) :             12.169ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[195][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.438ns  (logic 7.741ns (23.151%)  route 25.697ns (76.849%))
  Logic Levels:           30  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.638    88.531    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.117    88.648 f  DEBUG_CTRL/buffer[206][7]_i_3/O
                         net (fo=110, routed)         1.185    89.833    UART_BUFF/buffer_reg[153][7]_0
    SLICE_X34Y154        LUT3 (Prop_lut3_I1_O)        0.332    90.165 r  UART_BUFF/buffer[195][7]_i_3/O
                         net (fo=8, routed)           1.151    91.315    UART_BUFF/buffer[195][7]_i_3_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I1_O)        0.124    91.439 r  UART_BUFF/buffer[195][7]_i_1/O
                         net (fo=5, routed)           0.949    92.388    UART_BUFF/buffer[195][7]_i_1_n_0
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X39Y125        FDRE                                         r  UART_BUFF/buffer_reg[195][7]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X39Y125        FDRE (Setup_fdre_C_R)       -0.429   104.557    UART_BUFF/buffer_reg[195][7]
  -------------------------------------------------------------------
                         required time                        104.557    
                         arrival time                         -92.388    
  -------------------------------------------------------------------
                         slack                                 12.169    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[190][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.208ns  (logic 7.798ns (23.482%)  route 25.410ns (76.518%))
  Logic Levels:           30  (CARRY4=3 LUT2=2 LUT3=1 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.617    88.509    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.153    88.662 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=110, routed)         1.093    89.755    UART_BUFF/buffer_reg[189][1]_0
    SLICE_X41Y133        LUT6 (Prop_lut6_I0_O)        0.327    90.082 r  UART_BUFF/buffer[190][3]_i_2/O
                         net (fo=4, routed)           1.104    91.185    UART_BUFF/buffer[190][3]_i_2_n_0
    SLICE_X42Y127        LUT2 (Prop_lut2_I0_O)        0.150    91.335 r  UART_BUFF/buffer[190][7]_i_1/O
                         net (fo=5, routed)           0.823    92.159    UART_BUFF/buffer[190][7]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][1]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X44Y127        FDRE (Setup_fdre_C_R)       -0.653   104.333    UART_BUFF/buffer_reg[190][1]
  -------------------------------------------------------------------
                         required time                        104.333    
                         arrival time                         -92.159    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[190][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.208ns  (logic 7.798ns (23.482%)  route 25.410ns (76.518%))
  Logic Levels:           30  (CARRY4=3 LUT2=2 LUT3=1 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.617    88.509    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.153    88.662 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=110, routed)         1.093    89.755    UART_BUFF/buffer_reg[189][1]_0
    SLICE_X41Y133        LUT6 (Prop_lut6_I0_O)        0.327    90.082 r  UART_BUFF/buffer[190][3]_i_2/O
                         net (fo=4, routed)           1.104    91.185    UART_BUFF/buffer[190][3]_i_2_n_0
    SLICE_X42Y127        LUT2 (Prop_lut2_I0_O)        0.150    91.335 r  UART_BUFF/buffer[190][7]_i_1/O
                         net (fo=5, routed)           0.823    92.159    UART_BUFF/buffer[190][7]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][5]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X44Y127        FDRE (Setup_fdre_C_R)       -0.653   104.333    UART_BUFF/buffer_reg[190][5]
  -------------------------------------------------------------------
                         required time                        104.333    
                         arrival time                         -92.159    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.175ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[190][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        33.208ns  (logic 7.798ns (23.482%)  route 25.410ns (76.518%))
  Logic Levels:           30  (CARRY4=3 LUT2=2 LUT3=1 LUT4=4 LUT5=7 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    8.951ns = ( 58.951 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.901    56.943    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.243 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.708    58.951    core/data_ram/debug_clk
    SLICE_X80Y109        FDRE                                         r  core/data_ram/data_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.524    59.475 r  core/data_ram/data_reg[0][7]/Q
                         net (fo=5, routed)           1.826    61.301    core/data_ram/data_reg[0][7]_0[7]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.425 r  core/data_ram/MDR_WB[31]_i_228/O
                         net (fo=1, routed)           0.000    61.425    core/data_ram/MDR_WB[31]_i_228_n_0
    SLICE_X77Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    61.642 r  core/data_ram/MDR_WB_reg[31]_i_106/O
                         net (fo=1, routed)           0.000    61.642    core/data_ram/MDR_WB_reg[31]_i_106_n_0
    SLICE_X77Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    61.736 r  core/data_ram/MDR_WB_reg[31]_i_45/O
                         net (fo=1, routed)           1.567    63.303    core/data_ram/MDR_WB_reg[31]_i_45_n_0
    SLICE_X71Y116        LUT6 (Prop_lut6_I0_O)        0.316    63.619 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.000    63.619    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X71Y116        MUXF7 (Prop_muxf7_I1_O)      0.217    63.836 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.836    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X71Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    63.930 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.351    65.281    core/data_ram/p_2_in0
    SLICE_X52Y110        LUT4 (Prop_lut4_I0_O)        0.342    65.623 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=15, routed)          0.827    66.450    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I4_O)        0.332    66.782 r  core/data_ram/MDR_WB[21]_i_1/O
                         net (fo=6, routed)           0.870    67.652    core/hazard_unit/B_EX_reg[21]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.124    67.776 r  core/hazard_unit/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.553    68.329    core/hazard_unit/A_EX[21]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.453 r  core/hazard_unit/A_EX[21]_i_1/O
                         net (fo=5, routed)           0.952    69.405    core/mux_branch_ID/rs1_data[21]
    SLICE_X44Y94         LUT3 (Prop_lut3_I0_O)        0.153    69.558 r  core/mux_branch_ID/BTB[0][23]_i_4/O
                         net (fo=2, routed)           0.533    70.091    core/add_branch_ID/a[21]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.801 r  core/add_branch_ID/BTB_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.801    core/add_branch_ID/BTB_reg[0][23]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    71.130 r  core/add_branch_ID/BTB_reg[0][27]_i_1/O[3]
                         net (fo=504, routed)         2.721    73.851    core/BP/c[27]
    SLICE_X52Y41         LUT6 (Prop_lut6_I1_O)        0.306    74.157 r  core/BP/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.157    core/BP/IR_ID[31]_i_20_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    74.727 r  core/BP/IR_ID_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           1.548    76.274    core/reg_IF_ID/isFlushed_reg_13[0]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.313    76.587 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=73, routed)          1.041    77.628    core/mux_IF/refetch
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.124    77.752 f  core/mux_IF/Q[11]_i_1/O
                         net (fo=2, routed)           0.850    78.602    core/U1_3/D[11]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    78.726 f  core/U1_3/segment_shift[22]_i_55/O
                         net (fo=1, routed)           0.000    78.726    core/U1_3/segment_shift[22]_i_55_n_0
    SLICE_X38Y95         MUXF7 (Prop_muxf7_I0_O)      0.209    78.935 f  core/U1_3/segment_shift_reg[22]_i_21/O
                         net (fo=1, routed)           0.320    79.255    core/U1_3/segment_shift_reg[22]_i_21_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.297    79.552 f  core/U1_3/segment_shift[22]_i_6/O
                         net (fo=1, routed)           0.862    80.414    core/Test_signal[11]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124    80.538 f  core/segment_shift[22]_i_2/O
                         net (fo=8, routed)           0.899    81.437    DEBUG_CTRL/debug_data[2]
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.118    81.555 f  DEBUG_CTRL/buffer[254][5]_i_20/O
                         net (fo=6, routed)           0.841    82.396    core/register/buffer[254][0]_i_9
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.356    82.752 r  core/register/buffer[254][5]_i_13/O
                         net (fo=4, routed)           1.050    83.802    DEBUG_CTRL/buffer[254][4]_i_2_0
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.353    84.155 f  DEBUG_CTRL/buffer[254][6]_i_14/O
                         net (fo=1, routed)           0.604    84.759    DEBUG_CTRL/buffer[254][6]_i_14_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.326    85.085 r  DEBUG_CTRL/buffer[254][6]_i_6/O
                         net (fo=1, routed)           0.911    85.996    DEBUG_CTRL/buffer[254][6]_i_6_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.124    86.120 f  DEBUG_CTRL/buffer[254][6]_i_2/O
                         net (fo=248, routed)         1.648    87.768    DEBUG_CTRL/sim_uart_char[6]
    SLICE_X28Y141        LUT6 (Prop_lut6_I5_O)        0.124    87.892 f  DEBUG_CTRL/tail[7]_i_6/O
                         net (fo=5, routed)           0.617    88.509    DEBUG_CTRL/tail[7]_i_6_n_0
    SLICE_X31Y142        LUT4 (Prop_lut4_I3_O)        0.153    88.662 f  DEBUG_CTRL/tail[7]_i_4/O
                         net (fo=110, routed)         1.093    89.755    UART_BUFF/buffer_reg[189][1]_0
    SLICE_X41Y133        LUT6 (Prop_lut6_I0_O)        0.327    90.082 r  UART_BUFF/buffer[190][3]_i_2/O
                         net (fo=4, routed)           1.104    91.185    UART_BUFF/buffer[190][3]_i_2_n_0
    SLICE_X42Y127        LUT2 (Prop_lut2_I0_O)        0.150    91.335 r  UART_BUFF/buffer[190][7]_i_1/O
                         net (fo=5, routed)           0.823    92.159    UART_BUFF/buffer[190][7]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.488   104.913    UART_BUFF/clk_cpu
    SLICE_X44Y127        FDRE                                         r  UART_BUFF/buffer_reg[190][7]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.106   104.986    
    SLICE_X44Y127        FDRE (Setup_fdre_C_R)       -0.653   104.333    UART_BUFF/buffer_reg[190][7]
  -------------------------------------------------------------------
                         required time                        104.333    
                         arrival time                         -92.159    
  -------------------------------------------------------------------
                         slack                                 12.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[125][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.498%)  route 0.223ns (54.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.642     1.564    UART_BUFF/clk_cpu
    SLICE_X55Y155        FDRE                                         r  UART_BUFF/tail_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y155        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  UART_BUFF/tail_reg[0]_rep__8/Q
                         net (fo=122, routed)         0.223     1.928    UART_BUFF/tail_reg[0]_rep__8_n_0
    SLICE_X51Y155        LUT6 (Prop_lut6_I2_O)        0.045     1.973 r  UART_BUFF/buffer[125][7]_i_2/O
                         net (fo=1, routed)           0.000     1.973    UART_BUFF/buffer[125][7]_i_2_n_0
    SLICE_X51Y155        FDRE                                         r  UART_BUFF/buffer_reg[125][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.917     2.084    UART_BUFF/clk_cpu
    SLICE_X51Y155        FDRE                                         r  UART_BUFF/buffer_reg[125][7]/C
                         clock pessimism             -0.255     1.830    
    SLICE_X51Y155        FDRE (Hold_fdre_C_D)         0.091     1.921    UART_BUFF/buffer_reg[125][7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.992%)  route 0.274ns (66.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.341     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.567     2.757    core/reg_IF_ID/debug_clk
    SLICE_X31Y104        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDCE (Prop_fdce_C_Q)         0.141     2.898 r  core/reg_IF_ID/IR_ID_reg[21]/Q
                         net (fo=73, routed)          0.274     3.172    core/reg_ID_EX/rs2_EX_reg[4]_0[4]
    SLICE_X31Y95         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.840     3.673    core/reg_ID_EX/debug_clk
    SLICE_X31Y95         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[1]/C
                         clock pessimism             -0.643     3.030    
    SLICE_X31Y95         FDCE (Hold_fdce_C_D)         0.066     3.096    core/reg_ID_EX/rs2_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[232][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.687%)  route 0.259ns (55.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.559     1.480    UART_BUFF/clk_cpu
    SLICE_X54Y142        FDRE                                         r  UART_BUFF/tail_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  UART_BUFF/tail_reg[2]_rep__7/Q
                         net (fo=127, routed)         0.259     1.903    UART_BUFF/tail_reg[2]_rep__7_n_0
    SLICE_X46Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.948 r  UART_BUFF/buffer[232][7]_i_2/O
                         net (fo=1, routed)           0.000     1.948    UART_BUFF/buffer[232][7]_i_2_n_0
    SLICE_X46Y143        FDRE                                         r  UART_BUFF/buffer_reg[232][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.832     2.000    UART_BUFF/clk_cpu
    SLICE_X46Y143        FDRE                                         r  UART_BUFF/buffer_reg[232][7]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.120     1.869    UART_BUFF/buffer_reg[232][7]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.341     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.565     2.755    core/REG_PC/debug_clk
    SLICE_X40Y100        FDCE                                         r  core/REG_PC/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     2.896 r  core/REG_PC/Q_reg[30]/Q
                         net (fo=4, routed)           0.295     3.191    core/reg_IF_ID/PCurrent_ID_reg[31]_1[30]
    SLICE_X40Y93         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.838     3.671    core/reg_IF_ID/debug_clk
    SLICE_X40Y93         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.643     3.028    
    SLICE_X40Y93         FDCE (Hold_fdce_C_D)         0.076     3.104    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.855%)  route 0.281ns (60.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.341     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.567     2.757    core/reg_ID_EX/debug_clk
    SLICE_X40Y99         FDRE                                         r  core/reg_ID_EX/B_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  core/reg_ID_EX/B_EX_reg[25]/Q
                         net (fo=5, routed)           0.281     3.179    core/reg_ID_EX/B_EX_reg[31]_0[25]
    SLICE_X39Y100        LUT4 (Prop_lut4_I2_O)        0.045     3.224 r  core/reg_ID_EX/Datao_MEM[25]_i_1/O
                         net (fo=1, routed)           0.000     3.224    core/reg_EXE_MEM/D[17]
    SLICE_X39Y100        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.837     3.670    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y100        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[25]/C
                         clock pessimism             -0.643     3.027    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     3.119    core/reg_EXE_MEM/Datao_MEM_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[47][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.763%)  route 0.304ns (59.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.560     1.481    UART_BUFF/clk_cpu
    SLICE_X54Y146        FDRE                                         r  UART_BUFF/tail_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  UART_BUFF/tail_reg[7]_rep__1/Q
                         net (fo=91, routed)          0.304     1.949    UART_BUFF/tail_reg[7]_rep__1_n_0
    SLICE_X50Y146        LUT6 (Prop_lut6_I1_O)        0.045     1.994 r  UART_BUFF/buffer[47][0]_i_1/O
                         net (fo=1, routed)           0.000     1.994    UART_BUFF/buffer[47][0]_i_1_n_0
    SLICE_X50Y146        FDRE                                         r  UART_BUFF/buffer_reg[47][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.831     1.998    UART_BUFF/clk_cpu
    SLICE_X50Y146        FDRE                                         r  UART_BUFF/buffer_reg[47][0]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X50Y146        FDRE (Hold_fdre_C_D)         0.121     1.868    UART_BUFF/buffer_reg[47][0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[21][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.226ns (37.872%)  route 0.371ns (62.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X41Y145        FDRE                                         r  UART_BUFF/tail_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  UART_BUFF/tail_reg[2]/Q
                         net (fo=78, routed)          0.371     1.984    UART_BUFF/tail[2]
    SLICE_X50Y150        LUT6 (Prop_lut6_I4_O)        0.098     2.082 r  UART_BUFF/buffer[21][5]_i_1/O
                         net (fo=1, routed)           0.000     2.082    UART_BUFF/buffer[21][5]_i_1_n_0
    SLICE_X50Y150        FDRE                                         r  UART_BUFF/buffer_reg[21][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.918     2.085    UART_BUFF/clk_cpu
    SLICE_X50Y150        FDRE                                         r  UART_BUFF/buffer_reg[21][5]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.121     1.956    UART_BUFF/buffer_reg[21][5]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[126][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.742%)  route 0.307ns (62.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.642     1.564    UART_BUFF/clk_cpu
    SLICE_X55Y154        FDRE                                         r  UART_BUFF/tail_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y154        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  UART_BUFF/tail_reg[0]_rep__2/Q
                         net (fo=122, routed)         0.307     2.012    UART_BUFF/tail_reg[0]_rep__2_n_0
    SLICE_X48Y154        LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  UART_BUFF/buffer[126][1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    UART_BUFF/buffer[126][1]_i_1_n_0
    SLICE_X48Y154        FDRE                                         r  UART_BUFF/buffer_reg[126][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.919     2.086    UART_BUFF/clk_cpu
    SLICE_X48Y154        FDRE                                         r  UART_BUFF/buffer_reg[126][1]/C
                         clock pessimism             -0.255     1.832    
    SLICE_X48Y154        FDRE (Hold_fdre_C_D)         0.092     1.924    UART_BUFF/buffer_reg[126][1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.914ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.341     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.568     2.758    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y95         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.141     2.899 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.068     2.967    core/reg_MEM_WB/PC_MEM[14]
    SLICE_X37Y95         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.839     3.672    core/reg_MEM_WB/debug_clk
    SLICE_X37Y95         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/C
                         clock pessimism             -0.914     2.758    
    SLICE_X37Y95         FDCE (Hold_fdce_C_D)         0.076     2.834    core/reg_MEM_WB/PCurrent_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[19][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.226ns (39.021%)  route 0.353ns (60.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X41Y145        FDRE                                         r  UART_BUFF/tail_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  UART_BUFF/tail_reg[2]/Q
                         net (fo=78, routed)          0.353     1.967    UART_BUFF/tail[2]
    SLICE_X51Y151        LUT6 (Prop_lut6_I3_O)        0.098     2.065 r  UART_BUFF/buffer[19][6]_i_1/O
                         net (fo=1, routed)           0.000     2.065    UART_BUFF/buffer[19][6]_i_1_n_0
    SLICE_X51Y151        FDRE                                         r  UART_BUFF/buffer_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.918     2.085    UART_BUFF/clk_cpu
    SLICE_X51Y151        FDRE                                         r  UART_BUFF/buffer_reg[19][6]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X51Y151        FDRE (Hold_fdre_C_D)         0.092     1.927    UART_BUFF/buffer_reg[19][6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    BTB_reg[0][31]_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y139    UART_BUFF/buffer_reg[163][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y135    UART_BUFF/buffer_reg[164][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y142    UART_BUFF/buffer_reg[164][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y134    UART_BUFF/buffer_reg[164][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y134    UART_BUFF/buffer_reg[164][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y141    UART_BUFF/buffer_reg[164][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y142    UART_BUFF/buffer_reg[164][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X18Y40     core/BP/BHT_reg[341][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y42     core/BP/BHT_reg[341][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y76     core/BP/BTB_reg[120][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y89     core/BP/BTB_reg[121][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y66     core/BP/BTB_reg[121][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X81Y98     core/BP/BTB_reg[121][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X67Y78     core/BP/BTB_reg[1][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X67Y78     core/BP/BTB_reg[1][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X79Y8      core/BP/BTB_reg[200][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X79Y8      core/BP/BTB_reg[200][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X27Y40     core/BP/BHT_reg[340][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X19Y42     core/BP/BHT_reg[341][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y41     core/BP/BHT_reg[342][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X27Y40     core/BP/BHT_reg[345][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y41     core/BP/BHT_reg[346][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y41     core/BP/BHT_reg[347][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y42     core/BP/BHT_reg[347][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y41     core/BP/BHT_reg[349][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y83     core/BP/BTB_reg[121][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X13Y89     core/BP/BTB_reg[121][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.580ns (21.659%)  route 2.098ns (78.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          2.098     7.779    uart_tx_ctrl/E[0]
    SLICE_X60Y145        LUT5 (Prop_lut5_I0_O)        0.124     7.903 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.903    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.493    14.915    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.095    
                         clock uncertainty           -0.205    14.890    
    SLICE_X60Y145        FDRE (Setup_fdre_C_D)        0.077    14.967    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.456ns (23.490%)  route 1.485ns (76.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.485     7.167    uart_tx_ctrl/E[0]
    SLICE_X45Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X45Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.691    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.518ns (25.502%)  route 1.513ns (74.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X42Y143        FDRE                                         r  UART_BUFF/datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  UART_BUFF/datao_reg[1]/Q
                         net (fo=1, routed)           1.513     7.256    uart_tx_ctrl/D[1]
    SLICE_X45Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X45Y144        FDRE (Setup_fdre_C_D)       -0.102    14.794    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.518ns (26.047%)  route 1.471ns (73.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.620     5.224    UART_BUFF/clk_cpu
    SLICE_X42Y142        FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.518     5.742 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           1.471     7.213    uart_tx_ctrl/D[3]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498    14.920    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.205    14.895    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.061    14.834    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.456ns (23.456%)  route 1.488ns (76.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.624     5.228    UART_BUFF/clk_cpu
    SLICE_X41Y142        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_fdre_C_Q)         0.456     5.684 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           1.488     7.172    uart_tx_ctrl/D[2]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498    14.920    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.205    14.895    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.081    14.814    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.513%)  route 1.483ns (76.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y143        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           1.483     7.165    uart_tx_ctrl/D[5]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)       -0.081    14.815    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.456ns (23.432%)  route 1.490ns (76.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.625     5.229    UART_BUFF/clk_cpu
    SLICE_X41Y144        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           1.490     7.175    uart_tx_ctrl/D[7]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X44Y144        FDRE (Setup_fdre_C_D)       -0.058    14.838    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.456ns (26.027%)  route 1.296ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.296     6.977    uart_tx_ctrl/E[0]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X44Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.691    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.456ns (26.027%)  route 1.296ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.296     6.977    uart_tx_ctrl/E[0]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X44Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.691    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.456ns (26.027%)  route 1.296ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.621     5.225    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.296     6.977    uart_tx_ctrl/E[0]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499    14.921    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.205    14.896    
    SLICE_X44Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.691    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.675%)  route 0.455ns (76.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X40Y142        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           0.455     2.080    uart_tx_ctrl/D[0]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_D)         0.070     2.025    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.187%)  route 0.524ns (78.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X41Y143        FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           0.524     2.151    uart_tx_ctrl/D[6]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.997    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.751    
                         clock uncertainty            0.205     1.956    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070     2.026    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.189%)  route 0.419ns (74.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.419     2.045    uart_tx_ctrl/E[0]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_CE)       -0.039     1.916    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.189%)  route 0.419ns (74.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.419     2.045    uart_tx_ctrl/E[0]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_CE)       -0.039     1.916    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.189%)  route 0.419ns (74.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.419     2.045    uart_tx_ctrl/E[0]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_CE)       -0.039     1.916    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.887%)  route 0.534ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X41Y142        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           0.534     2.159    uart_tx_ctrl/D[2]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_D)         0.066     2.021    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.655%)  route 0.529ns (76.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X42Y144        FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           0.529     2.179    uart_tx_ctrl/D[4]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.997    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.751    
                         clock uncertainty            0.205     1.956    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.070     2.026    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.767%)  route 0.572ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X43Y143        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           0.572     2.199    uart_tx_ctrl/D[5]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.997    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.751    
                         clock uncertainty            0.205     1.956    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.066     2.022    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.755%)  route 0.557ns (77.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X42Y142        FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           0.557     2.205    uart_tx_ctrl/D[3]
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.996    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.205     1.955    
    SLICE_X43Y142        FDRE (Hold_fdre_C_D)         0.070     2.025    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.288%)  route 0.590ns (80.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.564     1.485    UART_BUFF/clk_cpu
    SLICE_X41Y144        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           0.590     2.216    uart_tx_ctrl/D[7]
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.831     1.997    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y144        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.751    
                         clock uncertainty            0.205     1.956    
    SLICE_X44Y144        FDRE (Hold_fdre_C_D)         0.072     2.028    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.941ns  (logic 1.904ns (38.538%)  route 3.037ns (61.462%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.446    97.917    UART_BUFF/uart_ready
    SLICE_X44Y144        LUT6 (Prop_lut6_I4_O)        0.124    98.041 r  UART_BUFF/full_i_9/O
                         net (fo=1, routed)           0.706    98.747    UART_BUFF/full_i_9_n_0
    SLICE_X45Y144        LUT6 (Prop_lut6_I2_O)        0.124    98.871 r  UART_BUFF/full_i_4/O
                         net (fo=1, routed)           0.000    98.871    UART_BUFF/full_i_4_n_0
    SLICE_X45Y144        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    99.441 r  UART_BUFF/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.403    99.844    uart_tx_ctrl/CO[0]
    SLICE_X43Y144        LUT5 (Prop_lut5_I1_O)        0.313   100.157 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000   100.157    UART_BUFF/full_reg_0
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X43Y144        FDRE (Setup_fdre_C_D)        0.031   104.933    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                        -100.157    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.822ns  (logic 0.893ns (23.363%)  route 2.929ns (76.637%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          1.026    99.039    UART_BUFF/update_head
    SLICE_X59Y144        FDRE                                         r  UART_BUFF/head_reg[0]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.496   104.921    UART_BUFF/clk_cpu
    SLICE_X59Y144        FDRE                                         r  UART_BUFF/head_reg[0]_rep__5/C
                         clock pessimism              0.180   105.101    
                         clock uncertainty           -0.205   104.896    
    SLICE_X59Y144        FDRE (Setup_fdre_C_CE)      -0.408   104.488    UART_BUFF/head_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                        104.488    
                         arrival time                         -99.039    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.822ns  (logic 0.893ns (23.363%)  route 2.929ns (76.637%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          1.026    99.039    UART_BUFF/update_head
    SLICE_X59Y144        FDRE                                         r  UART_BUFF/head_reg[0]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.496   104.921    UART_BUFF/clk_cpu
    SLICE_X59Y144        FDRE                                         r  UART_BUFF/head_reg[0]_rep__6/C
                         clock pessimism              0.180   105.101    
                         clock uncertainty           -0.205   104.896    
    SLICE_X59Y144        FDRE (Setup_fdre_C_CE)      -0.408   104.488    UART_BUFF/head_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                        104.488    
                         arrival time                         -99.039    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.773ns  (logic 0.893ns (23.668%)  route 2.880ns (76.332%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.976    98.989    UART_BUFF/update_head
    SLICE_X44Y146        FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X44Y146        FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X44Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.989    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.773ns  (logic 0.893ns (23.668%)  route 2.880ns (76.332%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.976    98.989    UART_BUFF/update_head
    SLICE_X44Y146        FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X44Y146        FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X44Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.989    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.673ns  (logic 0.893ns (24.310%)  route 2.780ns (75.690%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.877    98.890    UART_BUFF/update_head
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X43Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.890    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.673ns  (logic 0.893ns (24.310%)  route 2.780ns (75.690%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.877    98.890    UART_BUFF/update_head
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__2/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X43Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.890    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.673ns  (logic 0.893ns (24.310%)  route 2.780ns (75.690%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.877    98.890    UART_BUFF/update_head
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__3/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X43Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.890    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.673ns  (logic 0.893ns (24.310%)  route 2.780ns (75.690%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.877    98.890    UART_BUFF/update_head
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X43Y146        FDRE                                         r  UART_BUFF/head_reg[0]_rep__4/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X43Y146        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.890    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.467ns  (logic 0.893ns (25.756%)  route 2.574ns (74.244%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 95.216 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614    95.216    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.478    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.482    96.176    uart_tx_ctrl/txState[1]
    SLICE_X60Y145        LUT2 (Prop_lut2_I1_O)        0.295    96.471 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.422    97.893    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT3 (Prop_lut3_I0_O)        0.120    98.013 r  UART_BUFF/head[7]_i_1/O
                         net (fo=20, routed)          0.671    98.683    UART_BUFF/update_head
    SLICE_X45Y145        FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.502   104.927    UART_BUFF/clk_cpu
    SLICE_X45Y145        FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X45Y145        FDRE (Setup_fdre_C_CE)      -0.408   104.494    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.494    
                         arrival time                         -98.683    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.254ns (22.673%)  route 0.866ns (77.327%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 f  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.730     2.555    uart_tx_ctrl/uart_ready
    SLICE_X43Y144        LUT5 (Prop_lut5_I0_O)        0.045     2.600 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.600    UART_BUFF/full_reg_0
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.001    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X43Y144        FDRE (Hold_fdre_C_D)         0.092     2.052    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.653%)  route 0.867ns (77.347%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.731     2.556    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT5 (Prop_lut5_I0_O)        0.045     2.601 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.601    UART_BUFF/send_i_1_n_0
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.001    UART_BUFF/clk_cpu
    SLICE_X43Y144        FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X43Y144        FDRE (Hold_fdre_C_D)         0.091     2.051    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.254ns (22.611%)  route 0.869ns (77.389%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.141     2.603    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X42Y144        FDRE                                         r  UART_BUFF/datao_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.001    UART_BUFF/clk_cpu
    SLICE_X42Y144        FDRE                                         r  UART_BUFF/datao_reg[4]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X42Y144        FDRE (Hold_fdre_C_CE)       -0.016     1.944    UART_BUFF/datao_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.254ns (22.365%)  route 0.882ns (77.635%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.153     2.615    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X42Y143        FDRE                                         r  UART_BUFF/datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.001    UART_BUFF/clk_cpu
    SLICE_X42Y143        FDRE                                         r  UART_BUFF/datao_reg[1]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X42Y143        FDRE (Hold_fdre_C_CE)       -0.016     1.944    UART_BUFF/datao_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.254ns (22.651%)  route 0.867ns (77.349%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.139     2.601    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X41Y144        FDRE                                         r  UART_BUFF/datao_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.836     2.003    UART_BUFF/clk_cpu
    SLICE_X41Y144        FDRE                                         r  UART_BUFF/datao_reg[7]/C
                         clock pessimism             -0.245     1.757    
                         clock uncertainty            0.205     1.962    
    SLICE_X41Y144        FDRE (Hold_fdre_C_CE)       -0.039     1.923    UART_BUFF/datao_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.254ns (21.194%)  route 0.944ns (78.806%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.216     2.678    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X42Y142        FDRE                                         r  UART_BUFF/datao_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.832     2.000    UART_BUFF/clk_cpu
    SLICE_X42Y142        FDRE                                         r  UART_BUFF/datao_reg[3]/C
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.205     1.959    
    SLICE_X42Y142        FDRE (Hold_fdre_C_CE)       -0.016     1.943    UART_BUFF/datao_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.254ns (21.273%)  route 0.940ns (78.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.212     2.673    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X41Y143        FDRE                                         r  UART_BUFF/datao_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.836     2.003    UART_BUFF/clk_cpu
    SLICE_X41Y143        FDRE                                         r  UART_BUFF/datao_reg[6]/C
                         clock pessimism             -0.245     1.757    
                         clock uncertainty            0.205     1.962    
    SLICE_X41Y143        FDRE (Hold_fdre_C_CE)       -0.039     1.923    UART_BUFF/datao_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.254ns (21.238%)  route 0.942ns (78.762%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.214     2.675    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X43Y143        FDRE                                         r  UART_BUFF/datao_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.001    UART_BUFF/clk_cpu
    SLICE_X43Y143        FDRE                                         r  UART_BUFF/datao_reg[5]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X43Y143        FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/datao_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.254ns (20.060%)  route 1.012ns (79.940%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.284     2.746    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X40Y142        FDRE                                         r  UART_BUFF/datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X40Y142        FDRE                                         r  UART_BUFF/datao_reg[0]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X40Y142        FDRE (Hold_fdre_C_CE)       -0.039     1.922    UART_BUFF/datao_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.254ns (20.060%)  route 1.012ns (79.940%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y145        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.137     1.780    uart_tx_ctrl/txState[0]
    SLICE_X60Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.592     2.417    UART_BUFF/uart_ready
    SLICE_X43Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.462 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.284     2.746    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X41Y142        FDRE                                         r  UART_BUFF/datao_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X41Y142        FDRE                                         r  UART_BUFF/datao_reg[2]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X41Y142        FDRE (Hold_fdre_C_CE)       -0.039     1.922    UART_BUFF/datao_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.824    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.749ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.830ns  (logic 0.718ns (25.371%)  route 2.112ns (74.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 85.235 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630    85.235    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.419    85.654 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.112    87.766    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y108        LUT5 (Prop_lut5_I0_O)        0.299    88.065 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.065    DEBUG_CTRL/done_reg_0
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.507   104.932    DEBUG_CTRL/clk_cpu
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.011    
                         clock uncertainty           -0.226   104.785    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)        0.029   104.814    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -88.065    
  -------------------------------------------------------------------
                         slack                                 16.749    

Slack (MET) :             17.095ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.486ns  (logic 0.718ns (28.877%)  route 1.768ns (71.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 104.932 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 85.235 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.630    85.235    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.419    85.654 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.768    87.422    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.299    87.721 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.721    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.507   104.932    DEBUG_CTRL/clk_cpu
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.011    
                         clock uncertainty           -0.226   104.785    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)        0.031   104.816    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -87.721    
  -------------------------------------------------------------------
                         slack                                 17.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.227ns (24.529%)  route 0.698ns (75.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.698     2.311    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.099     2.410 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.410    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.836     2.004    DEBUG_CTRL/clk_cpu
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.814    
                         clock uncertainty            0.226     2.040    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.092     2.132    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.227ns (21.742%)  route 0.817ns (78.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X51Y93         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.817     2.429    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y108        LUT5 (Prop_lut5_I0_O)        0.099     2.528 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.528    DEBUG_CTRL/done_reg_0
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.836     2.004    DEBUG_CTRL/clk_cpu
    SLICE_X28Y108        FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.814    
                         clock uncertainty            0.226     2.040    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.091     2.131    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       45.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.769ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.456ns (6.765%)  route 6.284ns (93.235%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 58.153 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       6.284    12.056    core/register/rst_all
    SLICE_X11Y93         FDCE                                         f  core/register/register_reg[19][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.524    58.153    core/register/debug_clk
    SLICE_X11Y93         FDCE                                         r  core/register/register_reg[19][11]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.332    
                         clock uncertainty           -0.106    58.226    
    SLICE_X11Y93         FDCE (Recov_fdce_C_CLR)     -0.402    57.824    core/register/register_reg[19][11]
  -------------------------------------------------------------------
                         required time                         57.824    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 45.769    

Slack (MET) :             45.769ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.456ns (6.765%)  route 6.284ns (93.235%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 58.153 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       6.284    12.056    core/register/rst_all
    SLICE_X11Y93         FDCE                                         f  core/register/register_reg[19][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.524    58.153    core/register/debug_clk
    SLICE_X11Y93         FDCE                                         r  core/register/register_reg[19][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.332    
                         clock uncertainty           -0.106    58.226    
    SLICE_X11Y93         FDCE (Recov_fdce_C_CLR)     -0.402    57.824    core/register/register_reg[19][17]
  -------------------------------------------------------------------
                         required time                         57.824    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                 45.769    

Slack (MET) :             46.774ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.456ns (7.857%)  route 5.348ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 58.134 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       5.348    11.119    core/register/rst_all
    SLICE_X38Y100        FDCE                                         f  core/register/register_reg[11][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.506    58.134    core/register/debug_clk
    SLICE_X38Y100        FDCE                                         r  core/register/register_reg[11][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.313    
                         clock uncertainty           -0.106    58.207    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.314    57.893    core/register/register_reg[11][16]
  -------------------------------------------------------------------
                         required time                         57.893    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 46.774    

Slack (MET) :             46.774ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.456ns (7.857%)  route 5.348ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        2.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 58.134 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       5.348    11.119    core/register/rst_all
    SLICE_X38Y100        FDCE                                         f  core/register/register_reg[11][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.506    58.134    core/register/debug_clk
    SLICE_X38Y100        FDCE                                         r  core/register/register_reg[11][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.313    
                         clock uncertainty           -0.106    58.207    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.314    57.893    core/register/register_reg[11][19]
  -------------------------------------------------------------------
                         required time                         57.893    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 46.774    

Slack (MET) :             47.109ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.456ns (8.460%)  route 4.934ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 58.144 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.934    10.706    core/register/rst_all
    SLICE_X32Y89         FDCE                                         f  core/register/register_reg[10][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.515    58.144    core/register/debug_clk
    SLICE_X32Y89         FDCE                                         r  core/register/register_reg[10][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.323    
                         clock uncertainty           -0.106    58.217    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.402    57.815    core/register/register_reg[10][17]
  -------------------------------------------------------------------
                         required time                         57.815    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 47.109    

Slack (MET) :             47.109ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.456ns (8.460%)  route 4.934ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 58.144 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.934    10.706    core/register/rst_all
    SLICE_X32Y89         FDCE                                         f  core/register/register_reg[10][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.515    58.144    core/register/debug_clk
    SLICE_X32Y89         FDCE                                         r  core/register/register_reg[10][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.323    
                         clock uncertainty           -0.106    58.217    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.402    57.815    core/register/register_reg[10][8]
  -------------------------------------------------------------------
                         required time                         57.815    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 47.109    

Slack (MET) :             47.109ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.456ns (8.460%)  route 4.934ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 58.144 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.934    10.706    core/register/rst_all
    SLICE_X32Y89         FDCE                                         f  core/register/register_reg[10][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.515    58.144    core/register/debug_clk
    SLICE_X32Y89         FDCE                                         r  core/register/register_reg[10][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.323    
                         clock uncertainty           -0.106    58.217    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.402    57.815    core/register/register_reg[10][9]
  -------------------------------------------------------------------
                         required time                         57.815    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 47.109    

Slack (MET) :             47.114ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 0.456ns (8.466%)  route 4.930ns (91.534%))
  Logic Levels:           0  
  Clock Path Skew:        3.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 58.144 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.930    10.701    core/register/rst_all
    SLICE_X33Y89         FDCE                                         f  core/register/register_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.515    58.144    core/register/debug_clk
    SLICE_X33Y89         FDCE                                         r  core/register/register_reg[14][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.323    
                         clock uncertainty           -0.106    58.217    
    SLICE_X33Y89         FDCE (Recov_fdce_C_CLR)     -0.402    57.815    core/register/register_reg[14][8]
  -------------------------------------------------------------------
                         required time                         57.815    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 47.114    

Slack (MET) :             47.199ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.456ns (8.604%)  route 4.844ns (91.396%))
  Logic Levels:           0  
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 58.143 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.844    10.615    core/register/rst_all
    SLICE_X28Y87         FDCE                                         f  core/register/register_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.514    58.143    core/register/debug_clk
    SLICE_X28Y87         FDCE                                         r  core/register/register_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.322    
                         clock uncertainty           -0.106    58.216    
    SLICE_X28Y87         FDCE (Recov_fdce_C_CLR)     -0.402    57.814    core/register/register_reg[1][9]
  -------------------------------------------------------------------
                         required time                         57.814    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                 47.199    

Slack (MET) :             47.199ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.456ns (8.606%)  route 4.843ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 58.142 - 50.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.711     5.315    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  rst_all_reg/Q
                         net (fo=18593, routed)       4.843    10.614    core/register/rst_all
    SLICE_X32Y87         FDCE                                         f  core/register/register_reg[6][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.790    56.374    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.629 f  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       1.513    58.142    core/register/debug_clk
    SLICE_X32Y87         FDCE                                         r  core/register/register_reg[6][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.321    
                         clock uncertainty           -0.106    58.215    
    SLICE_X32Y87         FDCE (Recov_fdce_C_CLR)     -0.402    57.813    core/register/register_reg[6][17]
  -------------------------------------------------------------------
                         required time                         57.813    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 47.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[189][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.141ns (6.571%)  route 2.005ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.005     3.667    core/BP/rst_all
    SLICE_X3Y66          FDCE                                         f  core/BP/BTB_reg[189][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.868     3.701    core/BP/debug_clk
    SLICE_X3Y66          FDCE                                         r  core/BP/BTB_reg[189][30]/C
                         clock pessimism             -0.245     3.456    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.092     3.364    core/BP/BTB_reg[189][30]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[189][31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.141ns (6.571%)  route 2.005ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.005     3.667    core/BP/rst_all
    SLICE_X3Y66          FDCE                                         f  core/BP/BTB_reg[189][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.868     3.701    core/BP/debug_clk
    SLICE_X3Y66          FDCE                                         r  core/BP/BTB_reg[189][31]/C
                         clock pessimism             -0.245     3.456    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.092     3.364    core/BP/BTB_reg[189][31]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[189][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.141ns (6.571%)  route 2.005ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.005     3.667    core/BP/rst_all
    SLICE_X3Y66          FDCE                                         f  core/BP/BTB_reg[189][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.868     3.701    core/BP/debug_clk
    SLICE_X3Y66          FDCE                                         r  core/BP/BTB_reg[189][6]/C
                         clock pessimism             -0.245     3.456    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.092     3.364    core/BP/BTB_reg[189][6]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[67][5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.141ns (6.528%)  route 2.019ns (93.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.019     3.681    core/BP/rst_all
    SLICE_X1Y73          FDCE                                         f  core/BP/BTB_reg[67][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.860     3.693    core/BP/debug_clk
    SLICE_X1Y73          FDCE                                         r  core/BP/BTB_reg[67][5]/C
                         clock pessimism             -0.245     3.448    
    SLICE_X1Y73          FDCE (Remov_fdce_C_CLR)     -0.092     3.356    core/BP/BTB_reg[67][5]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[67][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.141ns (6.528%)  route 2.019ns (93.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.019     3.681    core/BP/rst_all
    SLICE_X1Y73          FDCE                                         f  core/BP/BTB_reg[67][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.860     3.693    core/BP/debug_clk
    SLICE_X1Y73          FDCE                                         r  core/BP/BTB_reg[67][6]/C
                         clock pessimism             -0.245     3.448    
    SLICE_X1Y73          FDCE (Remov_fdce_C_CLR)     -0.092     3.356    core/BP/BTB_reg[67][6]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[21][20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.141ns (6.534%)  route 2.017ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.666ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.017     3.679    core/BP/rst_all
    SLICE_X58Y104        FDCE                                         f  core/BP/BTB_reg[21][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.832     3.666    core/BP/debug_clk
    SLICE_X58Y104        FDCE                                         r  core/BP/BTB_reg[21][20]/C
                         clock pessimism             -0.245     3.421    
    SLICE_X58Y104        FDCE (Remov_fdce_C_CLR)     -0.067     3.354    core/BP/BTB_reg[21][20]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.679    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[95][28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.141ns (6.617%)  route 1.990ns (93.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       1.990     3.652    core/BP/rst_all
    SLICE_X57Y104        FDCE                                         f  core/BP/BTB_reg[95][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.831     3.664    core/BP/debug_clk
    SLICE_X57Y104        FDCE                                         r  core/BP/BTB_reg[95][28]/C
                         clock pessimism             -0.245     3.419    
    SLICE_X57Y104        FDCE (Remov_fdce_C_CLR)     -0.092     3.327    core/BP/BTB_reg[95][28]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[181][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.141ns (6.497%)  route 2.029ns (93.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.029     3.692    core/BP/rst_all
    SLICE_X1Y65          FDCE                                         f  core/BP/BTB_reg[181][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.869     3.702    core/BP/debug_clk
    SLICE_X1Y65          FDCE                                         r  core/BP/BTB_reg[181][30]/C
                         clock pessimism             -0.245     3.457    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     3.365    core/BP/BTB_reg[181][30]
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[181][31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.141ns (6.497%)  route 2.029ns (93.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.029     3.692    core/BP/rst_all
    SLICE_X1Y65          FDCE                                         f  core/BP/BTB_reg[181][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.869     3.702    core/BP/debug_clk
    SLICE_X1Y65          FDCE                                         r  core/BP/BTB_reg[181][31]/C
                         clock pessimism             -0.245     3.457    
    SLICE_X1Y65          FDCE (Remov_fdce_C_CLR)     -0.092     3.365    core/BP/BTB_reg[181][31]
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/BP/BTB_reg[65][5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.141ns (6.515%)  route 2.023ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.693ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.600     1.521    clk_cpu
    SLICE_X1Y146         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  rst_all_reg/Q
                         net (fo=18593, routed)       2.023     3.686    core/BP/rst_all
    SLICE_X0Y73          FDCE                                         f  core/BP/BTB_reg[65][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y93         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/BTB[0][31]_i_14/O
                         net (fo=1, routed)           0.388     2.723    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.834 r  BTB_reg[0][31]_i_3/O
                         net (fo=20939, routed)       0.860     3.693    core/BP/debug_clk
    SLICE_X0Y73          FDCE                                         r  core/BP/BTB_reg[65][5]/C
                         clock pessimism             -0.245     3.448    
    SLICE_X0Y73          FDCE (Remov_fdce_C_CLR)     -0.092     3.356    core/BP/BTB_reg[65][5]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.330    





