

================================================================
== Vitis HLS Report for 'point_add_Pipeline_VITIS_LOOP_33_14'
================================================================
* Date:           Thu Dec 26 18:43:21 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     176|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     176|     55|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_87_p2         |         +|   0|  0|  15|           8|           1|
    |icmp_ln33_fu_81_p2   |      icmp|   0|  0|  11|           8|           8|
    |p_Repl2_s_fu_113_p2  |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          17|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    8|         16|
    |i_fu_38               |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   17|         34|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+-----+----+-----+-----------+
    |      Name      |  FF | LUT| Bits| Const Bits|
    +----------------+-----+----+-----+-----------+
    |ap_CS_fsm       |    1|   0|    1|          0|
    |ap_done_reg     |    1|   0|    1|          0|
    |i_fu_38         |    8|   0|    8|          0|
    |p_Val2_s_fu_42  |  166|   0|  166|          0|
    +----------------+-----+----+-----+-----------+
    |Total           |  176|   0|  176|          0|
    +----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  point_add_Pipeline_VITIS_LOOP_33_14|  return value|
|y1_V_read            |   in|  166|     ap_none|                            y1_V_read|        scalar|
|y2_V_read            |   in|  166|     ap_none|                            y2_V_read|        scalar|
|p_Val2_4_out         |  out|  163|      ap_vld|                         p_Val2_4_out|       pointer|
|p_Val2_4_out_ap_vld  |  out|    1|      ap_vld|                         p_Val2_4_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

