Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 18:31:35 2024
| Host         : PC-Andi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.944        0.000                      0                   42        0.189        0.000                      0                   42        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.944        0.000                      0                   42        0.189        0.000                      0                   42        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     8.971    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[1]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.915    duty_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     8.971    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[2]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.915    duty_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     8.971    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[3]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.915    duty_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.828ns (21.701%)  route 2.987ns (78.299%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     8.971    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.915    duty_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.828ns (22.527%)  route 2.848ns (77.473%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     8.831    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.889    duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.828ns (22.527%)  route 2.848ns (77.473%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     8.831    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.889    duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.828ns (22.527%)  route 2.848ns (77.473%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     8.831    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.889    duty_cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_cycle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.868%)  route 2.793ns (77.132%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  duty_cycle_reg[4]/Q
                         net (fo=7, routed)           1.260     6.871    duty_cycle_reg[4]
    SLICE_X2Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.995 r  duty_cycle[7]_i_9/O
                         net (fo=1, routed)           0.452     7.447    duty_cycle[7]_i_9_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.124     7.571 r  duty_cycle[7]_i_4/O
                         net (fo=2, routed)           0.702     8.273    ltOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     8.397 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.379     8.776    duty_cycle
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.925    duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.704ns (27.312%)  route 1.874ns (72.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  counter_reg[5]/Q
                         net (fo=3, routed)           0.660     6.269    counter_reg[5]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.393 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     7.051    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     7.175 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.555     7.730    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.276    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.704ns (27.312%)  route 1.874ns (72.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  counter_reg[5]/Q
                         net (fo=3, routed)           0.660     6.269    counter_reg[5]
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.393 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     7.051    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     7.175 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.555     7.730    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.276    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.120     1.734    counter_reg[0]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.048     1.782 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.782    plusOp[4]
    SLICE_X5Y12          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.107     1.593    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.120     1.734    counter_reg[0]
    SLICE_X5Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    plusOp[3]
    SLICE_X5Y12          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.091     1.577    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.121     1.735    counter_reg[0]
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    plusOp[5]
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.578    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pwm_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.589%)  route 0.160ns (43.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    pwm_gen/CLK
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  pwm_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.160     1.800    pwm_gen/counter_reg[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  pwm_gen/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    pwm_gen/plusOp__0[5]
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    pwm_gen/CLK
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.121     1.613    pwm_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 pwm_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.335%)  route 0.171ns (44.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    pwm_gen/CLK
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  pwm_gen/counter_reg[1]/Q
                         net (fo=8, routed)           0.171     1.811    pwm_gen/counter_reg[1]
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.048     1.859 r  pwm_gen/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    pwm_gen/plusOp__0[4]
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    pwm_gen/CLK
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.131     1.623    pwm_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pwm_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.982%)  route 0.171ns (45.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    pwm_gen/CLK
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  pwm_gen/counter_reg[1]/Q
                         net (fo=8, routed)           0.171     1.811    pwm_gen/counter_reg[1]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  pwm_gen/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    pwm_gen/plusOp__0[3]
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    pwm_gen/CLK
    SLICE_X2Y11          FDRE                                         r  pwm_gen/counter_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.120     1.612    pwm_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.171     1.786    counter_reg[6]
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.049     1.835 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.835    plusOp[7]
    SLICE_X4Y12          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.107     1.580    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.171     1.786    counter_reg[6]
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.831    plusOp[6]
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.092     1.565    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  direction_reg/Q
                         net (fo=4, routed)           0.187     1.826    direction_reg_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.871 r  direction_i_1/O
                         net (fo=1, routed)           0.000     1.871    direction_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  direction_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.594    direction_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 pwm_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.992%)  route 0.166ns (40.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.476    pwm_gen/CLK
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  pwm_gen/counter_reg[2]/Q
                         net (fo=7, routed)           0.166     1.790    pwm_gen/counter_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.101     1.891 r  pwm_gen/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    pwm_gen/plusOp__0[2]
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.864     1.991    pwm_gen/CLK
    SLICE_X2Y10          FDRE                                         r  pwm_gen/counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131     1.607    pwm_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    direction_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.886ns  (logic 5.355ns (49.194%)  route 5.531ns (50.806%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           3.674     5.137    switches_IBUF[2]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.153     5.290 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.857     7.148    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    10.886 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.886    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 5.123ns (48.042%)  route 5.541ns (51.958%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           3.688     5.151    switches_IBUF[2]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.275 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.853     7.128    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.664 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.664    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 5.324ns (50.450%)  route 5.229ns (49.550%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_IBUF[1]_inst/O
                         net (fo=9, routed)           3.354     4.815    switches_IBUF[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.148     4.963 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875     6.838    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    10.553 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.553    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 5.092ns (48.842%)  route 5.334ns (51.158%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           3.674     5.137    switches_IBUF[2]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.261 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.660     6.922    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.426 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.426    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.374ns  (logic 5.355ns (51.622%)  route 5.019ns (48.378%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_IBUF[1]_inst/O
                         net (fo=9, routed)           3.352     4.813    switches_IBUF[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.150     4.963 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     6.630    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    10.374 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.374    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.338ns  (logic 5.121ns (49.534%)  route 5.217ns (50.466%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=9, routed)           3.352     4.813    switches_IBUF[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.124     4.937 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.803    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.338 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.338    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.330ns  (logic 5.114ns (49.512%)  route 5.215ns (50.488%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=9, routed)           3.354     4.815    switches_IBUF[1]
    SLICE_X64Y17         LUT3 (Prop_lut3_I0_O)        0.124     4.939 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861     6.801    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.330 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.330    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.299ns  (logic 1.472ns (44.606%)  route 1.827ns (55.394%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.496     1.717    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.762 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.093    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.299 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.299    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.502ns (45.393%)  route 1.807ns (54.607%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.399     1.620    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.665 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.073    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.309 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.309    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.562ns (46.174%)  route 1.821ns (53.826%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.486     1.707    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.047     1.754 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.089    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.294     3.382 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.382    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.502ns (44.285%)  route 1.890ns (55.715%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.486     1.707    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.752 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.156    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.393 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.393    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.398ns  (logic 1.496ns (44.023%)  route 1.902ns (55.977%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.487     1.708    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.168    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.398 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.398    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.545ns (44.845%)  route 1.900ns (55.155%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.487     1.708    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.046     1.754 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.167    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.445 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.445    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.479ns  (logic 1.570ns (45.139%)  route 1.908ns (54.861%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           1.496     1.717    switches_IBUF[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.049     1.766 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.178    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.300     3.479 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.479    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_gen/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.027ns (68.410%)  route 1.859ns (31.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.634     5.155    pwm_gen/CLK
    SLICE_X2Y12          FDRE                                         r  pwm_gen/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  pwm_gen/pwm_out_reg/Q
                         net (fo=1, routed)           1.859     7.533    pwm_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         3.509    11.041 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.041    pwm_out
    T18                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_gen/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.374ns (77.609%)  route 0.396ns (22.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.475    pwm_gen/CLK
    SLICE_X2Y12          FDRE                                         r  pwm_gen/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  pwm_gen/pwm_out_reg/Q
                         net (fo=1, routed)           0.396     2.035    pwm_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.210     3.245 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.245    pwm_out
    T18                                                               r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.836ns (34.381%)  route 3.504ns (65.619%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     5.340    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.836ns (34.381%)  route 3.504ns (65.619%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     5.340    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[2]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.836ns (34.381%)  route 3.504ns (65.619%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     5.340    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.836ns (34.381%)  route 3.504ns (65.619%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.574     5.340    duty_cycle
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.836ns (35.305%)  route 3.364ns (64.695%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     5.200    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.836ns (35.305%)  route 3.364ns (64.695%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     5.200    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[6]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.836ns (35.305%)  route 3.364ns (64.695%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.434     5.200    duty_cycle
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  duty_cycle_reg[7]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            duty_cycle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.145ns  (logic 1.836ns (35.681%)  route 3.309ns (64.319%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.715     4.642    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.124     4.766 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.379     5.145    duty_cycle
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.545ns  (logic 1.836ns (40.392%)  route 2.709ns (59.608%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.494     4.421    eqOp
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.124     4.545 r  direction_i_1/O
                         net (fo=1, routed)           0.000     4.545    direction_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  direction_reg/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.712ns (38.194%)  route 2.770ns (61.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=8, routed)           1.557     3.021    switches_IBUF[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.658     3.803    counter[7]_i_3_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.927 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.555     4.482    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.513     4.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.311ns (29.031%)  route 0.760ns (70.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.197     1.071    eqOp
    SLICE_X5Y12          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.311ns (29.031%)  route 0.760ns (70.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.197     1.071    eqOp
    SLICE_X5Y12          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.311ns (29.031%)  route 0.760ns (70.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.197     1.071    eqOp
    SLICE_X5Y12          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.311ns (29.031%)  route 0.760ns (70.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.197     1.071    eqOp
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.311ns (28.913%)  route 0.765ns (71.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.201     1.075    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.311ns (28.913%)  route 0.765ns (71.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.201     1.075    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.311ns (28.913%)  route 0.765ns (71.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.201     1.075    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.311ns (28.913%)  route 0.765ns (71.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.201     1.075    eqOp
    SLICE_X4Y12          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.356ns (31.994%)  route 0.757ns (68.006%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.193     1.068    eqOp
    SLICE_X2Y14          LUT4 (Prop_lut4_I2_O)        0.045     1.113 r  direction_i_1/O
                         net (fo=1, routed)           0.000     1.113    direction_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  direction_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            duty_cycle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.356ns (28.327%)  route 0.901ns (71.673%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=9, routed)           0.426     0.647    switches_IBUF[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.137     0.829    counter[7]_i_4_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  counter[7]_i_1__0/O
                         net (fo=10, routed)          0.221     1.096    eqOp
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.141 r  duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.116     1.257    duty_cycle
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  duty_cycle_reg[0]/C





