# Reading H:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Pratica1_Part2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying H:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied H:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/School/AOC2/Pratica1_Part2 {E:/School/AOC2/Pratica1_Part2/Pratica1_Part2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Pratica1_Part2
# 
# Top level modules:
# 	Pratica1_Part2
# vlog -vlog01compat -work work +incdir+E:/School/AOC2/Pratica1_Part2 {E:/School/AOC2/Pratica1_Part2/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# 
vsim +altera -L altera_mf_ver -do Pratica1_Part2_run_msim_rtl_verilog.do -l msim_transcript -gui work.Pratica1_Part2
# vsim +altera -L altera_mf_ver -do Pratica1_Part2_run_msim_rtl_verilog.do -l msim_transcript -gui work.Pratica1_Part2 
# Loading work.Pratica1_Part2
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# do Pratica1_Part2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/School/AOC2/Pratica1_Part2 {E:/School/AOC2/Pratica1_Part2/Pratica1_Part2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Pratica1_Part2
# 
# Top level modules:
# 	Pratica1_Part2
# vlog -vlog01compat -work work +incdir+E:/School/AOC2/Pratica1_Part2 {E:/School/AOC2/Pratica1_Part2/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# 
do E:/School/AOC2/Pratica1_Part2/simulation/modelsim/sim_part02.do
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: /pratica1/wren already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Executing ONERROR command at macro E:\School\AOC2\Pratica1_Part2\simulation\modelsim\sim_part02.do line 27
# ** Error: /Pratica1_Part2/clock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Executing ONERROR command at macro E:\School\AOC2\Pratica1_Part2\simulation\modelsim\sim_part02.do line 33
# ** Error: /Pratica1_Part2/rdaddress already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Executing ONERROR command at macro E:\School\AOC2\Pratica1_Part2\simulation\modelsim\sim_part02.do line 35
# 1
# 1
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Pratica1_Part2.ram1.altsyncram_component
restart
# Loading work.Pratica1_Part2
# Loading work.ramlpm
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Pratica1_Part2.ram1.altsyncram_component
wave create -driver freeze -pattern clock -initialvalue Pu1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/Pratica1_Part2/clock
wave create -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 3200ps sim:/Pratica1_Part2/rdaddress
wave modify -driver freeze -pattern clock -initialvalue Pu1 -period 100ps -dutycycle 50 -starttime 0ps -endtime 3200ps Edit:/Pratica1_Part2/clock
add wave -position insertpoint  \
sim:/Pratica1_Part2/q
restart
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Pratica1_Part2.ram1.altsyncram_component
run -all
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/School/AOC2/Pratica1_Part2/simulation/modelsim/sim_part02.do
wave editwrite -file E:/School/AOC2/Pratica1_Part2/simulation/modelsim/sim_part02.do -append
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/School/AOC2/Pratica1_Part2/Docs/sim_part02.do
wave editwrite -file E:/School/AOC2/Pratica1_Part2/Docs/sim_part02.do -append
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/School/AOC2/Pratica1_Part2/simulation/modelsim/sim_part02.do
wave editwrite -file E:/School/AOC2/Pratica1_Part2/simulation/modelsim/sim_part02.do -append
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Pratica1_Part2.ram1.altsyncram_component
