Compile Report
Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Tue May  9 22:19:09 2023

Device Selection
+--------------------------------------------+-------------+
| Family                                     | PolarFire   |
| Device                                     | MPF300TS_ES |
| Package                                    | FCG1152     |
| Speed Grade                                | -1          |
| Core Voltage                               | 1.0V        |
| Part Range                                 | EXT         |
| Default I/O technology                     | LVCMOS 1.8V |
| FPGA Hardware Breakpoint Auto Instantation | Off         |
+--------------------------------------------+-------------+

Source Files
+---------+------------------------------------------------------------------+
| Topcell | Top                                                              |
| Format  | Verilog                                                          |
| Source  | C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top.vm |
+---------+------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 3623 | 299544 | 1.21       |
| DFF                       | 3233 | 299544 | 1.08       |
| I/O Register              | 0    | 1536   | 0.00       |
| User I/O                  | 17   | 512    | 3.32       |
| -- Single-ended I/O       | 17   | 512    | 3.32       |
| -- Differential I/O Pairs | 0    | 256    | 0.00       |
| uSRAM                     | 0    | 2772   | 0.00       |
| LSRAM                     | 22   | 952    | 2.31       |
| Math                      | 0    | 924    | 0.00       |
| H-Chip Global             | 5    | 48     | 10.42      |
| PLL                       | 1    | 8      | 12.50      |
| DLL                       | 0    | 8      | 0.00       |
| CRN_INT                   | 1    | 24     | 4.17       |
| INIT                      | 1    | 1      | 100.00     |
| OSC_RC160MHZ              | 1    | 1      | 100.00     |
| Transceiver Lanes         | 0    | 16     | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
| ICB_CLKINT                | 3    | 72     | 4.17       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+------+
| Type                  | 4LUT | DFF  |
+-----------------------+------+------+
| Fabric Logic          | 2831 | 2441 |
| uSRAM Interface Logic | 0    | 0    |
| LSRAM Interface Logic | 792  | 792  |
| Math Interface Logic  | 0    | 0    |
| Total Used            | 3623 | 3233 |
+-----------------------+------+------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 9      | 9    |
| 10     | 1    |
| 11     | 21   |
| 12     | 17   |
| 13     | 8    |
| 14     | 2    |
| 17     | 3    |
| 18     | 3    |
| 20     | 1    |
| 26     | 2    |
| 32     | 3    |
| 33     | 7    |
| Total  | 77   |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 5      | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 14           | 0           | 0               |
| Bidirectional I/O             | 1            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                |
+--------+---------+-------------------------------------------------------------------------------------+
| 1451   | INT_NET | Net   : Clock_Reset_0_Main_CLOCK                                                    |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1                      |
|        |         | Source: NETLIST                                                                     |
| 1311   | INT_NET | Net   : dff_arst                                                                    |
|        |         | Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 |
|        |         | Source: NETLIST                                                                     |
| 1034   | INT_NET | Net   : Clock_Reset_0_UART_CLOCK                                                    |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1                      |
|        |         | Source: NETLIST                                                                     |
| 866    | INT_NET | Net   : Clock_Reset_0_Synchronizer_0_Chain[1]                                       |
|        |         | Driver: Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1                       |
|        |         | Source: NETLIST                                                                     |
| 1      | INT_NET | Net   : Clock_Reset_0/PF_OSC_C0_0_RCOSC_160MHZ_GL                                   |
|        |         | Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1                 |
|        |         | Source: NETLIST                                                                     |
+--------+---------+-------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                               |
+--------+---------+----------------------------------------------------------------------------------------------------+
| 80     | INT_NET | Net   : Data_Block_0/REG_Test_Generator_Enable                                                     |
|        |         | Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable                |
| 69     | INT_NET | Net   : Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_Z                     |
|        |         | Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset                       |
| 50     | INT_NET | Net   : UART_Protocol_0/UART_TX_Protocol_0/countere                                                |
|        |         | Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]                                            |
| 50     | INT_NET | Net   : UART_Protocol_1/UART_TX_Protocol_0/countere                                                |
|        |         | Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]                                            |
| 49     | INT_NET | Net   : UART_Protocol_0/UART_TX_Protocol_0/state_reg_data[12]                                      |
|        |         | Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]                                           |
| 49     | INT_NET | Net   : UART_Protocol_1/UART_TX_Protocol_0/state_reg_data[12]                                      |
|        |         | Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]                                           |
| 46     | INT_NET | Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i              |
|        |         | Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 |
| 46     | INT_NET | Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i              |
|        |         | Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 |
| 45     | INT_NET | Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid                                 |
|        |         | Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid        |
| 45     | INT_NET | Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid                                 |
|        |         | Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid        |
+--------+---------+----------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                               |
+--------+---------+----------------------------------------------------------------------------------------------------+
| 80     | INT_NET | Net   : Data_Block_0/REG_Test_Generator_Enable                                                     |
|        |         | Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable                |
| 69     | INT_NET | Net   : Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_Z                     |
|        |         | Driver: Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset                       |
| 50     | INT_NET | Net   : UART_Protocol_0/UART_TX_Protocol_0/countere                                                |
|        |         | Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[8]                                            |
| 50     | INT_NET | Net   : UART_Protocol_1/UART_TX_Protocol_0/countere                                                |
|        |         | Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[8]                                            |
| 49     | INT_NET | Net   : UART_Protocol_0/UART_TX_Protocol_0/state_reg_data[12]                                      |
|        |         | Driver: UART_Protocol_0/UART_TX_Protocol_0/state_reg[12]                                           |
| 49     | INT_NET | Net   : UART_Protocol_1/UART_TX_Protocol_0/state_reg_data[12]                                      |
|        |         | Driver: UART_Protocol_1/UART_TX_Protocol_0/state_reg[12]                                           |
| 46     | INT_NET | Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i              |
|        |         | Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 |
| 46     | INT_NET | Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/N_64_i              |
|        |         | Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 |
| 45     | INT_NET | Net   : UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid                                 |
|        |         | Driver: UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid        |
| 45     | INT_NET | Net   : UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/middle_valid                                 |
|        |         | Driver: UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid        |
+--------+---------+----------------------------------------------------------------------------------------------------+

