Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
ARM Corporation. Thumb ISA. http://www.arm.com/products/CPUs/ARM7TDMI.html.
J. Babb , M. Frank , V. Lee , E. Waingold , R. Barua , M. Taylor , J. Kim , S. Devabhaktuni , A. Agarwal, The RAW benchmark suite: computation structures for general purpose computing, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.134, April 16-18, 1997
R. A. Bergamaschi , R. A. O'Connor , L. Stok , M. Z. Moricz , S. Prakash , A. Kuehlmann , D. S. Rao, High-level synthesis in an industrial environment, IBM Journal of Research and Development, v.39 n.1-2, p.131-148, Jan./March 1995[doi>10.1147/rd.391.0131]
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
Graham Budd , George Milne, ARM7100 - A High Integration, Low Power Microcontroller for PDA Applications, Proceedings of the 41st IEEE International Computer Conference, p.182, February 25-28, 1996
Cadence Incorporate. SoC Encounter. http://www.cadence.com/products/digital\_ic/soc\_encounter/.
William Y. Chen , Roger A. Bringmann , Scott A. Mahlke , Sadun Anik , Tokuzo Kiyohara , Nancy J. Warter , Daniel M. Lavery , Wen-mei W. Hwu , Richard E. Hank , John C. Gyllenhaal, Using Profile Information to Assist Advaced Compiler Optimization and Scheduling, Proceedings of the 5th International Workshop on Languages and Compilers for Parallel Computing, p.31-48, August 03-05, 1992
Allen C. Cheng , Gary S. Tyson, An Energy Efficient Instruction Set Synthesis Framework for Low Power Embedded System Designs, IEEE Transactions on Computers, v.54 n.6, p.698-713, June 2005[doi>10.1109/TC.2005.89]
Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.272-283, June 04-08, 2005[doi>10.1109/ISCA.2005.9]
Clark, N. and Tang, W. 2002. Automatically generating custom instruction set extensions. In Proceedings of the 1st Workshop on Application-Specific Processors. ACM, New York, 94--101.
Joseph A. Fisher , Paolo Faraboschi , Giuseppe Desoli, Custom-fit processors: letting applications define architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.324-335, December 02-04, 1996, Paris, France
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Chien-Liang Fok , Gruia-Catalin Roman , Chenyang Lu, Mobile agent middleware for sensor networks: an application case study, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California
Fudenberg, D. and Tirole, J. 1983. Game Theory. MIT Press, Cambridge, MA.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Jason Lester Hill , David E. Culler, System architecture for wireless sensor networks, University of California, Berkeley, 2003
Huffman, D. A. 1952. A method for the construction of minimum-redundancy codes. In Proceedings of the Institute of Radio Engineers. IEEE, Los Alamitos, CA, 1098--1102.
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Vinod Kathail , Shail Aditya , Robert Schreiber , B. Ramakrishna Rau , Darren C. Cronquist , Mukund Sivaraman, PICO: Automatically Designing Custom Computers, Computer, v.35 n.9, p.39-47, September 2002[doi>10.1109/MC.2002.1033026]
Arvind Krishnaswamy , Rajiv Gupta, Mixed-width instruction sets, Communications of the ACM, v.46 n.8, August 2003[doi>10.1145/859670.859697]
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
MIPS Technologies. Mips 4k processor core family user's manual. http://www.mips.com/content/Documentation/MIPSDocumentation/ProcessorCores/4KFamily/MD00016-2B-4K-SUM-01.17.pdf.
Leyla Nazhandali , Bo Zhai , Javin Olson , Anna Reeves , Michael Minuth , Ryan Helfand , Sanjay Pant , Todd Austin , David Blaauw, Energy Optimization of Subthreshold-Voltage Sensor Network Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.197-207, June 04-08, 2005[doi>10.1109/ISCA.2005.26]
Shobana Padmanabhan , Ron K. Cytron , Roger D. Chamberlain , John W. Lockwood, Automatic application-specific microarchitecture reconfiguration, Proceedings of the 20th international conference on Parallel and distributed processing, p.200-200, April 25-29, 2006, Rhodes Island, Greece
Massimiliano Poletto , Vivek Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.895-913, Sept. 1999[doi>10.1145/330249.330250]
David Sheldon , Rakesh Kumar , Roman Lysecky , Frank Vahid , Dean Tullsen, Application-specific customization of parameterized FPGA soft-core processors, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233553]
Timothy Sherwood , Mark Oskin , Brad Calder, Balancing design options with Sherpa, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023843]
Snider, G. 2001. Spacewalker: Automated design space exploration for embedded computer systems. Tech. rep.t HPL-2001-220, HP Laboratories, Palo Alto, CA.
Tensilica. Xtensa LX Processor. http://www.tensilica.com/products/xtensa\_LX.htm.
Texas Instruments. 2006. TI MSP430 user guide. http://www.ti.com/litv/pdf/slau049f.
UMC Faraday. UMC Faraday 0.13Î¼m libraries. http://freelibrary.faraday-tech.com/ips/013library.html.
Werner-Allen, G., Johnson, J., Ruiz, M., Lees, J., and Welsh, M. 2005. Monitoring volcanic eruptions with a wireless sensor network. In Proceedings of the 2nd European Workshop on Sensor Networks. IEEE, Los Alamitos, CA, 108--120.
