
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401410 <.init>:
  401410:	stp	x29, x30, [sp, #-16]!
  401414:	mov	x29, sp
  401418:	bl	401c14 <ferror@plt+0x444>
  40141c:	ldp	x29, x30, [sp], #16
  401420:	ret

Disassembly of section .plt:

0000000000401430 <mbrtowc@plt-0x20>:
  401430:	stp	x16, x30, [sp, #-16]!
  401434:	adrp	x16, 41a000 <ferror@plt+0x18830>
  401438:	ldr	x17, [x16, #4088]
  40143c:	add	x16, x16, #0xff8
  401440:	br	x17
  401444:	nop
  401448:	nop
  40144c:	nop

0000000000401450 <mbrtowc@plt>:
  401450:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401454:	ldr	x17, [x16]
  401458:	add	x16, x16, #0x0
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401464:	ldr	x17, [x16, #8]
  401468:	add	x16, x16, #0x8
  40146c:	br	x17

0000000000401470 <memmove@plt>:
  401470:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401474:	ldr	x17, [x16, #16]
  401478:	add	x16, x16, #0x10
  40147c:	br	x17

0000000000401480 <_exit@plt>:
  401480:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401484:	ldr	x17, [x16, #24]
  401488:	add	x16, x16, #0x18
  40148c:	br	x17

0000000000401490 <fwrite_unlocked@plt>:
  401490:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401494:	ldr	x17, [x16, #32]
  401498:	add	x16, x16, #0x20
  40149c:	br	x17

00000000004014a0 <strlen@plt>:
  4014a0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014a4:	ldr	x17, [x16, #40]
  4014a8:	add	x16, x16, #0x28
  4014ac:	br	x17

00000000004014b0 <exit@plt>:
  4014b0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014b4:	ldr	x17, [x16, #48]
  4014b8:	add	x16, x16, #0x30
  4014bc:	br	x17

00000000004014c0 <error@plt>:
  4014c0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014c4:	ldr	x17, [x16, #56]
  4014c8:	add	x16, x16, #0x38
  4014cc:	br	x17

00000000004014d0 <__cxa_atexit@plt>:
  4014d0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014d4:	ldr	x17, [x16, #64]
  4014d8:	add	x16, x16, #0x40
  4014dc:	br	x17

00000000004014e0 <qsort@plt>:
  4014e0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014e4:	ldr	x17, [x16, #72]
  4014e8:	add	x16, x16, #0x48
  4014ec:	br	x17

00000000004014f0 <lseek@plt>:
  4014f0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4014f4:	ldr	x17, [x16, #80]
  4014f8:	add	x16, x16, #0x50
  4014fc:	br	x17

0000000000401500 <__fpending@plt>:
  401500:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401504:	ldr	x17, [x16, #88]
  401508:	add	x16, x16, #0x58
  40150c:	br	x17

0000000000401510 <fileno@plt>:
  401510:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401514:	ldr	x17, [x16, #96]
  401518:	add	x16, x16, #0x60
  40151c:	br	x17

0000000000401520 <fclose@plt>:
  401520:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401524:	ldr	x17, [x16, #104]
  401528:	add	x16, x16, #0x68
  40152c:	br	x17

0000000000401530 <nl_langinfo@plt>:
  401530:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401534:	ldr	x17, [x16, #112]
  401538:	add	x16, x16, #0x70
  40153c:	br	x17

0000000000401540 <fopen@plt>:
  401540:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401544:	ldr	x17, [x16, #120]
  401548:	add	x16, x16, #0x78
  40154c:	br	x17

0000000000401550 <malloc@plt>:
  401550:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401554:	ldr	x17, [x16, #128]
  401558:	add	x16, x16, #0x80
  40155c:	br	x17

0000000000401560 <strncmp@plt>:
  401560:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401564:	ldr	x17, [x16, #136]
  401568:	add	x16, x16, #0x88
  40156c:	br	x17

0000000000401570 <bindtextdomain@plt>:
  401570:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401574:	ldr	x17, [x16, #144]
  401578:	add	x16, x16, #0x90
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401584:	ldr	x17, [x16, #152]
  401588:	add	x16, x16, #0x98
  40158c:	br	x17

0000000000401590 <fgetc@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401594:	ldr	x17, [x16, #160]
  401598:	add	x16, x16, #0xa0
  40159c:	br	x17

00000000004015a0 <__printf_chk@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015a4:	ldr	x17, [x16, #168]
  4015a8:	add	x16, x16, #0xa8
  4015ac:	br	x17

00000000004015b0 <memset@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015b4:	ldr	x17, [x16, #176]
  4015b8:	add	x16, x16, #0xb0
  4015bc:	br	x17

00000000004015c0 <calloc@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015c4:	ldr	x17, [x16, #184]
  4015c8:	add	x16, x16, #0xb8
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015d4:	ldr	x17, [x16, #192]
  4015d8:	add	x16, x16, #0xc0
  4015dc:	br	x17

00000000004015e0 <__fread_chk@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015e4:	ldr	x17, [x16, #200]
  4015e8:	add	x16, x16, #0xc8
  4015ec:	br	x17

00000000004015f0 <strrchr@plt>:
  4015f0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4015f4:	ldr	x17, [x16, #208]
  4015f8:	add	x16, x16, #0xd0
  4015fc:	br	x17

0000000000401600 <__gmon_start__@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401604:	ldr	x17, [x16, #216]
  401608:	add	x16, x16, #0xd8
  40160c:	br	x17

0000000000401610 <abort@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401614:	ldr	x17, [x16, #224]
  401618:	add	x16, x16, #0xe0
  40161c:	br	x17

0000000000401620 <posix_fadvise@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401624:	ldr	x17, [x16, #232]
  401628:	add	x16, x16, #0xe8
  40162c:	br	x17

0000000000401630 <mbsinit@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401634:	ldr	x17, [x16, #240]
  401638:	add	x16, x16, #0xf0
  40163c:	br	x17

0000000000401640 <__overflow@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401644:	ldr	x17, [x16, #248]
  401648:	add	x16, x16, #0xf8
  40164c:	br	x17

0000000000401650 <memcmp@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401654:	ldr	x17, [x16, #256]
  401658:	add	x16, x16, #0x100
  40165c:	br	x17

0000000000401660 <textdomain@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401664:	ldr	x17, [x16, #264]
  401668:	add	x16, x16, #0x108
  40166c:	br	x17

0000000000401670 <getopt_long@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401674:	ldr	x17, [x16, #272]
  401678:	add	x16, x16, #0x110
  40167c:	br	x17

0000000000401680 <__fprintf_chk@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401684:	ldr	x17, [x16, #280]
  401688:	add	x16, x16, #0x118
  40168c:	br	x17

0000000000401690 <strcmp@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401694:	ldr	x17, [x16, #288]
  401698:	add	x16, x16, #0x120
  40169c:	br	x17

00000000004016a0 <__ctype_b_loc@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016a4:	ldr	x17, [x16, #296]
  4016a8:	add	x16, x16, #0x128
  4016ac:	br	x17

00000000004016b0 <fseeko@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016b4:	ldr	x17, [x16, #304]
  4016b8:	add	x16, x16, #0x130
  4016bc:	br	x17

00000000004016c0 <free@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016c4:	ldr	x17, [x16, #312]
  4016c8:	add	x16, x16, #0x138
  4016cc:	br	x17

00000000004016d0 <ungetc@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016d4:	ldr	x17, [x16, #320]
  4016d8:	add	x16, x16, #0x140
  4016dc:	br	x17

00000000004016e0 <__ctype_get_mb_cur_max@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016e4:	ldr	x17, [x16, #328]
  4016e8:	add	x16, x16, #0x148
  4016ec:	br	x17

00000000004016f0 <strndup@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4016f4:	ldr	x17, [x16, #336]
  4016f8:	add	x16, x16, #0x150
  4016fc:	br	x17

0000000000401700 <strspn@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401704:	ldr	x17, [x16, #344]
  401708:	add	x16, x16, #0x158
  40170c:	br	x17

0000000000401710 <fwrite@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401714:	ldr	x17, [x16, #352]
  401718:	add	x16, x16, #0x160
  40171c:	br	x17

0000000000401720 <fflush@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401724:	ldr	x17, [x16, #360]
  401728:	add	x16, x16, #0x168
  40172c:	br	x17

0000000000401730 <clearerr_unlocked@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401734:	ldr	x17, [x16, #368]
  401738:	add	x16, x16, #0x170
  40173c:	br	x17

0000000000401740 <memchr@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401744:	ldr	x17, [x16, #376]
  401748:	add	x16, x16, #0x178
  40174c:	br	x17

0000000000401750 <dcgettext@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401754:	ldr	x17, [x16, #384]
  401758:	add	x16, x16, #0x180
  40175c:	br	x17

0000000000401760 <fputs_unlocked@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401764:	ldr	x17, [x16, #392]
  401768:	add	x16, x16, #0x188
  40176c:	br	x17

0000000000401770 <__freading@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401774:	ldr	x17, [x16, #400]
  401778:	add	x16, x16, #0x190
  40177c:	br	x17

0000000000401780 <iswprint@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401784:	ldr	x17, [x16, #408]
  401788:	add	x16, x16, #0x198
  40178c:	br	x17

0000000000401790 <__assert_fail@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19830>
  401794:	ldr	x17, [x16, #416]
  401798:	add	x16, x16, #0x1a0
  40179c:	br	x17

00000000004017a0 <__errno_location@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4017a4:	ldr	x17, [x16, #424]
  4017a8:	add	x16, x16, #0x1a8
  4017ac:	br	x17

00000000004017b0 <__uflow@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4017b4:	ldr	x17, [x16, #432]
  4017b8:	add	x16, x16, #0x1b0
  4017bc:	br	x17

00000000004017c0 <setlocale@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4017c4:	ldr	x17, [x16, #440]
  4017c8:	add	x16, x16, #0x1b8
  4017cc:	br	x17

00000000004017d0 <ferror@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19830>
  4017d4:	ldr	x17, [x16, #448]
  4017d8:	add	x16, x16, #0x1c0
  4017dc:	br	x17

Disassembly of section .text:

00000000004017e0 <.text>:
  4017e0:	stp	x29, x30, [sp, #-112]!
  4017e4:	mov	x29, sp
  4017e8:	stp	x21, x22, [sp, #32]
  4017ec:	mov	w22, w0
  4017f0:	adrp	x21, 407000 <ferror@plt+0x5830>
  4017f4:	ldr	x0, [x1]
  4017f8:	stp	x19, x20, [sp, #16]
  4017fc:	mov	x20, x1
  401800:	stp	x23, x24, [sp, #48]
  401804:	add	x21, x21, #0xa60
  401808:	adrp	x23, 408000 <ferror@plt+0x6830>
  40180c:	stp	x25, x26, [sp, #64]
  401810:	adrp	x26, 41b000 <ferror@plt+0x19830>
  401814:	add	x19, x26, #0x290
  401818:	stp	x27, x28, [sp, #80]
  40181c:	bl	403438 <ferror@plt+0x1c68>
  401820:	adrp	x1, 408000 <ferror@plt+0x6830>
  401824:	mov	w0, #0x6                   	// #6
  401828:	add	x1, x1, #0xfc0
  40182c:	bl	4017c0 <setlocale@plt>
  401830:	add	x23, x23, #0x338
  401834:	adrp	x1, 408000 <ferror@plt+0x6830>
  401838:	add	x1, x1, #0x298
  40183c:	mov	x0, x21
  401840:	bl	401570 <bindtextdomain@plt>
  401844:	mov	x0, x21
  401848:	adrp	x21, 408000 <ferror@plt+0x6830>
  40184c:	bl	401660 <textdomain@plt>
  401850:	add	x21, x21, #0x498
  401854:	adrp	x0, 402000 <ferror@plt+0x830>
  401858:	add	x21, x21, #0x80
  40185c:	add	x0, x0, #0xf30
  401860:	bl	407a08 <ferror@plt+0x6238>
  401864:	adrp	x0, 41b000 <ferror@plt+0x19830>
  401868:	mov	w27, #0x0                   	// #0
  40186c:	add	x0, x0, #0x1d8
  401870:	mov	w25, #0x1                   	// #1
  401874:	adrp	x24, 41b000 <ferror@plt+0x19830>
  401878:	strb	wzr, [x26, #656]
  40187c:	str	wzr, [x19, #4]
  401880:	strb	wzr, [x19, #40]
  401884:	strb	wzr, [x19, #41]
  401888:	str	x0, [sp, #96]
  40188c:	nop
  401890:	mov	x3, x21
  401894:	mov	x2, x23
  401898:	mov	x1, x20
  40189c:	mov	w0, w22
  4018a0:	mov	x4, #0x0                   	// #0
  4018a4:	bl	401670 <getopt_long@plt>
  4018a8:	cmn	w0, #0x1
  4018ac:	b.eq	401954 <ferror@plt+0x184>  // b.none
  4018b0:	cmp	w0, #0x6e
  4018b4:	b.eq	401890 <ferror@plt+0xc0>  // b.none
  4018b8:	b.gt	40191c <ferror@plt+0x14c>
  4018bc:	cmp	w0, #0x63
  4018c0:	b.gt	401a40 <ferror@plt+0x270>
  4018c4:	cmp	w0, #0x61
  4018c8:	b.gt	401ad8 <ferror@plt+0x308>
  4018cc:	cmn	w0, #0x3
  4018d0:	b.ne	401a20 <ferror@plt+0x250>  // b.any
  4018d4:	adrp	x1, 41b000 <ferror@plt+0x19830>
  4018d8:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4018dc:	adrp	x6, 408000 <ferror@plt+0x6830>
  4018e0:	adrp	x5, 408000 <ferror@plt+0x6830>
  4018e4:	ldr	x3, [x1, #480]
  4018e8:	add	x6, x6, #0x308
  4018ec:	ldr	x0, [x0, #624]
  4018f0:	add	x5, x5, #0x318
  4018f4:	adrp	x4, 408000 <ferror@plt+0x6830>
  4018f8:	adrp	x2, 408000 <ferror@plt+0x6830>
  4018fc:	add	x4, x4, #0x328
  401900:	add	x2, x2, #0x1e0
  401904:	adrp	x1, 407000 <ferror@plt+0x5830>
  401908:	add	x1, x1, #0xaf8
  40190c:	mov	x7, #0x0                   	// #0
  401910:	bl	406ef8 <ferror@plt+0x5728>
  401914:	mov	w0, #0x0                   	// #0
  401918:	bl	4014b0 <exit@plt>
  40191c:	cmp	w0, #0x100
  401920:	b.eq	401a9c <ferror@plt+0x2cc>  // b.none
  401924:	b.le	401a30 <ferror@plt+0x260>
  401928:	cmp	w0, #0x101
  40192c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401930:	mov	x3, x21
  401934:	mov	x2, x23
  401938:	mov	x1, x20
  40193c:	mov	w0, w22
  401940:	mov	x4, #0x0                   	// #0
  401944:	strb	w25, [x19, #64]
  401948:	bl	401670 <getopt_long@plt>
  40194c:	cmn	w0, #0x1
  401950:	b.ne	4018b0 <ferror@plt+0xe0>  // b.any
  401954:	ldr	w0, [x19, #4]
  401958:	cbz	w0, 401ba4 <ferror@plt+0x3d4>
  40195c:	cmp	w0, #0x2
  401960:	cset	w1, ne  // ne = any
  401964:	cmp	w1, #0x0
  401968:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  40196c:	b.ne	401b94 <ferror@plt+0x3c4>  // b.any
  401970:	ldrb	w2, [x19, #40]
  401974:	tst	w1, w2
  401978:	b.ne	401b84 <ferror@plt+0x3b4>  // b.any
  40197c:	ldrb	w1, [x19, #64]
  401980:	cmp	w0, #0x2
  401984:	cset	w2, ne  // ne = any
  401988:	mov	x0, x28
  40198c:	cmp	w1, #0x0
  401990:	cset	w1, ne  // ne = any
  401994:	lsl	w1, w1, #1
  401998:	orr	w1, w1, w2, lsl #2
  40199c:	bl	402970 <ferror@plt+0x11a0>
  4019a0:	cbnz	w27, 4019ac <ferror@plt+0x1dc>
  4019a4:	mov	w0, #0x9                   	// #9
  4019a8:	strb	w0, [x19, #41]
  4019ac:	ldr	x0, [x19, #32]
  4019b0:	cbz	x0, 401b28 <ferror@plt+0x358>
  4019b4:	adrp	x19, 41b000 <ferror@plt+0x19830>
  4019b8:	ldr	w0, [x19, #616]
  4019bc:	cmp	w0, w22
  4019c0:	b.eq	401b44 <ferror@plt+0x374>  // b.none
  4019c4:	mov	w21, #0x1                   	// #1
  4019c8:	b.ge	4019f8 <ferror@plt+0x228>  // b.tcont
  4019cc:	add	x19, x19, #0x268
  4019d0:	mov	w21, #0x1                   	// #1
  4019d4:	nop
  4019d8:	ldr	x0, [x20, w0, sxtw #3]
  4019dc:	bl	401cd0 <ferror@plt+0x500>
  4019e0:	and	w21, w21, w0
  4019e4:	ldr	w1, [x19]
  4019e8:	add	w0, w1, #0x1
  4019ec:	str	w0, [x19]
  4019f0:	cmp	w0, w22
  4019f4:	b.lt	4019d8 <ferror@plt+0x208>  // b.tstop
  4019f8:	ldrb	w0, [x26, #656]
  4019fc:	cbnz	w0, 401af0 <ferror@plt+0x320>
  401a00:	eor	w0, w21, #0x1
  401a04:	ldp	x19, x20, [sp, #16]
  401a08:	ldp	x21, x22, [sp, #32]
  401a0c:	ldp	x23, x24, [sp, #48]
  401a10:	ldp	x25, x26, [sp, #64]
  401a14:	ldp	x27, x28, [sp, #80]
  401a18:	ldp	x29, x30, [sp], #112
  401a1c:	ret
  401a20:	cmn	w0, #0x2
  401a24:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a28:	mov	w0, #0x0                   	// #0
  401a2c:	bl	4024c8 <ferror@plt+0xcf8>
  401a30:	cmp	w0, #0x73
  401a34:	b.ne	401a88 <ferror@plt+0x2b8>  // b.any
  401a38:	strb	w25, [x19, #40]
  401a3c:	b	401890 <ferror@plt+0xc0>
  401a40:	cmp	w0, #0x64
  401a44:	b.ne	401a68 <ferror@plt+0x298>  // b.any
  401a48:	ldr	x1, [x24, #608]
  401a4c:	ldrb	w0, [x1]
  401a50:	cbz	w0, 401a5c <ferror@plt+0x28c>
  401a54:	ldrb	w1, [x1, #1]
  401a58:	cbnz	w1, 401bb4 <ferror@plt+0x3e4>
  401a5c:	mov	w27, #0x1                   	// #1
  401a60:	strb	w0, [x19, #41]
  401a64:	b	401890 <ferror@plt+0xc0>
  401a68:	cmp	w0, #0x66
  401a6c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a70:	ldr	w0, [x19, #4]
  401a74:	cbnz	w0, 401b58 <ferror@plt+0x388>
  401a78:	mov	w0, #0x2                   	// #2
  401a7c:	str	w0, [x19, #4]
  401a80:	ldr	x28, [x24, #608]
  401a84:	b	401890 <ferror@plt+0xc0>
  401a88:	cmp	w0, #0x7a
  401a8c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a90:	ldr	x0, [sp, #96]
  401a94:	strb	wzr, [x0]
  401a98:	b	401890 <ferror@plt+0xc0>
  401a9c:	ldr	x2, [x24, #608]
  401aa0:	strb	w25, [x19, #16]
  401aa4:	mov	x1, #0x1                   	// #1
  401aa8:	ldrb	w0, [x2]
  401aac:	cbz	w0, 401ac4 <ferror@plt+0x2f4>
  401ab0:	mov	x0, x2
  401ab4:	str	x2, [sp, #104]
  401ab8:	bl	4014a0 <strlen@plt>
  401abc:	mov	x1, x0
  401ac0:	ldr	x2, [sp, #104]
  401ac4:	mov	x0, x2
  401ac8:	str	x1, [x19, #24]
  401acc:	bl	4073e8 <ferror@plt+0x5c18>
  401ad0:	str	x0, [x19, #32]
  401ad4:	b	401890 <ferror@plt+0xc0>
  401ad8:	ldr	w0, [x19, #4]
  401adc:	cbnz	w0, 401b58 <ferror@plt+0x388>
  401ae0:	mov	w0, #0x1                   	// #1
  401ae4:	str	w0, [x19, #4]
  401ae8:	ldr	x28, [x24, #608]
  401aec:	b	401890 <ferror@plt+0xc0>
  401af0:	adrp	x0, 41b000 <ferror@plt+0x19830>
  401af4:	ldr	x0, [x0, #632]
  401af8:	bl	407490 <ferror@plt+0x5cc0>
  401afc:	cmn	w0, #0x1
  401b00:	b.ne	401a00 <ferror@plt+0x230>  // b.any
  401b04:	bl	4017a0 <__errno_location@plt>
  401b08:	mov	x1, x0
  401b0c:	mov	w21, #0x0                   	// #0
  401b10:	adrp	x2, 408000 <ferror@plt+0x6830>
  401b14:	mov	w0, #0x0                   	// #0
  401b18:	add	x2, x2, #0x720
  401b1c:	ldr	w1, [x1]
  401b20:	bl	4014c0 <error@plt>
  401b24:	b	401a00 <ferror@plt+0x230>
  401b28:	ldrb	w0, [x19, #41]
  401b2c:	add	x1, x19, #0x48
  401b30:	mov	x2, #0x1                   	// #1
  401b34:	stp	x2, x1, [x19, #24]
  401b38:	strb	w0, [x19, #72]
  401b3c:	strb	wzr, [x19, #73]
  401b40:	b	4019b4 <ferror@plt+0x1e4>
  401b44:	adrp	x0, 408000 <ferror@plt+0x6830>
  401b48:	add	x0, x0, #0x720
  401b4c:	bl	401cd0 <ferror@plt+0x500>
  401b50:	and	w21, w0, #0xff
  401b54:	b	4019f8 <ferror@plt+0x228>
  401b58:	adrp	x1, 408000 <ferror@plt+0x6830>
  401b5c:	add	x1, x1, #0x2b0
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	bl	401750 <dcgettext@plt>
  401b6c:	mov	w1, #0x0                   	// #0
  401b70:	mov	x2, x0
  401b74:	mov	w0, #0x0                   	// #0
  401b78:	bl	4014c0 <error@plt>
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	bl	4024c8 <ferror@plt+0xcf8>
  401b84:	adrp	x1, 408000 <ferror@plt+0x6830>
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	add	x1, x1, #0x3c8
  401b90:	b	401b64 <ferror@plt+0x394>
  401b94:	adrp	x1, 408000 <ferror@plt+0x6830>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	add	x1, x1, #0x380
  401ba0:	b	401b64 <ferror@plt+0x394>
  401ba4:	adrp	x1, 408000 <ferror@plt+0x6830>
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	add	x1, x1, #0x348
  401bb0:	b	401b64 <ferror@plt+0x394>
  401bb4:	adrp	x1, 408000 <ferror@plt+0x6830>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	add	x1, x1, #0x2d8
  401bc0:	b	401b64 <ferror@plt+0x394>
  401bc4:	mov	x29, #0x0                   	// #0
  401bc8:	mov	x30, #0x0                   	// #0
  401bcc:	mov	x5, x0
  401bd0:	ldr	x1, [sp]
  401bd4:	add	x2, sp, #0x8
  401bd8:	mov	x6, sp
  401bdc:	movz	x0, #0x0, lsl #48
  401be0:	movk	x0, #0x0, lsl #32
  401be4:	movk	x0, #0x40, lsl #16
  401be8:	movk	x0, #0x17e0
  401bec:	movz	x3, #0x0, lsl #48
  401bf0:	movk	x3, #0x0, lsl #32
  401bf4:	movk	x3, #0x40, lsl #16
  401bf8:	movk	x3, #0x7980
  401bfc:	movz	x4, #0x0, lsl #48
  401c00:	movk	x4, #0x0, lsl #32
  401c04:	movk	x4, #0x40, lsl #16
  401c08:	movk	x4, #0x7a00
  401c0c:	bl	401580 <__libc_start_main@plt>
  401c10:	bl	401610 <abort@plt>
  401c14:	adrp	x0, 41a000 <ferror@plt+0x18830>
  401c18:	ldr	x0, [x0, #4064]
  401c1c:	cbz	x0, 401c24 <ferror@plt+0x454>
  401c20:	b	401600 <__gmon_start__@plt>
  401c24:	ret
  401c28:	adrp	x0, 41b000 <ferror@plt+0x19830>
  401c2c:	add	x0, x0, #0x248
  401c30:	adrp	x1, 41b000 <ferror@plt+0x19830>
  401c34:	add	x1, x1, #0x248
  401c38:	cmp	x1, x0
  401c3c:	b.eq	401c54 <ferror@plt+0x484>  // b.none
  401c40:	adrp	x1, 407000 <ferror@plt+0x5830>
  401c44:	ldr	x1, [x1, #2616]
  401c48:	cbz	x1, 401c54 <ferror@plt+0x484>
  401c4c:	mov	x16, x1
  401c50:	br	x16
  401c54:	ret
  401c58:	adrp	x0, 41b000 <ferror@plt+0x19830>
  401c5c:	add	x0, x0, #0x248
  401c60:	adrp	x1, 41b000 <ferror@plt+0x19830>
  401c64:	add	x1, x1, #0x248
  401c68:	sub	x1, x1, x0
  401c6c:	lsr	x2, x1, #63
  401c70:	add	x1, x2, x1, asr #3
  401c74:	cmp	xzr, x1, asr #1
  401c78:	asr	x1, x1, #1
  401c7c:	b.eq	401c94 <ferror@plt+0x4c4>  // b.none
  401c80:	adrp	x2, 407000 <ferror@plt+0x5830>
  401c84:	ldr	x2, [x2, #2624]
  401c88:	cbz	x2, 401c94 <ferror@plt+0x4c4>
  401c8c:	mov	x16, x2
  401c90:	br	x16
  401c94:	ret
  401c98:	stp	x29, x30, [sp, #-32]!
  401c9c:	mov	x29, sp
  401ca0:	str	x19, [sp, #16]
  401ca4:	adrp	x19, 41b000 <ferror@plt+0x19830>
  401ca8:	ldrb	w0, [x19, #648]
  401cac:	cbnz	w0, 401cbc <ferror@plt+0x4ec>
  401cb0:	bl	401c28 <ferror@plt+0x458>
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	strb	w0, [x19, #648]
  401cbc:	ldr	x19, [sp, #16]
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	b	401c58 <ferror@plt+0x488>
  401ccc:	nop
  401cd0:	stp	x29, x30, [sp, #-112]!
  401cd4:	mov	x29, sp
  401cd8:	stp	x19, x20, [sp, #16]
  401cdc:	stp	x25, x26, [sp, #64]
  401ce0:	mov	x25, x0
  401ce4:	ldrb	w0, [x0]
  401ce8:	cmp	w0, #0x2d
  401cec:	b.eq	401e6c <ferror@plt+0x69c>  // b.none
  401cf0:	mov	x0, x25
  401cf4:	adrp	x1, 408000 <ferror@plt+0x6830>
  401cf8:	adrp	x19, 41b000 <ferror@plt+0x19830>
  401cfc:	add	x1, x1, #0x438
  401d00:	bl	401540 <fopen@plt>
  401d04:	mov	x20, x0
  401d08:	cbz	x0, 402444 <ferror@plt+0xc74>
  401d0c:	add	x19, x19, #0x290
  401d10:	mov	x0, x20
  401d14:	mov	w1, #0x2                   	// #2
  401d18:	stp	x27, x28, [sp, #80]
  401d1c:	bl	403018 <ferror@plt+0x1848>
  401d20:	ldr	w0, [x19, #4]
  401d24:	cmp	w0, #0x1
  401d28:	b.ne	401ea8 <ferror@plt+0x6d8>  // b.any
  401d2c:	adrp	x27, 41b000 <ferror@plt+0x19830>
  401d30:	stp	x21, x22, [sp, #32]
  401d34:	adrp	x22, 41b000 <ferror@plt+0x19830>
  401d38:	ldr	x0, [x27, #1096]
  401d3c:	add	x22, x22, #0x1d8
  401d40:	stp	x23, x24, [sp, #48]
  401d44:	mov	x21, #0x0                   	// #0
  401d48:	mov	w24, #0x0                   	// #0
  401d4c:	adrp	x26, 41b000 <ferror@plt+0x19830>
  401d50:	str	x0, [x19, #8]
  401d54:	nop
  401d58:	ldp	x0, x1, [x20, #8]
  401d5c:	cmp	x0, x1
  401d60:	b.cs	401de4 <ferror@plt+0x614>  // b.hs, b.nlast
  401d64:	add	x1, x0, #0x1
  401d68:	str	x1, [x20, #8]
  401d6c:	ldrb	w1, [x22]
  401d70:	ldrb	w23, [x0]
  401d74:	cmp	w23, w1
  401d78:	b.eq	40237c <ferror@plt+0xbac>  // b.none
  401d7c:	ldr	x1, [x19, #8]
  401d80:	add	x21, x21, #0x1
  401d84:	ldr	x0, [x1, #8]
  401d88:	cmp	x21, x0
  401d8c:	b.ls	401d98 <ferror@plt+0x5c8>  // b.plast
  401d90:	add	x1, x1, #0x10
  401d94:	str	x1, [x19, #8]
  401d98:	ldr	x1, [x1]
  401d9c:	cmp	x21, x1
  401da0:	b.cc	401d58 <ferror@plt+0x588>  // b.lo, b.ul, b.last
  401da4:	ldrb	w2, [x19, #16]
  401da8:	ldr	x0, [x26, #624]
  401dac:	cbz	w2, 401dc0 <ferror@plt+0x5f0>
  401db0:	cset	w1, eq  // eq = none
  401db4:	ands	w24, w24, w1
  401db8:	b.ne	402414 <ferror@plt+0xc44>  // b.any
  401dbc:	mov	w24, w2
  401dc0:	ldp	x1, x2, [x0, #40]
  401dc4:	cmp	x1, x2
  401dc8:	b.cs	402408 <ferror@plt+0xc38>  // b.hs, b.nlast
  401dcc:	add	x2, x1, #0x1
  401dd0:	str	x2, [x0, #40]
  401dd4:	strb	w23, [x1]
  401dd8:	ldp	x0, x1, [x20, #8]
  401ddc:	cmp	x0, x1
  401de0:	b.cc	401d64 <ferror@plt+0x594>  // b.lo, b.ul, b.last
  401de4:	mov	x0, x20
  401de8:	bl	4017b0 <__uflow@plt>
  401dec:	ldrb	w1, [x22]
  401df0:	mov	w23, w0
  401df4:	cmp	w0, w1
  401df8:	b.eq	40237c <ferror@plt+0xbac>  // b.none
  401dfc:	cmn	w0, #0x1
  401e00:	b.ne	401d7c <ferror@plt+0x5ac>  // b.any
  401e04:	cbz	x21, 402290 <ferror@plt+0xac0>
  401e08:	adrp	x0, 41b000 <ferror@plt+0x19830>
  401e0c:	ldr	x0, [x0, #624]
  401e10:	ldp	x2, x3, [x0, #40]
  401e14:	cmp	x2, x3
  401e18:	b.cs	402480 <ferror@plt+0xcb0>  // b.hs, b.nlast
  401e1c:	add	x3, x2, #0x1
  401e20:	str	x3, [x0, #40]
  401e24:	strb	w1, [x2]
  401e28:	ldp	x21, x22, [sp, #32]
  401e2c:	ldp	x23, x24, [sp, #48]
  401e30:	ldr	w0, [x20]
  401e34:	tbnz	w0, #5, 4022a0 <ferror@plt+0xad0>
  401e38:	ldrb	w0, [x25]
  401e3c:	cmp	w0, #0x2d
  401e40:	b.ne	402348 <ferror@plt+0xb78>  // b.any
  401e44:	ldrb	w0, [x25, #1]
  401e48:	cbnz	w0, 402348 <ferror@plt+0xb78>
  401e4c:	mov	x0, x20
  401e50:	bl	401730 <clearerr_unlocked@plt>
  401e54:	ldp	x27, x28, [sp, #80]
  401e58:	mov	w0, #0x1                   	// #1
  401e5c:	ldp	x19, x20, [sp, #16]
  401e60:	ldp	x25, x26, [sp, #64]
  401e64:	ldp	x29, x30, [sp], #112
  401e68:	ret
  401e6c:	ldrb	w0, [x25, #1]
  401e70:	cbnz	w0, 401cf0 <ferror@plt+0x520>
  401e74:	adrp	x1, 41b000 <ferror@plt+0x19830>
  401e78:	adrp	x19, 41b000 <ferror@plt+0x19830>
  401e7c:	mov	w0, #0x1                   	// #1
  401e80:	stp	x27, x28, [sp, #80]
  401e84:	ldr	x20, [x1, #632]
  401e88:	strb	w0, [x19, #656]
  401e8c:	add	x19, x19, #0x290
  401e90:	mov	w1, #0x2                   	// #2
  401e94:	mov	x0, x20
  401e98:	bl	403018 <ferror@plt+0x1848>
  401e9c:	ldr	w0, [x19, #4]
  401ea0:	cmp	w0, #0x1
  401ea4:	b.eq	401d2c <ferror@plt+0x55c>  // b.none
  401ea8:	adrp	x27, 41b000 <ferror@plt+0x19830>
  401eac:	ldr	x0, [x20, #8]
  401eb0:	ldr	x1, [x27, #1096]
  401eb4:	str	x1, [x19, #8]
  401eb8:	ldr	x1, [x20, #16]
  401ebc:	cmp	x0, x1
  401ec0:	b.cs	4023ac <ferror@plt+0xbdc>  // b.hs, b.nlast
  401ec4:	stp	x21, x22, [sp, #32]
  401ec8:	add	x1, x0, #0x1
  401ecc:	stp	x23, x24, [sp, #48]
  401ed0:	str	x1, [x20, #8]
  401ed4:	ldrb	w0, [x0]
  401ed8:	mov	x1, x20
  401edc:	bl	4016d0 <ungetc@plt>
  401ee0:	ldr	x0, [x19, #8]
  401ee4:	mov	x28, #0x1                   	// #1
  401ee8:	ldrb	w1, [x19, #40]
  401eec:	adrp	x22, 41b000 <ferror@plt+0x19830>
  401ef0:	add	x22, x22, #0x1d8
  401ef4:	mov	w23, #0x0                   	// #0
  401ef8:	ldr	x0, [x0]
  401efc:	mov	w21, #0x0                   	// #0
  401f00:	adrp	x24, 41b000 <ferror@plt+0x19830>
  401f04:	cmp	x0, x28
  401f08:	cset	w0, hi  // hi = pmore
  401f0c:	eor	w0, w1, w0
  401f10:	str	w0, [sp, #108]
  401f14:	nop
  401f18:	cmp	x28, #0x1
  401f1c:	ldr	w0, [sp, #108]
  401f20:	cset	w26, eq  // eq = none
  401f24:	ands	w26, w0, w26
  401f28:	b.ne	402028 <ferror@plt+0x858>  // b.any
  401f2c:	ldr	x1, [x19, #8]
  401f30:	mov	w26, w21
  401f34:	ldr	x0, [x1]
  401f38:	cmp	x0, x28
  401f3c:	b.hi	4020f0 <ferror@plt+0x920>  // b.pmore
  401f40:	cbz	w23, 401f54 <ferror@plt+0x784>
  401f44:	ldp	x2, x0, [x19, #24]
  401f48:	mov	x1, #0x1                   	// #1
  401f4c:	ldr	x3, [x24, #624]
  401f50:	bl	401490 <fwrite_unlocked@plt>
  401f54:	ldp	x0, x1, [x20, #8]
  401f58:	cmp	x0, x1
  401f5c:	b.cs	401fbc <ferror@plt+0x7ec>  // b.hs, b.nlast
  401f60:	add	x1, x0, #0x1
  401f64:	str	x1, [x20, #8]
  401f68:	ldrb	w2, [x19, #41]
  401f6c:	ldrb	w23, [x0]
  401f70:	mov	w3, w2
  401f74:	cmp	w23, w2
  401f78:	b.eq	401fd8 <ferror@plt+0x808>  // b.none
  401f7c:	ldrb	w21, [x22]
  401f80:	cmp	w23, w21
  401f84:	b.eq	4021d0 <ferror@plt+0xa00>  // b.none
  401f88:	cmn	w23, #0x1
  401f8c:	b.eq	40210c <ferror@plt+0x93c>  // b.none
  401f90:	ldr	x0, [x24, #624]
  401f94:	ldp	x1, x2, [x0, #40]
  401f98:	cmp	x1, x2
  401f9c:	b.cs	402184 <ferror@plt+0x9b4>  // b.hs, b.nlast
  401fa0:	add	x2, x1, #0x1
  401fa4:	mov	w26, w23
  401fa8:	str	x2, [x0, #40]
  401fac:	strb	w23, [x1]
  401fb0:	ldp	x0, x1, [x20, #8]
  401fb4:	cmp	x0, x1
  401fb8:	b.cc	401f60 <ferror@plt+0x790>  // b.lo, b.ul, b.last
  401fbc:	mov	x0, x20
  401fc0:	bl	4017b0 <__uflow@plt>
  401fc4:	ldrb	w2, [x19, #41]
  401fc8:	mov	w23, w0
  401fcc:	cmp	w23, w2
  401fd0:	mov	w3, w2
  401fd4:	b.ne	401f7c <ferror@plt+0x7ac>  // b.any
  401fd8:	mov	w23, #0x1                   	// #1
  401fdc:	ldrb	w2, [x19, #41]
  401fe0:	ldrb	w0, [x22]
  401fe4:	cmp	w0, w2
  401fe8:	b.eq	4021f8 <ferror@plt+0xa28>  // b.none
  401fec:	mov	w21, w3
  401ff0:	cmp	w21, w2
  401ff4:	b.ne	40222c <ferror@plt+0xa5c>  // b.any
  401ff8:	ldr	x0, [x19, #8]
  401ffc:	add	x28, x28, #0x1
  402000:	ldr	x1, [x0, #8]
  402004:	cmp	x28, x1
  402008:	b.ls	401f18 <ferror@plt+0x748>  // b.plast
  40200c:	add	x0, x0, #0x10
  402010:	cmp	x28, #0x1
  402014:	str	x0, [x19, #8]
  402018:	cset	w26, eq  // eq = none
  40201c:	ldr	w0, [sp, #108]
  402020:	ands	w26, w0, w26
  402024:	b.eq	401f2c <ferror@plt+0x75c>  // b.none
  402028:	ldrb	w5, [x22]
  40202c:	mov	x2, #0x0                   	// #0
  402030:	ldrb	w4, [x19, #41]
  402034:	mov	x6, x20
  402038:	add	x1, x19, #0x30
  40203c:	add	x0, x19, #0x38
  402040:	mov	x3, #0xffffffffffffffff    	// #-1
  402044:	bl	403050 <ferror@plt+0x1880>
  402048:	mov	x2, x0
  40204c:	cmp	x0, #0x0
  402050:	b.lt	4023c4 <ferror@plt+0xbf4>  // b.tstop
  402054:	b.eq	402494 <ferror@plt+0xcc4>  // b.none
  402058:	sub	x21, x0, #0x1
  40205c:	ldrb	w1, [x19, #41]
  402060:	ldr	x0, [x19, #56]
  402064:	ldrb	w3, [x0, x21]
  402068:	cmp	w3, w1
  40206c:	b.eq	4021a0 <ferror@plt+0x9d0>  // b.none
  402070:	ldrb	w1, [x19, #40]
  402074:	cbnz	w1, 402194 <ferror@plt+0x9c4>
  402078:	ldr	x3, [x24, #624]
  40207c:	mov	x1, #0x1                   	// #1
  402080:	bl	401490 <fwrite_unlocked@plt>
  402084:	ldr	x1, [x19, #56]
  402088:	ldrb	w0, [x22]
  40208c:	ldrb	w21, [x1, x21]
  402090:	cmp	w21, w0
  402094:	b.eq	4020b8 <ferror@plt+0x8e8>  // b.none
  402098:	ldr	x2, [x24, #624]
  40209c:	mov	w21, w0
  4020a0:	ldp	x0, x1, [x2, #40]
  4020a4:	cmp	x0, x1
  4020a8:	b.cs	40242c <ferror@plt+0xc5c>  // b.hs, b.nlast
  4020ac:	add	x1, x0, #0x1
  4020b0:	str	x1, [x2, #40]
  4020b4:	strb	w21, [x0]
  4020b8:	mov	x28, #0x1                   	// #1
  4020bc:	b	401f18 <ferror@plt+0x748>
  4020c0:	add	x1, x0, #0x1
  4020c4:	str	x1, [x20, #8]
  4020c8:	ldrb	w3, [x0]
  4020cc:	ldrb	w2, [x19, #41]
  4020d0:	cmp	w2, w3
  4020d4:	b.eq	401fdc <ferror@plt+0x80c>  // b.none
  4020d8:	ldrb	w21, [x22]
  4020dc:	cmp	w3, w21
  4020e0:	b.eq	4021d4 <ferror@plt+0xa04>  // b.none
  4020e4:	cmn	w3, #0x1
  4020e8:	b.eq	402110 <ferror@plt+0x940>  // b.none
  4020ec:	mov	w26, w3
  4020f0:	ldp	x0, x1, [x20, #8]
  4020f4:	cmp	x0, x1
  4020f8:	b.cc	4020c0 <ferror@plt+0x8f0>  // b.lo, b.ul, b.last
  4020fc:	mov	x0, x20
  402100:	bl	4017b0 <__uflow@plt>
  402104:	mov	w3, w0
  402108:	b	4020cc <ferror@plt+0x8fc>
  40210c:	mov	w23, #0x1                   	// #1
  402110:	ldrb	w1, [x22]
  402114:	mov	w5, w23
  402118:	mov	w21, #0xffffffff            	// #-1
  40211c:	mov	w0, #0x0                   	// #0
  402120:	mov	w23, #0x1                   	// #1
  402124:	cbnz	w5, 402144 <ferror@plt+0x974>
  402128:	ldrb	w5, [x19, #40]
  40212c:	cmp	x28, #0x1
  402130:	cset	w3, ne  // ne = any
  402134:	eor	w4, w5, #0x1
  402138:	orr	w3, w3, w4
  40213c:	tst	w3, #0xff
  402140:	b.eq	402170 <ferror@plt+0x9a0>  // b.none
  402144:	cmp	w2, w1
  402148:	ccmp	w1, w26, #0x0, ne  // ne = any
  40214c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402150:	b.eq	402290 <ferror@plt+0xac0>  // b.none
  402154:	ldr	x0, [x24, #624]
  402158:	ldp	x2, x3, [x0, #40]
  40215c:	cmp	x2, x3
  402160:	b.cs	402374 <ferror@plt+0xba4>  // b.hs, b.nlast
  402164:	add	x3, x2, #0x1
  402168:	str	x3, [x0, #40]
  40216c:	strb	w1, [x2]
  402170:	cbnz	w23, 402290 <ferror@plt+0xac0>
  402174:	ldr	x0, [x27, #1096]
  402178:	mov	x28, #0x1                   	// #1
  40217c:	str	x0, [x19, #8]
  402180:	b	401f18 <ferror@plt+0x748>
  402184:	and	w1, w23, #0xff
  402188:	mov	w26, w23
  40218c:	bl	401640 <__overflow@plt>
  402190:	b	401fb0 <ferror@plt+0x7e0>
  402194:	mov	x28, #0x1                   	// #1
  402198:	mov	w21, #0x0                   	// #0
  40219c:	b	401f18 <ferror@plt+0x748>
  4021a0:	ldr	x1, [x19, #8]
  4021a4:	ldr	x2, [x1]
  4021a8:	cmp	x2, #0x1
  4021ac:	b.ls	402264 <ferror@plt+0xa94>  // b.plast
  4021b0:	ldr	x0, [x1, #8]
  4021b4:	cmp	x0, #0x1
  4021b8:	b.hi	402258 <ferror@plt+0xa88>  // b.pmore
  4021bc:	add	x1, x1, #0x10
  4021c0:	mov	x28, #0x2                   	// #2
  4021c4:	mov	w26, #0x0                   	// #0
  4021c8:	str	x1, [x19, #8]
  4021cc:	b	401f34 <ferror@plt+0x764>
  4021d0:	mov	w23, #0x1                   	// #1
  4021d4:	ldrb	w2, [x19, #41]
  4021d8:	ldrb	w0, [x22]
  4021dc:	cmp	w0, w2
  4021e0:	b.ne	401ff0 <ferror@plt+0x820>  // b.any
  4021e4:	cmp	w0, w21
  4021e8:	mov	w3, #0x0                   	// #0
  4021ec:	b.ne	402234 <ferror@plt+0xa64>  // b.any
  4021f0:	mov	w3, w21
  4021f4:	nop
  4021f8:	ldp	x0, x1, [x20, #8]
  4021fc:	cmp	x0, x1
  402200:	b.cs	4022ec <ferror@plt+0xb1c>  // b.hs, b.nlast
  402204:	add	x1, x0, #0x1
  402208:	str	x1, [x20, #8]
  40220c:	ldrb	w21, [x0]
  402210:	mov	w0, w21
  402214:	mov	x1, x20
  402218:	str	w3, [sp, #104]
  40221c:	bl	4016d0 <ungetc@plt>
  402220:	ldrb	w2, [x19, #41]
  402224:	ldr	w3, [sp, #104]
  402228:	b	401fec <ferror@plt+0x81c>
  40222c:	cmn	w21, #0x1
  402230:	cset	w3, eq  // eq = none
  402234:	ldrb	w1, [x22]
  402238:	cmp	w1, w21
  40223c:	cset	w0, eq  // eq = none
  402240:	cmp	w3, #0x0
  402244:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402248:	b.eq	401f18 <ferror@plt+0x748>  // b.none
  40224c:	mov	w5, w23
  402250:	mov	w23, w3
  402254:	b	402124 <ferror@plt+0x954>
  402258:	mov	x28, #0x2                   	// #2
  40225c:	mov	w26, #0x0                   	// #0
  402260:	b	401f34 <ferror@plt+0x764>
  402264:	ldr	x3, [x24, #624]
  402268:	mov	x1, #0x1                   	// #1
  40226c:	mov	x2, x21
  402270:	bl	401490 <fwrite_unlocked@plt>
  402274:	ldrb	w1, [x19, #41]
  402278:	ldrb	w0, [x22]
  40227c:	cmp	w1, w0
  402280:	b.eq	402320 <ferror@plt+0xb50>  // b.none
  402284:	mov	w23, w26
  402288:	ldr	x1, [x19, #8]
  40228c:	b	4021b0 <ferror@plt+0x9e0>
  402290:	ldr	w0, [x20]
  402294:	ldp	x21, x22, [sp, #32]
  402298:	ldp	x23, x24, [sp, #48]
  40229c:	tbz	w0, #5, 401e38 <ferror@plt+0x668>
  4022a0:	bl	4017a0 <__errno_location@plt>
  4022a4:	mov	x3, x0
  4022a8:	mov	x2, x25
  4022ac:	mov	w1, #0x3                   	// #3
  4022b0:	mov	w0, #0x0                   	// #0
  4022b4:	ldr	w19, [x3]
  4022b8:	bl	405e18 <ferror@plt+0x4648>
  4022bc:	adrp	x2, 408000 <ferror@plt+0x6830>
  4022c0:	mov	x3, x0
  4022c4:	mov	w1, w19
  4022c8:	add	x2, x2, #0x7c0
  4022cc:	mov	w0, #0x0                   	// #0
  4022d0:	bl	4014c0 <error@plt>
  4022d4:	mov	w0, #0x0                   	// #0
  4022d8:	ldp	x19, x20, [sp, #16]
  4022dc:	ldp	x25, x26, [sp, #64]
  4022e0:	ldp	x27, x28, [sp, #80]
  4022e4:	ldp	x29, x30, [sp], #112
  4022e8:	ret
  4022ec:	mov	x0, x20
  4022f0:	str	w3, [sp, #104]
  4022f4:	bl	4017b0 <__uflow@plt>
  4022f8:	mov	w21, w0
  4022fc:	ldr	w3, [sp, #104]
  402300:	cmn	w0, #0x1
  402304:	b.ne	402210 <ferror@plt+0xa40>  // b.any
  402308:	mov	w5, w23
  40230c:	ldrb	w2, [x19, #41]
  402310:	ldrb	w1, [x22]
  402314:	mov	w0, #0x0                   	// #0
  402318:	mov	w23, #0x1                   	// #1
  40231c:	b	402124 <ferror@plt+0x954>
  402320:	ldp	x0, x1, [x20, #8]
  402324:	cmp	x0, x1
  402328:	b.cs	4023e8 <ferror@plt+0xc18>  // b.hs, b.nlast
  40232c:	add	x1, x0, #0x1
  402330:	str	x1, [x20, #8]
  402334:	ldrb	w0, [x0]
  402338:	mov	x1, x20
  40233c:	mov	w23, w26
  402340:	bl	4016d0 <ungetc@plt>
  402344:	b	402288 <ferror@plt+0xab8>
  402348:	mov	x0, x20
  40234c:	bl	407490 <ferror@plt+0x5cc0>
  402350:	mov	w1, w0
  402354:	mov	w0, #0x1                   	// #1
  402358:	cmn	w1, #0x1
  40235c:	b.eq	4022a0 <ferror@plt+0xad0>  // b.none
  402360:	ldp	x19, x20, [sp, #16]
  402364:	ldp	x25, x26, [sp, #64]
  402368:	ldp	x27, x28, [sp, #80]
  40236c:	ldp	x29, x30, [sp], #112
  402370:	ret
  402374:	bl	401640 <__overflow@plt>
  402378:	b	402170 <ferror@plt+0x9a0>
  40237c:	ldr	x0, [x26, #624]
  402380:	ldp	x2, x3, [x0, #40]
  402384:	cmp	x2, x3
  402388:	b.cs	402400 <ferror@plt+0xc30>  // b.hs, b.nlast
  40238c:	add	x3, x2, #0x1
  402390:	str	x3, [x0, #40]
  402394:	strb	w1, [x2]
  402398:	ldr	x0, [x27, #1096]
  40239c:	mov	x21, #0x0                   	// #0
  4023a0:	mov	w24, #0x0                   	// #0
  4023a4:	str	x0, [x19, #8]
  4023a8:	b	401d58 <ferror@plt+0x588>
  4023ac:	mov	x0, x20
  4023b0:	bl	4017b0 <__uflow@plt>
  4023b4:	cmn	w0, #0x1
  4023b8:	b.ne	4024b4 <ferror@plt+0xce4>  // b.any
  4023bc:	ldr	w0, [x20]
  4023c0:	b	401e34 <ferror@plt+0x664>
  4023c4:	ldr	x0, [x19, #56]
  4023c8:	bl	4016c0 <free@plt>
  4023cc:	ldr	w0, [x20]
  4023d0:	str	xzr, [x19, #56]
  4023d4:	tst	w0, #0x30
  4023d8:	b.eq	4024c0 <ferror@plt+0xcf0>  // b.none
  4023dc:	ldp	x21, x22, [sp, #32]
  4023e0:	ldp	x23, x24, [sp, #48]
  4023e4:	b	401e34 <ferror@plt+0x664>
  4023e8:	mov	x0, x20
  4023ec:	bl	4017b0 <__uflow@plt>
  4023f0:	cmn	w0, #0x1
  4023f4:	b.ne	402338 <ferror@plt+0xb68>  // b.any
  4023f8:	ldr	x1, [x19, #8]
  4023fc:	b	4021b0 <ferror@plt+0x9e0>
  402400:	bl	401640 <__overflow@plt>
  402404:	b	402398 <ferror@plt+0xbc8>
  402408:	and	w1, w23, #0xff
  40240c:	bl	401640 <__overflow@plt>
  402410:	b	401d58 <ferror@plt+0x588>
  402414:	mov	x3, x0
  402418:	mov	x1, #0x1                   	// #1
  40241c:	ldp	x2, x0, [x19, #24]
  402420:	bl	401490 <fwrite_unlocked@plt>
  402424:	ldr	x0, [x26, #624]
  402428:	b	401dc0 <ferror@plt+0x5f0>
  40242c:	mov	w1, w21
  402430:	mov	x0, x2
  402434:	mov	x28, #0x1                   	// #1
  402438:	bl	401640 <__overflow@plt>
  40243c:	ldrb	w21, [x22]
  402440:	b	401f18 <ferror@plt+0x748>
  402444:	bl	4017a0 <__errno_location@plt>
  402448:	mov	x3, x0
  40244c:	mov	x2, x25
  402450:	mov	w1, #0x3                   	// #3
  402454:	mov	w0, #0x0                   	// #0
  402458:	ldr	w19, [x3]
  40245c:	bl	405e18 <ferror@plt+0x4648>
  402460:	adrp	x2, 408000 <ferror@plt+0x6830>
  402464:	mov	x3, x0
  402468:	mov	w1, w19
  40246c:	mov	w0, #0x0                   	// #0
  402470:	add	x2, x2, #0x7c0
  402474:	bl	4014c0 <error@plt>
  402478:	mov	w0, #0x0                   	// #0
  40247c:	b	401e5c <ferror@plt+0x68c>
  402480:	bl	401640 <__overflow@plt>
  402484:	ldr	w0, [x20]
  402488:	ldp	x21, x22, [sp, #32]
  40248c:	ldp	x23, x24, [sp, #48]
  402490:	b	401e34 <ferror@plt+0x664>
  402494:	adrp	x3, 408000 <ferror@plt+0x6830>
  402498:	adrp	x1, 407000 <ferror@plt+0x5830>
  40249c:	adrp	x0, 407000 <ferror@plt+0x5830>
  4024a0:	add	x3, x3, #0x498
  4024a4:	add	x1, x1, #0xad8
  4024a8:	add	x0, x0, #0xae8
  4024ac:	mov	w2, #0x149                 	// #329
  4024b0:	bl	401790 <__assert_fail@plt>
  4024b4:	stp	x21, x22, [sp, #32]
  4024b8:	stp	x23, x24, [sp, #48]
  4024bc:	b	401ed8 <ferror@plt+0x708>
  4024c0:	bl	407428 <ferror@plt+0x5c58>
  4024c4:	nop
  4024c8:	stp	x29, x30, [sp, #-176]!
  4024cc:	mov	x29, sp
  4024d0:	stp	x19, x20, [sp, #16]
  4024d4:	mov	w20, w0
  4024d8:	stp	x21, x22, [sp, #32]
  4024dc:	str	x23, [sp, #48]
  4024e0:	cbz	w0, 402520 <ferror@plt+0xd50>
  4024e4:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	adrp	x1, 407000 <ferror@plt+0x5830>
  4024f0:	add	x1, x1, #0xb10
  4024f4:	ldr	x19, [x0, #600]
  4024f8:	mov	x0, #0x0                   	// #0
  4024fc:	bl	401750 <dcgettext@plt>
  402500:	mov	x2, x0
  402504:	adrp	x3, 41b000 <ferror@plt+0x19830>
  402508:	mov	x0, x19
  40250c:	mov	w1, #0x1                   	// #1
  402510:	ldr	x3, [x3, #768]
  402514:	bl	401680 <__fprintf_chk@plt>
  402518:	mov	w0, w20
  40251c:	bl	4014b0 <exit@plt>
  402520:	mov	w2, #0x5                   	// #5
  402524:	adrp	x1, 407000 <ferror@plt+0x5830>
  402528:	mov	x0, #0x0                   	// #0
  40252c:	add	x1, x1, #0xb38
  402530:	bl	401750 <dcgettext@plt>
  402534:	adrp	x19, 41b000 <ferror@plt+0x19830>
  402538:	adrp	x2, 41b000 <ferror@plt+0x19830>
  40253c:	mov	x1, x0
  402540:	mov	w0, #0x1                   	// #1
  402544:	adrp	x22, 407000 <ferror@plt+0x5830>
  402548:	ldr	x2, [x2, #768]
  40254c:	add	x21, sp, #0x40
  402550:	add	x22, x22, #0xaf8
  402554:	bl	4015a0 <__printf_chk@plt>
  402558:	mov	w2, #0x5                   	// #5
  40255c:	adrp	x1, 407000 <ferror@plt+0x5830>
  402560:	mov	x0, #0x0                   	// #0
  402564:	add	x1, x1, #0xb58
  402568:	bl	401750 <dcgettext@plt>
  40256c:	ldr	x1, [x19, #624]
  402570:	bl	401760 <fputs_unlocked@plt>
  402574:	mov	w2, #0x5                   	// #5
  402578:	adrp	x1, 407000 <ferror@plt+0x5830>
  40257c:	mov	x0, #0x0                   	// #0
  402580:	add	x1, x1, #0xba0
  402584:	bl	401750 <dcgettext@plt>
  402588:	ldr	x1, [x19, #624]
  40258c:	bl	401760 <fputs_unlocked@plt>
  402590:	mov	w2, #0x5                   	// #5
  402594:	adrp	x1, 407000 <ferror@plt+0x5830>
  402598:	mov	x0, #0x0                   	// #0
  40259c:	add	x1, x1, #0xbd8
  4025a0:	bl	401750 <dcgettext@plt>
  4025a4:	ldr	x1, [x19, #624]
  4025a8:	bl	401760 <fputs_unlocked@plt>
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	adrp	x1, 407000 <ferror@plt+0x5830>
  4025b4:	mov	x0, #0x0                   	// #0
  4025b8:	add	x1, x1, #0xc28
  4025bc:	bl	401750 <dcgettext@plt>
  4025c0:	ldr	x1, [x19, #624]
  4025c4:	bl	401760 <fputs_unlocked@plt>
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	adrp	x1, 407000 <ferror@plt+0x5830>
  4025d0:	mov	x0, #0x0                   	// #0
  4025d4:	add	x1, x1, #0xce0
  4025d8:	bl	401750 <dcgettext@plt>
  4025dc:	ldr	x1, [x19, #624]
  4025e0:	bl	401760 <fputs_unlocked@plt>
  4025e4:	mov	w2, #0x5                   	// #5
  4025e8:	adrp	x1, 407000 <ferror@plt+0x5830>
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	add	x1, x1, #0xdd0
  4025f4:	bl	401750 <dcgettext@plt>
  4025f8:	ldr	x1, [x19, #624]
  4025fc:	bl	401760 <fputs_unlocked@plt>
  402600:	mov	w2, #0x5                   	// #5
  402604:	adrp	x1, 407000 <ferror@plt+0x5830>
  402608:	mov	x0, #0x0                   	// #0
  40260c:	add	x1, x1, #0xe48
  402610:	bl	401750 <dcgettext@plt>
  402614:	ldr	x1, [x19, #624]
  402618:	bl	401760 <fputs_unlocked@plt>
  40261c:	mov	w2, #0x5                   	// #5
  402620:	adrp	x1, 407000 <ferror@plt+0x5830>
  402624:	mov	x0, #0x0                   	// #0
  402628:	add	x1, x1, #0xf20
  40262c:	bl	401750 <dcgettext@plt>
  402630:	ldr	x1, [x19, #624]
  402634:	bl	401760 <fputs_unlocked@plt>
  402638:	mov	w2, #0x5                   	// #5
  40263c:	adrp	x1, 407000 <ferror@plt+0x5830>
  402640:	mov	x0, #0x0                   	// #0
  402644:	add	x1, x1, #0xf60
  402648:	bl	401750 <dcgettext@plt>
  40264c:	ldr	x1, [x19, #624]
  402650:	bl	401760 <fputs_unlocked@plt>
  402654:	mov	w2, #0x5                   	// #5
  402658:	adrp	x1, 407000 <ferror@plt+0x5830>
  40265c:	mov	x0, #0x0                   	// #0
  402660:	add	x1, x1, #0xf90
  402664:	bl	401750 <dcgettext@plt>
  402668:	ldr	x1, [x19, #624]
  40266c:	bl	401760 <fputs_unlocked@plt>
  402670:	mov	w2, #0x5                   	// #5
  402674:	adrp	x1, 407000 <ferror@plt+0x5830>
  402678:	mov	x0, #0x0                   	// #0
  40267c:	add	x1, x1, #0xfc8
  402680:	bl	401750 <dcgettext@plt>
  402684:	ldr	x1, [x19, #624]
  402688:	bl	401760 <fputs_unlocked@plt>
  40268c:	mov	w2, #0x5                   	// #5
  402690:	adrp	x1, 408000 <ferror@plt+0x6830>
  402694:	mov	x0, #0x0                   	// #0
  402698:	add	x1, x1, #0x98
  40269c:	bl	401750 <dcgettext@plt>
  4026a0:	ldr	x1, [x19, #624]
  4026a4:	bl	401760 <fputs_unlocked@plt>
  4026a8:	adrp	x2, 408000 <ferror@plt+0x6830>
  4026ac:	add	x2, x2, #0x498
  4026b0:	add	x0, x2, #0x10
  4026b4:	ldp	x4, x5, [x2, #32]
  4026b8:	stp	x4, x5, [sp, #80]
  4026bc:	ldp	x1, x2, [x2, #16]
  4026c0:	stp	x1, x2, [sp, #64]
  4026c4:	ldp	x2, x3, [x0, #32]
  4026c8:	stp	x2, x3, [sp, #96]
  4026cc:	ldp	x2, x3, [x0, #48]
  4026d0:	stp	x2, x3, [sp, #112]
  4026d4:	ldp	x2, x3, [x0, #64]
  4026d8:	stp	x2, x3, [sp, #128]
  4026dc:	ldp	x2, x3, [x0, #80]
  4026e0:	stp	x2, x3, [sp, #144]
  4026e4:	ldp	x2, x3, [x0, #96]
  4026e8:	stp	x2, x3, [sp, #160]
  4026ec:	cbnz	x1, 4027c0 <ferror@plt+0xff0>
  4026f0:	ldr	x23, [x21, #8]
  4026f4:	adrp	x1, 408000 <ferror@plt+0x6830>
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	add	x1, x1, #0x1a0
  402700:	mov	x0, #0x0                   	// #0
  402704:	cbz	x23, 4027d0 <ferror@plt+0x1000>
  402708:	bl	401750 <dcgettext@plt>
  40270c:	adrp	x21, 408000 <ferror@plt+0x6830>
  402710:	add	x21, x21, #0x1b8
  402714:	adrp	x2, 408000 <ferror@plt+0x6830>
  402718:	mov	x3, x21
  40271c:	add	x2, x2, #0x1e0
  402720:	mov	x1, x0
  402724:	mov	w0, #0x1                   	// #1
  402728:	bl	4015a0 <__printf_chk@plt>
  40272c:	mov	x1, #0x0                   	// #0
  402730:	mov	w0, #0x5                   	// #5
  402734:	bl	4017c0 <setlocale@plt>
  402738:	cbz	x0, 402750 <ferror@plt+0xf80>
  40273c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402740:	mov	x2, #0x3                   	// #3
  402744:	add	x1, x1, #0x1f0
  402748:	bl	401560 <strncmp@plt>
  40274c:	cbnz	w0, 40286c <ferror@plt+0x109c>
  402750:	mov	w2, #0x5                   	// #5
  402754:	adrp	x1, 408000 <ferror@plt+0x6830>
  402758:	mov	x0, #0x0                   	// #0
  40275c:	add	x1, x1, #0x240
  402760:	bl	401750 <dcgettext@plt>
  402764:	mov	x1, x0
  402768:	mov	x3, x22
  40276c:	mov	x2, x21
  402770:	mov	w0, #0x1                   	// #1
  402774:	bl	4015a0 <__printf_chk@plt>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0x260
  402788:	bl	401750 <dcgettext@plt>
  40278c:	mov	x1, x0
  402790:	cmp	x23, x22
  402794:	adrp	x2, 408000 <ferror@plt+0x6830>
  402798:	adrp	x3, 407000 <ferror@plt+0x5830>
  40279c:	add	x2, x2, #0xfc0
  4027a0:	add	x3, x3, #0xb00
  4027a4:	csel	x3, x3, x2, eq  // eq = none
  4027a8:	mov	x2, x23
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	bl	4015a0 <__printf_chk@plt>
  4027b4:	b	402518 <ferror@plt+0xd48>
  4027b8:	ldr	x1, [x21, #16]!
  4027bc:	cbz	x1, 4026f0 <ferror@plt+0xf20>
  4027c0:	mov	x0, x22
  4027c4:	bl	401690 <strcmp@plt>
  4027c8:	cbnz	w0, 4027b8 <ferror@plt+0xfe8>
  4027cc:	b	4026f0 <ferror@plt+0xf20>
  4027d0:	bl	401750 <dcgettext@plt>
  4027d4:	adrp	x21, 408000 <ferror@plt+0x6830>
  4027d8:	add	x21, x21, #0x1b8
  4027dc:	adrp	x2, 408000 <ferror@plt+0x6830>
  4027e0:	mov	x3, x21
  4027e4:	add	x2, x2, #0x1e0
  4027e8:	mov	x1, x0
  4027ec:	mov	w0, #0x1                   	// #1
  4027f0:	bl	4015a0 <__printf_chk@plt>
  4027f4:	mov	x1, #0x0                   	// #0
  4027f8:	mov	w0, #0x5                   	// #5
  4027fc:	bl	4017c0 <setlocale@plt>
  402800:	cbz	x0, 402818 <ferror@plt+0x1048>
  402804:	adrp	x1, 408000 <ferror@plt+0x6830>
  402808:	mov	x2, #0x3                   	// #3
  40280c:	add	x1, x1, #0x1f0
  402810:	bl	401560 <strncmp@plt>
  402814:	cbnz	w0, 402868 <ferror@plt+0x1098>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402820:	mov	x0, #0x0                   	// #0
  402824:	add	x1, x1, #0x240
  402828:	bl	401750 <dcgettext@plt>
  40282c:	mov	x1, x0
  402830:	mov	x3, x22
  402834:	mov	x2, x21
  402838:	mov	w0, #0x1                   	// #1
  40283c:	bl	4015a0 <__printf_chk@plt>
  402840:	adrp	x1, 408000 <ferror@plt+0x6830>
  402844:	mov	w2, #0x5                   	// #5
  402848:	add	x1, x1, #0x260
  40284c:	mov	x0, #0x0                   	// #0
  402850:	bl	401750 <dcgettext@plt>
  402854:	mov	x23, x22
  402858:	adrp	x3, 407000 <ferror@plt+0x5830>
  40285c:	mov	x1, x0
  402860:	add	x3, x3, #0xb00
  402864:	b	4027a8 <ferror@plt+0xfd8>
  402868:	mov	x23, x22
  40286c:	mov	w2, #0x5                   	// #5
  402870:	adrp	x1, 408000 <ferror@plt+0x6830>
  402874:	mov	x0, #0x0                   	// #0
  402878:	add	x1, x1, #0x1f8
  40287c:	bl	401750 <dcgettext@plt>
  402880:	ldr	x1, [x19, #624]
  402884:	bl	401760 <fputs_unlocked@plt>
  402888:	b	402750 <ferror@plt+0xf80>
  40288c:	nop
  402890:	ldr	x2, [x0]
  402894:	mov	w3, #0xffffffff            	// #-1
  402898:	ldr	x1, [x1]
  40289c:	cmp	w2, w1
  4028a0:	cset	w0, gt
  4028a4:	csel	w0, w0, w3, ge  // ge = tcont
  4028a8:	ret
  4028ac:	nop
  4028b0:	stp	x29, x30, [sp, #-48]!
  4028b4:	adrp	x4, 41b000 <ferror@plt+0x19830>
  4028b8:	mov	x29, sp
  4028bc:	stp	x21, x22, [sp, #32]
  4028c0:	adrp	x21, 41b000 <ferror@plt+0x19830>
  4028c4:	adrp	x22, 41b000 <ferror@plt+0x19830>
  4028c8:	ldr	x2, [x21, #1104]
  4028cc:	stp	x19, x20, [sp, #16]
  4028d0:	mov	x20, x0
  4028d4:	ldr	x3, [x4, #736]
  4028d8:	mov	x19, x1
  4028dc:	ldr	x0, [x22, #1096]
  4028e0:	cmp	x2, x3
  4028e4:	b.eq	402910 <ferror@plt+0x1140>  // b.none
  4028e8:	lsl	x1, x2, #4
  4028ec:	add	x2, x2, #0x1
  4028f0:	add	x3, x0, x1
  4028f4:	str	x20, [x0, x1]
  4028f8:	str	x2, [x21, #1104]
  4028fc:	ldp	x21, x22, [sp, #32]
  402900:	str	x19, [x3, #8]
  402904:	ldp	x19, x20, [sp, #16]
  402908:	ldp	x29, x30, [sp], #48
  40290c:	ret
  402910:	cbz	x0, 402944 <ferror@plt+0x1174>
  402914:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  402918:	movk	x1, #0x555, lsl #48
  40291c:	cmp	x3, x1
  402920:	b.cs	40295c <ferror@plt+0x118c>  // b.hs, b.nlast
  402924:	add	x1, x3, #0x1
  402928:	add	x3, x1, x3, lsr #1
  40292c:	lsl	x1, x3, #4
  402930:	str	x3, [x4, #736]
  402934:	bl	407290 <ferror@plt+0x5ac0>
  402938:	ldr	x2, [x21, #1104]
  40293c:	str	x0, [x22, #1096]
  402940:	b	4028e8 <ferror@plt+0x1118>
  402944:	cbz	x3, 402960 <ferror@plt+0x1190>
  402948:	cmp	xzr, x3, lsr #60
  40294c:	lsl	x1, x3, #4
  402950:	cset	x2, ne  // ne = any
  402954:	tbnz	x3, #59, 40295c <ferror@plt+0x118c>
  402958:	cbz	x2, 402930 <ferror@plt+0x1160>
  40295c:	bl	407428 <ferror@plt+0x5c58>
  402960:	mov	x1, #0x80                  	// #128
  402964:	mov	x3, #0x8                   	// #8
  402968:	b	402930 <ferror@plt+0x1160>
  40296c:	nop
  402970:	stp	x29, x30, [sp, #-112]!
  402974:	mov	x29, sp
  402978:	stp	x19, x20, [sp, #16]
  40297c:	mov	x20, x0
  402980:	stp	x21, x22, [sp, #32]
  402984:	stp	x23, x24, [sp, #48]
  402988:	stp	x25, x26, [sp, #64]
  40298c:	and	w25, w1, #0x1
  402990:	stp	x27, x28, [sp, #80]
  402994:	str	w1, [sp, #96]
  402998:	tbz	w1, #0, 4029a8 <ferror@plt+0x11d8>
  40299c:	ldrb	w0, [x20]
  4029a0:	cmp	w0, #0x2d
  4029a4:	b.eq	402c30 <ferror@plt+0x1460>  // b.none
  4029a8:	mov	x22, #0x0                   	// #0
  4029ac:	mov	w28, #0x0                   	// #0
  4029b0:	ldrb	w19, [x20]
  4029b4:	adrp	x24, 41b000 <ferror@plt+0x19830>
  4029b8:	mov	w26, w28
  4029bc:	add	x24, x24, #0x2e0
  4029c0:	cmp	w19, #0x2d
  4029c4:	mov	w27, #0x0                   	// #0
  4029c8:	mov	w21, #0x0                   	// #0
  4029cc:	mov	x23, #0x1                   	// #1
  4029d0:	b.eq	402a50 <ferror@plt+0x1280>  // b.none
  4029d4:	nop
  4029d8:	cmp	w19, #0x2c
  4029dc:	b.eq	402a00 <ferror@plt+0x1230>  // b.none
  4029e0:	bl	4016a0 <__ctype_b_loc@plt>
  4029e4:	ldr	x0, [x0]
  4029e8:	ubfiz	x2, x19, #1, #8
  4029ec:	cmp	w19, #0x0
  4029f0:	ldrb	w0, [x0, x2]
  4029f4:	and	w0, w0, #0x1
  4029f8:	csinc	w0, w0, wzr, ne  // ne = any
  4029fc:	cbz	w0, 402a7c <ferror@plt+0x12ac>
  402a00:	cbz	w26, 402ad8 <ferror@plt+0x1308>
  402a04:	cmp	w28, #0x0
  402a08:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  402a0c:	b.ne	402bf0 <ferror@plt+0x1420>  // b.any
  402a10:	cbz	w25, 402e18 <ferror@plt+0x1648>
  402a14:	mov	x23, #0x1                   	// #1
  402a18:	mov	x0, x23
  402a1c:	mov	x1, #0xffffffffffffffff    	// #-1
  402a20:	bl	4028b0 <ferror@plt+0x10e0>
  402a24:	ldrb	w0, [x20]
  402a28:	cbz	w0, 402af0 <ferror@plt+0x1320>
  402a2c:	add	x20, x20, #0x1
  402a30:	mov	x22, #0x0                   	// #0
  402a34:	mov	w27, #0x0                   	// #0
  402a38:	mov	w26, #0x0                   	// #0
  402a3c:	mov	w21, #0x0                   	// #0
  402a40:	mov	w28, #0x0                   	// #0
  402a44:	ldrb	w19, [x20]
  402a48:	cmp	w19, #0x2d
  402a4c:	b.ne	4029d8 <ferror@plt+0x1208>  // b.any
  402a50:	cbnz	w26, 402d2c <ferror@plt+0x155c>
  402a54:	cmp	x22, #0x0
  402a58:	cset	w27, eq  // eq = none
  402a5c:	ands	w27, w28, w27
  402a60:	b.ne	402cf8 <ferror@plt+0x1528>  // b.any
  402a64:	cbz	w28, 402c0c <ferror@plt+0x143c>
  402a68:	mov	x23, x22
  402a6c:	mov	w26, w28
  402a70:	add	x20, x20, #0x1
  402a74:	mov	x22, #0x0                   	// #0
  402a78:	b	402a44 <ferror@plt+0x1274>
  402a7c:	sub	w19, w19, #0x30
  402a80:	cmp	w19, #0x9
  402a84:	b.hi	402e44 <ferror@plt+0x1674>  // b.pmore
  402a88:	cbz	w27, 402c24 <ferror@plt+0x1454>
  402a8c:	ldr	x2, [x24, #8]
  402a90:	cbz	x2, 402c24 <ferror@plt+0x1454>
  402a94:	cmp	w26, #0x0
  402a98:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
  402a9c:	csel	w21, w26, w21, ne  // ne = any
  402aa0:	mov	w27, #0x1                   	// #1
  402aa4:	movk	x0, #0x1999, lsl #48
  402aa8:	csel	w28, w28, w27, ne  // ne = any
  402aac:	cmp	x22, x0
  402ab0:	b.hi	402d6c <ferror@plt+0x159c>  // b.pmore
  402ab4:	add	x0, x22, x22, lsl #2
  402ab8:	sxtw	x19, w19
  402abc:	add	x19, x19, x0, lsl #1
  402ac0:	cmp	x19, x22
  402ac4:	ccmn	x19, #0x1, #0x4, cs  // cs = hs, nlast
  402ac8:	b.eq	402d6c <ferror@plt+0x159c>  // b.none
  402acc:	mov	x22, x19
  402ad0:	add	x20, x20, #0x1
  402ad4:	b	402a44 <ferror@plt+0x1274>
  402ad8:	cbz	x22, 402cf8 <ferror@plt+0x1528>
  402adc:	mov	x0, x22
  402ae0:	mov	x1, x22
  402ae4:	bl	4028b0 <ferror@plt+0x10e0>
  402ae8:	ldrb	w0, [x20]
  402aec:	cbnz	w0, 402a2c <ferror@plt+0x125c>
  402af0:	adrp	x26, 41b000 <ferror@plt+0x19830>
  402af4:	ldr	x1, [x26, #1104]
  402af8:	cbz	x1, 402e88 <ferror@plt+0x16b8>
  402afc:	adrp	x23, 41b000 <ferror@plt+0x19830>
  402b00:	mov	x2, #0x10                  	// #16
  402b04:	adrp	x3, 402000 <ferror@plt+0x830>
  402b08:	add	x3, x3, #0x890
  402b0c:	ldr	x0, [x23, #1096]
  402b10:	bl	4014e0 <qsort@plt>
  402b14:	ldr	x2, [x26, #1104]
  402b18:	cbz	x2, 402ba0 <ferror@plt+0x13d0>
  402b1c:	ldr	x1, [x23, #1096]
  402b20:	mov	x20, #0xfffffffffffffffe    	// #-2
  402b24:	mov	x19, #0x0                   	// #0
  402b28:	add	x19, x19, #0x1
  402b2c:	cmp	x19, x2
  402b30:	b.cs	402ba0 <ferror@plt+0x13d0>  // b.hs, b.nlast
  402b34:	lsl	x25, x19, #4
  402b38:	sub	x22, x25, #0x10
  402b3c:	add	x24, x25, #0x10
  402b40:	b	402b7c <ferror@plt+0x13ac>
  402b44:	ldr	x3, [x0, #8]
  402b48:	add	x2, x2, x20
  402b4c:	add	x1, x1, x24
  402b50:	cmp	x3, x4
  402b54:	lsl	x2, x2, #4
  402b58:	csel	x3, x3, x4, cs  // cs = hs, nlast
  402b5c:	str	x3, [x5, #8]
  402b60:	bl	401470 <memmove@plt>
  402b64:	ldr	x2, [x26, #1104]
  402b68:	sub	x2, x2, #0x1
  402b6c:	str	x2, [x26, #1104]
  402b70:	cmp	x2, x19
  402b74:	b.ls	402ba0 <ferror@plt+0x13d0>  // b.plast
  402b78:	ldr	x1, [x23, #1096]
  402b7c:	add	x5, x1, x22
  402b80:	ldr	x3, [x1, x25]
  402b84:	add	x0, x1, x25
  402b88:	ldr	x4, [x5, #8]
  402b8c:	cmp	x3, x4
  402b90:	b.ls	402b44 <ferror@plt+0x1374>  // b.plast
  402b94:	sub	x20, x20, #0x1
  402b98:	cmp	x19, x2
  402b9c:	b.cc	402b28 <ferror@plt+0x1358>  // b.lo, b.ul, b.last
  402ba0:	ldr	x0, [sp, #96]
  402ba4:	ldr	x20, [x23, #1096]
  402ba8:	tbnz	w0, #1, 402c48 <ferror@plt+0x1478>
  402bac:	add	x1, x2, #0x1
  402bb0:	mov	x0, x20
  402bb4:	str	x1, [x26, #1104]
  402bb8:	lsl	x1, x1, #4
  402bbc:	bl	407290 <ferror@plt+0x5ac0>
  402bc0:	ldr	x1, [x26, #1104]
  402bc4:	str	x0, [x23, #1096]
  402bc8:	mvni	v0.4s, #0x0
  402bcc:	ldp	x19, x20, [sp, #16]
  402bd0:	add	x0, x0, x1, lsl #4
  402bd4:	ldp	x21, x22, [sp, #32]
  402bd8:	ldp	x23, x24, [sp, #48]
  402bdc:	ldp	x25, x26, [sp, #64]
  402be0:	ldp	x27, x28, [sp, #80]
  402be4:	stur	q0, [x0, #-16]
  402be8:	ldp	x29, x30, [sp], #112
  402bec:	ret
  402bf0:	cbz	w21, 402a18 <ferror@plt+0x1248>
  402bf4:	cmp	x23, x22
  402bf8:	b.hi	402d50 <ferror@plt+0x1580>  // b.pmore
  402bfc:	mov	x1, x22
  402c00:	mov	x0, x23
  402c04:	bl	4028b0 <ferror@plt+0x10e0>
  402c08:	b	402a24 <ferror@plt+0x1254>
  402c0c:	mov	w27, w28
  402c10:	add	x20, x20, #0x1
  402c14:	mov	x22, #0x0                   	// #0
  402c18:	mov	w26, #0x1                   	// #1
  402c1c:	mov	x23, #0x1                   	// #1
  402c20:	b	402a44 <ferror@plt+0x1274>
  402c24:	mov	x2, x20
  402c28:	str	x20, [x24, #8]
  402c2c:	b	402a94 <ferror@plt+0x12c4>
  402c30:	ldrb	w0, [x20, #1]
  402c34:	cbnz	w0, 4029a8 <ferror@plt+0x11d8>
  402c38:	mov	x22, #0x1                   	// #1
  402c3c:	add	x20, x20, #0x1
  402c40:	mov	w28, w22
  402c44:	b	4029b0 <ferror@plt+0x11e0>
  402c48:	adrp	x0, 41b000 <ferror@plt+0x19830>
  402c4c:	str	xzr, [x23, #1096]
  402c50:	ldr	x1, [x20]
  402c54:	str	xzr, [x26, #1104]
  402c58:	str	xzr, [x0, #736]
  402c5c:	cmp	x1, #0x1
  402c60:	b.hi	402ce0 <ferror@plt+0x1510>  // b.pmore
  402c64:	lsl	x22, x2, #4
  402c68:	cmp	x2, #0x1
  402c6c:	add	x21, x20, x22
  402c70:	add	x19, x20, #0x10
  402c74:	b.ls	402c9c <ferror@plt+0x14cc>  // b.plast
  402c78:	ldp	x0, x1, [x19, #-8]
  402c7c:	add	x0, x0, #0x1
  402c80:	cmp	x0, x1
  402c84:	b.eq	402c90 <ferror@plt+0x14c0>  // b.none
  402c88:	sub	x1, x1, #0x1
  402c8c:	bl	4028b0 <ferror@plt+0x10e0>
  402c90:	add	x19, x19, #0x10
  402c94:	cmp	x19, x21
  402c98:	b.ne	402c78 <ferror@plt+0x14a8>  // b.any
  402c9c:	add	x22, x20, x22
  402ca0:	ldur	x0, [x22, #-8]
  402ca4:	cmn	x0, #0x1
  402ca8:	b.ne	402cc0 <ferror@plt+0x14f0>  // b.any
  402cac:	mov	x0, x20
  402cb0:	bl	4016c0 <free@plt>
  402cb4:	ldr	x2, [x26, #1104]
  402cb8:	ldr	x20, [x23, #1096]
  402cbc:	b	402bac <ferror@plt+0x13dc>
  402cc0:	mov	x1, #0xffffffffffffffff    	// #-1
  402cc4:	add	x0, x0, #0x1
  402cc8:	bl	4028b0 <ferror@plt+0x10e0>
  402ccc:	mov	x0, x20
  402cd0:	bl	4016c0 <free@plt>
  402cd4:	ldr	x2, [x26, #1104]
  402cd8:	ldr	x20, [x23, #1096]
  402cdc:	b	402bac <ferror@plt+0x13dc>
  402ce0:	sub	x1, x1, #0x1
  402ce4:	mov	x0, #0x1                   	// #1
  402ce8:	str	x2, [sp, #96]
  402cec:	bl	4028b0 <ferror@plt+0x10e0>
  402cf0:	ldr	x2, [sp, #96]
  402cf4:	b	402c64 <ferror@plt+0x1494>
  402cf8:	ldr	x0, [sp, #96]
  402cfc:	tbz	w0, #2, 402de0 <ferror@plt+0x1610>
  402d00:	mov	w2, #0x5                   	// #5
  402d04:	adrp	x1, 408000 <ferror@plt+0x6830>
  402d08:	mov	x0, #0x0                   	// #0
  402d0c:	add	x1, x1, #0x6b0
  402d10:	bl	401750 <dcgettext@plt>
  402d14:	mov	x2, x0
  402d18:	mov	w1, #0x0                   	// #0
  402d1c:	mov	w0, #0x0                   	// #0
  402d20:	bl	4014c0 <error@plt>
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	4024c8 <ferror@plt+0xcf8>
  402d2c:	ldr	x0, [sp, #96]
  402d30:	tbz	w0, #2, 402e28 <ferror@plt+0x1658>
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	adrp	x1, 408000 <ferror@plt+0x6830>
  402d3c:	mov	x0, #0x0                   	// #0
  402d40:	add	x1, x1, #0x678
  402d44:	bl	401750 <dcgettext@plt>
  402d48:	mov	x2, x0
  402d4c:	b	402d18 <ferror@plt+0x1548>
  402d50:	adrp	x1, 408000 <ferror@plt+0x6830>
  402d54:	add	x1, x1, #0x728
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, #0x0                   	// #0
  402d60:	bl	401750 <dcgettext@plt>
  402d64:	mov	x2, x0
  402d68:	b	402d18 <ferror@plt+0x1548>
  402d6c:	mov	x0, x2
  402d70:	adrp	x1, 408000 <ferror@plt+0x6830>
  402d74:	add	x1, x1, #0x748
  402d78:	str	x2, [sp, #104]
  402d7c:	bl	401700 <strspn@plt>
  402d80:	mov	x1, x0
  402d84:	ldr	x2, [sp, #104]
  402d88:	mov	x0, x2
  402d8c:	bl	407470 <ferror@plt+0x5ca0>
  402d90:	mov	x20, x0
  402d94:	ldr	x0, [sp, #96]
  402d98:	tbz	w0, #2, 402dfc <ferror@plt+0x162c>
  402d9c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402da0:	mov	w2, #0x5                   	// #5
  402da4:	add	x1, x1, #0x758
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	bl	401750 <dcgettext@plt>
  402db0:	mov	x19, x0
  402db4:	mov	x0, x20
  402db8:	bl	406720 <ferror@plt+0x4f50>
  402dbc:	mov	x2, x19
  402dc0:	mov	x3, x0
  402dc4:	mov	w1, #0x0                   	// #0
  402dc8:	mov	w0, #0x0                   	// #0
  402dcc:	bl	4014c0 <error@plt>
  402dd0:	mov	x0, x20
  402dd4:	bl	4016c0 <free@plt>
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	bl	4024c8 <ferror@plt+0xcf8>
  402de0:	mov	w2, #0x5                   	// #5
  402de4:	adrp	x1, 408000 <ferror@plt+0x6830>
  402de8:	mov	x0, #0x0                   	// #0
  402dec:	add	x1, x1, #0x6e0
  402df0:	bl	401750 <dcgettext@plt>
  402df4:	mov	x2, x0
  402df8:	b	402d18 <ferror@plt+0x1548>
  402dfc:	adrp	x1, 408000 <ferror@plt+0x6830>
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	add	x1, x1, #0x780
  402e08:	mov	x0, #0x0                   	// #0
  402e0c:	bl	401750 <dcgettext@plt>
  402e10:	mov	x19, x0
  402e14:	b	402db4 <ferror@plt+0x15e4>
  402e18:	adrp	x1, 408000 <ferror@plt+0x6830>
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	add	x1, x1, #0x700
  402e24:	b	402d5c <ferror@plt+0x158c>
  402e28:	mov	w2, #0x5                   	// #5
  402e2c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402e30:	mov	x0, #0x0                   	// #0
  402e34:	add	x1, x1, #0x698
  402e38:	bl	401750 <dcgettext@plt>
  402e3c:	mov	x2, x0
  402e40:	b	402d18 <ferror@plt+0x1548>
  402e44:	ldr	x0, [sp, #96]
  402e48:	tbz	w0, #2, 402eac <ferror@plt+0x16dc>
  402e4c:	adrp	x1, 408000 <ferror@plt+0x6830>
  402e50:	mov	w2, #0x5                   	// #5
  402e54:	add	x1, x1, #0x7a0
  402e58:	mov	x0, #0x0                   	// #0
  402e5c:	bl	401750 <dcgettext@plt>
  402e60:	mov	x19, x0
  402e64:	mov	x0, x20
  402e68:	bl	406720 <ferror@plt+0x4f50>
  402e6c:	mov	x2, x19
  402e70:	mov	x3, x0
  402e74:	mov	w1, #0x0                   	// #0
  402e78:	mov	w0, #0x0                   	// #0
  402e7c:	bl	4014c0 <error@plt>
  402e80:	mov	w0, #0x1                   	// #1
  402e84:	bl	4024c8 <ferror@plt+0xcf8>
  402e88:	ldr	x0, [sp, #96]
  402e8c:	tbz	w0, #2, 402ec8 <ferror@plt+0x16f8>
  402e90:	mov	w2, #0x5                   	// #5
  402e94:	adrp	x1, 408000 <ferror@plt+0x6830>
  402e98:	mov	x0, #0x0                   	// #0
  402e9c:	add	x1, x1, #0x7e0
  402ea0:	bl	401750 <dcgettext@plt>
  402ea4:	mov	x2, x0
  402ea8:	b	402d18 <ferror@plt+0x1548>
  402eac:	adrp	x1, 408000 <ferror@plt+0x6830>
  402eb0:	mov	w2, #0x5                   	// #5
  402eb4:	add	x1, x1, #0x7c8
  402eb8:	mov	x0, #0x0                   	// #0
  402ebc:	bl	401750 <dcgettext@plt>
  402ec0:	mov	x19, x0
  402ec4:	b	402e64 <ferror@plt+0x1694>
  402ec8:	adrp	x1, 408000 <ferror@plt+0x6830>
  402ecc:	mov	w2, #0x5                   	// #5
  402ed0:	add	x1, x1, #0x810
  402ed4:	b	402d5c <ferror@plt+0x158c>
  402ed8:	stp	x29, x30, [sp, #-32]!
  402edc:	adrp	x2, 41b000 <ferror@plt+0x19830>
  402ee0:	adrp	x1, 41b000 <ferror@plt+0x19830>
  402ee4:	mov	x29, sp
  402ee8:	str	x19, [sp, #16]
  402eec:	adrp	x19, 41b000 <ferror@plt+0x19830>
  402ef0:	str	xzr, [x2, #1104]
  402ef4:	ldr	x0, [x19, #1096]
  402ef8:	str	xzr, [x1, #736]
  402efc:	bl	4016c0 <free@plt>
  402f00:	str	xzr, [x19, #1096]
  402f04:	ldr	x19, [sp, #16]
  402f08:	ldp	x29, x30, [sp], #32
  402f0c:	ret
  402f10:	adrp	x1, 41b000 <ferror@plt+0x19830>
  402f14:	str	x0, [x1, #752]
  402f18:	ret
  402f1c:	nop
  402f20:	adrp	x1, 41b000 <ferror@plt+0x19830>
  402f24:	strb	w0, [x1, #760]
  402f28:	ret
  402f2c:	nop
  402f30:	stp	x29, x30, [sp, #-48]!
  402f34:	adrp	x0, 41b000 <ferror@plt+0x19830>
  402f38:	mov	x29, sp
  402f3c:	ldr	x0, [x0, #624]
  402f40:	bl	4076b0 <ferror@plt+0x5ee0>
  402f44:	cbz	w0, 402f7c <ferror@plt+0x17ac>
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	adrp	x20, 41b000 <ferror@plt+0x19830>
  402f50:	add	x0, x20, #0x2f0
  402f54:	str	x21, [sp, #32]
  402f58:	ldrb	w21, [x0, #8]
  402f5c:	bl	4017a0 <__errno_location@plt>
  402f60:	mov	x19, x0
  402f64:	cbz	w21, 402f94 <ferror@plt+0x17c4>
  402f68:	ldr	w0, [x0]
  402f6c:	cmp	w0, #0x20
  402f70:	b.ne	402f94 <ferror@plt+0x17c4>  // b.any
  402f74:	ldp	x19, x20, [sp, #16]
  402f78:	ldr	x21, [sp, #32]
  402f7c:	adrp	x0, 41b000 <ferror@plt+0x19830>
  402f80:	ldr	x0, [x0, #600]
  402f84:	bl	4076b0 <ferror@plt+0x5ee0>
  402f88:	cbnz	w0, 402fe8 <ferror@plt+0x1818>
  402f8c:	ldp	x29, x30, [sp], #48
  402f90:	ret
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	adrp	x1, 408000 <ferror@plt+0x6830>
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	add	x1, x1, #0x830
  402fa4:	bl	401750 <dcgettext@plt>
  402fa8:	ldr	x2, [x20, #752]
  402fac:	mov	x20, x0
  402fb0:	cbz	x2, 402ff4 <ferror@plt+0x1824>
  402fb4:	ldr	w19, [x19]
  402fb8:	mov	x0, x2
  402fbc:	bl	405af8 <ferror@plt+0x4328>
  402fc0:	mov	x3, x0
  402fc4:	adrp	x2, 408000 <ferror@plt+0x6830>
  402fc8:	mov	w1, w19
  402fcc:	mov	x4, x20
  402fd0:	add	x2, x2, #0x840
  402fd4:	mov	w0, #0x0                   	// #0
  402fd8:	bl	4014c0 <error@plt>
  402fdc:	adrp	x0, 41b000 <ferror@plt+0x19830>
  402fe0:	ldr	w0, [x0, #488]
  402fe4:	bl	401480 <_exit@plt>
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	str	x21, [sp, #32]
  402ff0:	b	402fdc <ferror@plt+0x180c>
  402ff4:	ldr	w1, [x19]
  402ff8:	mov	x3, x0
  402ffc:	adrp	x2, 408000 <ferror@plt+0x6830>
  403000:	mov	w0, #0x0                   	// #0
  403004:	add	x2, x2, #0x7c0
  403008:	bl	4014c0 <error@plt>
  40300c:	b	402fdc <ferror@plt+0x180c>
  403010:	b	401620 <posix_fadvise@plt>
  403014:	nop
  403018:	cbz	x0, 403048 <ferror@plt+0x1878>
  40301c:	stp	x29, x30, [sp, #-32]!
  403020:	mov	x29, sp
  403024:	str	x19, [sp, #16]
  403028:	mov	w19, w1
  40302c:	bl	401510 <fileno@plt>
  403030:	mov	w3, w19
  403034:	mov	x2, #0x0                   	// #0
  403038:	ldr	x19, [sp, #16]
  40303c:	mov	x1, #0x0                   	// #0
  403040:	ldp	x29, x30, [sp], #32
  403044:	b	401620 <posix_fadvise@plt>
  403048:	ret
  40304c:	nop
  403050:	stp	x29, x30, [sp, #-160]!
  403054:	mov	x29, sp
  403058:	stp	x27, x28, [sp, #80]
  40305c:	ldr	x27, [x0]
  403060:	stp	x21, x22, [sp, #32]
  403064:	mov	x22, x6
  403068:	stp	x23, x24, [sp, #48]
  40306c:	mov	x24, x3
  403070:	stp	x25, x26, [sp, #64]
  403074:	mov	w25, w4
  403078:	str	w5, [sp, #108]
  40307c:	stp	x2, x0, [sp, #120]
  403080:	str	x1, [sp, #136]
  403084:	ldr	x21, [x1]
  403088:	cbz	x27, 4032e8 <ferror@plt+0x1b18>
  40308c:	ldr	x0, [sp, #120]
  403090:	cmp	x21, x0
  403094:	b.cc	4032c0 <ferror@plt+0x1af0>  // b.lo, b.ul, b.last
  403098:	stp	x19, x20, [sp, #16]
  40309c:	subs	x19, x21, x0
  4030a0:	cset	w1, eq  // eq = none
  4030a4:	cmp	x21, x24
  4030a8:	cset	w0, cs  // cs = hs, nlast
  4030ac:	tst	w1, w0
  4030b0:	b.ne	4031a8 <ferror@plt+0x19d8>  // b.any
  4030b4:	cmn	w25, #0x1
  4030b8:	b.eq	40330c <ferror@plt+0x1b3c>  // b.none
  4030bc:	ldr	w0, [sp, #108]
  4030c0:	cmn	w0, #0x1
  4030c4:	csel	w0, w0, w25, ne  // ne = any
  4030c8:	str	w0, [sp, #108]
  4030cc:	ldr	x0, [sp, #120]
  4030d0:	add	x20, x27, x0
  4030d4:	nop
  4030d8:	add	x1, sp, #0x98
  4030dc:	mov	x0, x22
  4030e0:	bl	407578 <ferror@plt+0x5da8>
  4030e4:	mov	x28, x0
  4030e8:	cbz	x0, 4031d4 <ferror@plt+0x1a04>
  4030ec:	cmn	w25, #0x1
  4030f0:	ldr	x23, [sp, #152]
  4030f4:	b.ne	403294 <ferror@plt+0x1ac4>  // b.any
  4030f8:	add	x3, x23, #0x1
  4030fc:	mov	w23, #0x0                   	// #0
  403100:	cmp	x19, x3
  403104:	ccmp	x21, x24, #0x2, cc  // cc = lo, ul, last
  403108:	b.cc	403218 <ferror@plt+0x1a48>  // b.lo, b.ul, b.last
  40310c:	cmp	x19, #0x1
  403110:	b.ls	403144 <ferror@plt+0x1974>  // b.plast
  403114:	ldr	x2, [sp, #152]
  403118:	sub	x0, x19, #0x1
  40311c:	cmp	x2, x0
  403120:	csel	x2, x2, x0, ls  // ls = plast
  403124:	cbz	x28, 40328c <ferror@plt+0x1abc>
  403128:	mov	x1, x28
  40312c:	mov	x0, x20
  403130:	str	x2, [sp, #112]
  403134:	bl	401460 <memcpy@plt>
  403138:	ldr	x2, [sp, #112]
  40313c:	add	x20, x20, x2
  403140:	sub	x19, x19, x2
  403144:	cbz	x28, 403158 <ferror@plt+0x1988>
  403148:	ldr	x1, [sp, #152]
  40314c:	mov	x0, x22
  403150:	bl	407720 <ferror@plt+0x5f50>
  403154:	cbnz	w0, 4031a8 <ferror@plt+0x19d8>
  403158:	cbz	w23, 4030d8 <ferror@plt+0x1908>
  40315c:	ldp	x0, x1, [sp, #120]
  403160:	strb	wzr, [x20]
  403164:	add	x0, x27, x0
  403168:	subs	x0, x20, x0
  40316c:	ldp	x19, x20, [sp, #16]
  403170:	str	x27, [x1]
  403174:	ldr	x1, [sp, #136]
  403178:	str	x21, [x1]
  40317c:	b.ne	4031bc <ferror@plt+0x19ec>  // b.any
  403180:	mov	x0, #0xffffffffffffffff    	// #-1
  403184:	b	4031bc <ferror@plt+0x19ec>
  403188:	mov	x0, x22
  40318c:	bl	4017b0 <__uflow@plt>
  403190:	mov	w26, w0
  403194:	cmn	w0, #0x1
  403198:	b.ne	4031ec <ferror@plt+0x1a1c>  // b.any
  40319c:	cmp	x20, x27
  4031a0:	b.ne	40315c <ferror@plt+0x198c>  // b.any
  4031a4:	nop
  4031a8:	ldp	x0, x1, [sp, #128]
  4031ac:	ldp	x19, x20, [sp, #16]
  4031b0:	str	x27, [x0]
  4031b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4031b8:	str	x21, [x1]
  4031bc:	ldp	x21, x22, [sp, #32]
  4031c0:	ldp	x23, x24, [sp, #48]
  4031c4:	ldp	x25, x26, [sp, #64]
  4031c8:	ldp	x27, x28, [sp, #80]
  4031cc:	ldp	x29, x30, [sp], #160
  4031d0:	ret
  4031d4:	ldp	x0, x1, [x22, #8]
  4031d8:	cmp	x0, x1
  4031dc:	b.cs	403188 <ferror@plt+0x19b8>  // b.hs, b.nlast
  4031e0:	add	x1, x0, #0x1
  4031e4:	str	x1, [x22, #8]
  4031e8:	ldrb	w26, [x0]
  4031ec:	ldr	w0, [sp, #108]
  4031f0:	cmp	w25, w26
  4031f4:	cset	w23, eq  // eq = none
  4031f8:	mov	x3, #0x2                   	// #2
  4031fc:	cmp	w0, w26
  403200:	mov	x0, #0x1                   	// #1
  403204:	str	x0, [sp, #152]
  403208:	csinc	w23, w23, wzr, ne  // ne = any
  40320c:	cmp	x19, x3
  403210:	ccmp	x21, x24, #0x2, cc  // cc = lo, ul, last
  403214:	b.cs	40310c <ferror@plt+0x193c>  // b.hs, b.nlast
  403218:	cmp	x21, #0x3f
  40321c:	add	x2, x21, #0x40
  403220:	lsl	x1, x21, #1
  403224:	sub	x20, x20, x27
  403228:	csel	x1, x1, x2, hi  // hi = pmore
  40322c:	add	x0, x20, x3
  403230:	sub	x2, x1, x20
  403234:	cmp	x2, x3
  403238:	csel	x1, x0, x1, cc  // cc = lo, ul, last
  40323c:	cmp	x21, x1
  403240:	ldr	x0, [sp, #120]
  403244:	ccmp	x1, x24, #0x2, cc  // cc = lo, ul, last
  403248:	csel	x1, x1, x24, ls  // ls = plast
  40324c:	cmp	x1, x0
  403250:	b.pl	403264 <ferror@plt+0x1a94>  // b.nfrst
  403254:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  403258:	add	x1, x0, x1
  40325c:	cmp	x21, x1
  403260:	b.eq	4031a8 <ferror@plt+0x19d8>  // b.none
  403264:	mov	x0, x27
  403268:	str	x1, [sp, #112]
  40326c:	bl	4015d0 <realloc@plt>
  403270:	ldr	x1, [sp, #112]
  403274:	sub	x19, x1, x20
  403278:	cbz	x0, 4031a8 <ferror@plt+0x19d8>
  40327c:	add	x20, x0, x20
  403280:	mov	x21, x1
  403284:	mov	x27, x0
  403288:	b	40310c <ferror@plt+0x193c>
  40328c:	strb	w26, [x20]
  403290:	b	40313c <ferror@plt+0x196c>
  403294:	ldr	w2, [sp, #108]
  403298:	mov	x3, x23
  40329c:	mov	w1, w25
  4032a0:	bl	403318 <ferror@plt+0x1b48>
  4032a4:	cbz	x0, 4030f8 <ferror@plt+0x1928>
  4032a8:	sub	x3, x0, x28
  4032ac:	mov	w23, #0x1                   	// #1
  4032b0:	add	x0, x3, #0x1
  4032b4:	add	x3, x3, #0x2
  4032b8:	str	x0, [sp, #152]
  4032bc:	b	403100 <ferror@plt+0x1930>
  4032c0:	ldp	x0, x1, [sp, #128]
  4032c4:	str	x27, [x0]
  4032c8:	ldp	x23, x24, [sp, #48]
  4032cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4032d0:	ldp	x25, x26, [sp, #64]
  4032d4:	str	x21, [x1]
  4032d8:	ldp	x21, x22, [sp, #32]
  4032dc:	ldp	x27, x28, [sp, #80]
  4032e0:	ldp	x29, x30, [sp], #160
  4032e4:	ret
  4032e8:	cmp	x3, #0x40
  4032ec:	mov	x21, #0x40                  	// #64
  4032f0:	csel	x21, x3, x21, ls  // ls = plast
  4032f4:	mov	x0, x21
  4032f8:	bl	401550 <malloc@plt>
  4032fc:	mov	x27, x0
  403300:	cbnz	x0, 40308c <ferror@plt+0x18bc>
  403304:	mov	x0, #0xffffffffffffffff    	// #-1
  403308:	b	4031bc <ferror@plt+0x19ec>
  40330c:	ldr	w25, [sp, #108]
  403310:	b	4030cc <ferror@plt+0x18fc>
  403314:	nop
  403318:	and	w5, w2, #0xff
  40331c:	and	w6, w1, #0xff
  403320:	cmp	w5, w1, uxtb
  403324:	b.eq	403418 <ferror@plt+0x1c48>  // b.none
  403328:	cbz	x3, 403430 <ferror@plt+0x1c60>
  40332c:	tst	x0, #0x7
  403330:	add	x4, x0, x3
  403334:	b.ne	403354 <ferror@plt+0x1b84>  // b.any
  403338:	b	40336c <ferror@plt+0x1b9c>
  40333c:	add	x0, x0, #0x1
  403340:	cmp	x0, x4
  403344:	sub	x3, x4, x0
  403348:	b.eq	403368 <ferror@plt+0x1b98>  // b.none
  40334c:	tst	x0, #0x7
  403350:	b.eq	40336c <ferror@plt+0x1b9c>  // b.none
  403354:	ldrb	w3, [x0]
  403358:	cmp	w3, w5
  40335c:	ccmp	w3, w6, #0x4, ne  // ne = any
  403360:	b.ne	40333c <ferror@plt+0x1b6c>  // b.any
  403364:	ret
  403368:	mov	x3, #0x0                   	// #0
  40336c:	ubfiz	w4, w1, #8, #8
  403370:	ubfiz	w7, w2, #8, #8
  403374:	and	w1, w1, #0xff
  403378:	and	w2, w2, #0xff
  40337c:	orr	w1, w4, w1
  403380:	orr	w2, w7, w2
  403384:	cmp	x3, #0x7
  403388:	sxtw	x8, w1
  40338c:	sbfiz	x4, x1, #16, #32
  403390:	sbfiz	x7, x2, #16, #32
  403394:	sxtw	x1, w2
  403398:	orr	x4, x4, x8
  40339c:	orr	x7, x7, x1
  4033a0:	orr	x4, x4, x4, lsl #32
  4033a4:	orr	x7, x7, x7, lsl #32
  4033a8:	b.ls	403424 <ferror@plt+0x1c54>  // b.plast
  4033ac:	mov	x8, #0xfefefefefefefefe    	// #-72340172838076674
  4033b0:	movk	x8, #0xfeff
  4033b4:	b	4033c8 <ferror@plt+0x1bf8>
  4033b8:	sub	x3, x3, #0x8
  4033bc:	add	x0, x0, #0x8
  4033c0:	cmp	x3, #0x7
  4033c4:	b.ls	403424 <ferror@plt+0x1c54>  // b.plast
  4033c8:	ldr	x1, [x0]
  4033cc:	eor	x2, x1, x4
  4033d0:	eor	x1, x1, x7
  4033d4:	add	x10, x2, x8
  4033d8:	add	x9, x1, x8
  4033dc:	bic	x2, x10, x2
  4033e0:	bic	x1, x9, x1
  4033e4:	orr	x1, x2, x1
  4033e8:	tst	x1, #0x8080808080808080
  4033ec:	b.eq	4033b8 <ferror@plt+0x1be8>  // b.none
  4033f0:	add	x3, x0, x3
  4033f4:	b	403404 <ferror@plt+0x1c34>
  4033f8:	add	x0, x0, #0x1
  4033fc:	cmp	x0, x3
  403400:	b.eq	403428 <ferror@plt+0x1c58>  // b.none
  403404:	ldrb	w1, [x0]
  403408:	cmp	w1, w6
  40340c:	ccmp	w1, w5, #0x4, ne  // ne = any
  403410:	b.ne	4033f8 <ferror@plt+0x1c28>  // b.any
  403414:	b	403364 <ferror@plt+0x1b94>
  403418:	mov	x2, x3
  40341c:	and	w1, w1, #0xff
  403420:	b	401740 <memchr@plt>
  403424:	cbnz	x3, 4033f0 <ferror@plt+0x1c20>
  403428:	mov	x0, #0x0                   	// #0
  40342c:	ret
  403430:	mov	x3, #0x0                   	// #0
  403434:	b	40336c <ferror@plt+0x1b9c>
  403438:	stp	x29, x30, [sp, #-48]!
  40343c:	mov	x29, sp
  403440:	stp	x19, x20, [sp, #16]
  403444:	cbz	x0, 40351c <ferror@plt+0x1d4c>
  403448:	mov	x19, x0
  40344c:	mov	w1, #0x2f                  	// #47
  403450:	bl	4015f0 <strrchr@plt>
  403454:	mov	x20, x0
  403458:	cbz	x0, 4034bc <ferror@plt+0x1cec>
  40345c:	str	x21, [sp, #32]
  403460:	add	x21, x0, #0x1
  403464:	sub	x0, x21, x19
  403468:	cmp	x0, #0x6
  40346c:	b.le	4034d8 <ferror@plt+0x1d08>
  403470:	adrp	x1, 408000 <ferror@plt+0x6830>
  403474:	sub	x0, x20, #0x6
  403478:	add	x1, x1, #0x880
  40347c:	mov	x2, #0x7                   	// #7
  403480:	bl	401560 <strncmp@plt>
  403484:	cbnz	w0, 4034d8 <ferror@plt+0x1d08>
  403488:	ldrb	w0, [x20, #1]
  40348c:	cmp	w0, #0x6c
  403490:	b.ne	4034f8 <ferror@plt+0x1d28>  // b.any
  403494:	ldrb	w0, [x21, #1]
  403498:	cmp	w0, #0x74
  40349c:	b.ne	4034f8 <ferror@plt+0x1d28>  // b.any
  4034a0:	ldrb	w0, [x21, #2]
  4034a4:	cmp	w0, #0x2d
  4034a8:	b.ne	4034f8 <ferror@plt+0x1d28>  // b.any
  4034ac:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4034b0:	add	x19, x20, #0x4
  4034b4:	ldr	x21, [sp, #32]
  4034b8:	str	x19, [x0, #640]
  4034bc:	adrp	x1, 41b000 <ferror@plt+0x19830>
  4034c0:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4034c4:	str	x19, [x1, #768]
  4034c8:	str	x19, [x0, #592]
  4034cc:	ldp	x19, x20, [sp, #16]
  4034d0:	ldp	x29, x30, [sp], #48
  4034d4:	ret
  4034d8:	adrp	x1, 41b000 <ferror@plt+0x19830>
  4034dc:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4034e0:	ldr	x21, [sp, #32]
  4034e4:	str	x19, [x1, #768]
  4034e8:	str	x19, [x0, #592]
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #48
  4034f4:	ret
  4034f8:	adrp	x1, 41b000 <ferror@plt+0x19830>
  4034fc:	adrp	x0, 41b000 <ferror@plt+0x19830>
  403500:	mov	x19, x21
  403504:	str	x19, [x1, #768]
  403508:	str	x19, [x0, #592]
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldr	x21, [sp, #32]
  403514:	ldp	x29, x30, [sp], #48
  403518:	ret
  40351c:	adrp	x3, 41b000 <ferror@plt+0x19830>
  403520:	mov	x2, #0x37                  	// #55
  403524:	mov	x1, #0x1                   	// #1
  403528:	adrp	x0, 408000 <ferror@plt+0x6830>
  40352c:	ldr	x3, [x3, #600]
  403530:	add	x0, x0, #0x848
  403534:	str	x21, [sp, #32]
  403538:	bl	401710 <fwrite@plt>
  40353c:	bl	401610 <abort@plt>
  403540:	stp	x29, x30, [sp, #-48]!
  403544:	mov	w2, #0x5                   	// #5
  403548:	mov	x29, sp
  40354c:	stp	x19, x20, [sp, #16]
  403550:	mov	x20, x0
  403554:	str	x21, [sp, #32]
  403558:	mov	w21, w1
  40355c:	mov	x1, x0
  403560:	mov	x0, #0x0                   	// #0
  403564:	bl	401750 <dcgettext@plt>
  403568:	mov	x19, x0
  40356c:	cmp	x20, x0
  403570:	b.eq	403588 <ferror@plt+0x1db8>  // b.none
  403574:	mov	x0, x19
  403578:	ldp	x19, x20, [sp, #16]
  40357c:	ldr	x21, [sp, #32]
  403580:	ldp	x29, x30, [sp], #48
  403584:	ret
  403588:	bl	407900 <ferror@plt+0x6130>
  40358c:	ldrb	w1, [x0]
  403590:	and	w1, w1, #0xffffffdf
  403594:	cmp	w1, #0x55
  403598:	b.ne	4035fc <ferror@plt+0x1e2c>  // b.any
  40359c:	ldrb	w1, [x0, #1]
  4035a0:	and	w1, w1, #0xffffffdf
  4035a4:	cmp	w1, #0x54
  4035a8:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  4035ac:	ldrb	w1, [x0, #2]
  4035b0:	and	w1, w1, #0xffffffdf
  4035b4:	cmp	w1, #0x46
  4035b8:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  4035bc:	ldrb	w1, [x0, #3]
  4035c0:	cmp	w1, #0x2d
  4035c4:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  4035c8:	ldrb	w1, [x0, #4]
  4035cc:	cmp	w1, #0x38
  4035d0:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  4035d4:	ldrb	w0, [x0, #5]
  4035d8:	cbnz	w0, 403678 <ferror@plt+0x1ea8>
  4035dc:	ldrb	w1, [x19]
  4035e0:	adrp	x0, 408000 <ferror@plt+0x6830>
  4035e4:	adrp	x19, 408000 <ferror@plt+0x6830>
  4035e8:	add	x0, x0, #0x890
  4035ec:	cmp	w1, #0x60
  4035f0:	add	x19, x19, #0x8a8
  4035f4:	csel	x19, x19, x0, eq  // eq = none
  4035f8:	b	403574 <ferror@plt+0x1da4>
  4035fc:	cmp	w1, #0x47
  403600:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403604:	ldrb	w1, [x0, #1]
  403608:	and	w1, w1, #0xffffffdf
  40360c:	cmp	w1, #0x42
  403610:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403614:	ldrb	w1, [x0, #2]
  403618:	cmp	w1, #0x31
  40361c:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403620:	ldrb	w1, [x0, #3]
  403624:	cmp	w1, #0x38
  403628:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  40362c:	ldrb	w1, [x0, #4]
  403630:	cmp	w1, #0x30
  403634:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403638:	ldrb	w1, [x0, #5]
  40363c:	cmp	w1, #0x33
  403640:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403644:	ldrb	w1, [x0, #6]
  403648:	cmp	w1, #0x30
  40364c:	b.ne	403678 <ferror@plt+0x1ea8>  // b.any
  403650:	ldrb	w0, [x0, #7]
  403654:	cbnz	w0, 403678 <ferror@plt+0x1ea8>
  403658:	ldrb	w1, [x19]
  40365c:	adrp	x0, 408000 <ferror@plt+0x6830>
  403660:	adrp	x19, 408000 <ferror@plt+0x6830>
  403664:	add	x0, x0, #0x898
  403668:	cmp	w1, #0x60
  40366c:	add	x19, x19, #0x8a0
  403670:	csel	x19, x19, x0, eq  // eq = none
  403674:	b	403574 <ferror@plt+0x1da4>
  403678:	cmp	w21, #0x9
  40367c:	adrp	x0, 408000 <ferror@plt+0x6830>
  403680:	adrp	x19, 408000 <ferror@plt+0x6830>
  403684:	add	x0, x0, #0x8b0
  403688:	add	x19, x19, #0x888
  40368c:	csel	x19, x19, x0, eq  // eq = none
  403690:	mov	x0, x19
  403694:	ldp	x19, x20, [sp, #16]
  403698:	ldr	x21, [sp, #32]
  40369c:	ldp	x29, x30, [sp], #48
  4036a0:	ret
  4036a4:	nop
  4036a8:	sub	sp, sp, #0x100
  4036ac:	stp	x29, x30, [sp, #16]
  4036b0:	add	x29, sp, #0x10
  4036b4:	stp	x19, x20, [sp, #32]
  4036b8:	mov	w19, w5
  4036bc:	and	w20, w5, #0x2
  4036c0:	stp	x21, x22, [sp, #48]
  4036c4:	mov	w21, w4
  4036c8:	stp	x23, x24, [sp, #64]
  4036cc:	mov	x23, x1
  4036d0:	mov	x24, x3
  4036d4:	stp	x25, x26, [sp, #80]
  4036d8:	mov	x26, x6
  4036dc:	stp	x27, x28, [sp, #96]
  4036e0:	mov	x28, x0
  4036e4:	mov	x27, x2
  4036e8:	str	w4, [sp, #116]
  4036ec:	str	w5, [sp, #184]
  4036f0:	str	x7, [sp, #200]
  4036f4:	bl	4016e0 <__ctype_get_mb_cur_max@plt>
  4036f8:	mov	x1, x19
  4036fc:	str	x0, [sp, #176]
  403700:	cmp	w21, #0x4
  403704:	ubfx	x10, x1, #1, #1
  403708:	b.eq	404398 <ferror@plt+0x2bc8>  // b.none
  40370c:	ldr	w0, [sp, #116]
  403710:	b.ls	403aa0 <ferror@plt+0x22d0>  // b.plast
  403714:	cmp	w0, #0x7
  403718:	b.eq	404404 <ferror@plt+0x2c34>  // b.none
  40371c:	b.ls	4040ac <ferror@plt+0x28dc>  // b.plast
  403720:	ldr	w0, [sp, #116]
  403724:	sub	w0, w0, #0x8
  403728:	cmp	w0, #0x2
  40372c:	b.hi	404844 <ferror@plt+0x3074>  // b.pmore
  403730:	ldr	w19, [sp, #116]
  403734:	cmp	w19, #0xa
  403738:	b.ne	404290 <ferror@plt+0x2ac0>  // b.any
  40373c:	mov	x19, #0x0                   	// #0
  403740:	cbz	w20, 404684 <ferror@plt+0x2eb4>
  403744:	ldr	x0, [sp, #256]
  403748:	str	w10, [sp, #124]
  40374c:	mov	w25, #0x0                   	// #0
  403750:	bl	4014a0 <strlen@plt>
  403754:	cmp	x0, #0x0
  403758:	ldr	w10, [sp, #124]
  40375c:	mov	x12, x0
  403760:	mov	w11, #0x1                   	// #1
  403764:	mov	w5, w11
  403768:	csel	w0, w10, wzr, ne  // ne = any
  40376c:	str	w0, [sp, #208]
  403770:	ldr	w0, [sp, #184]
  403774:	mov	w7, #0x0                   	// #0
  403778:	stp	w11, wzr, [sp, #120]
  40377c:	and	w1, w0, w11
  403780:	and	w0, w0, #0x4
  403784:	stp	w1, w0, [sp, #212]
  403788:	ldr	x0, [sp, #256]
  40378c:	str	wzr, [sp, #144]
  403790:	str	x0, [sp, #168]
  403794:	str	wzr, [sp, #188]
  403798:	str	xzr, [sp, #192]
  40379c:	nop
  4037a0:	mov	x4, x26
  4037a4:	mov	w26, w5
  4037a8:	mov	x20, #0x0                   	// #0
  4037ac:	nop
  4037b0:	cmp	x24, x20
  4037b4:	cset	w21, ne  // ne = any
  4037b8:	cmn	x24, #0x1
  4037bc:	b.eq	403b10 <ferror@plt+0x2340>  // b.none
  4037c0:	cbz	w21, 403b20 <ferror@plt+0x2350>
  4037c4:	add	x3, x27, x20
  4037c8:	cbz	w11, 403dd4 <ferror@plt+0x2604>
  4037cc:	cbz	x12, 403f80 <ferror@plt+0x27b0>
  4037d0:	cmp	x12, #0x1
  4037d4:	add	x22, x20, x12
  4037d8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  4037dc:	b.ne	40380c <ferror@plt+0x203c>  // b.any
  4037e0:	mov	x0, x27
  4037e4:	stp	x3, x12, [sp, #128]
  4037e8:	stp	w10, w7, [sp, #148]
  4037ec:	str	w11, [sp, #156]
  4037f0:	str	x4, [sp, #160]
  4037f4:	bl	4014a0 <strlen@plt>
  4037f8:	ldp	x3, x12, [sp, #128]
  4037fc:	mov	x24, x0
  403800:	ldp	w10, w7, [sp, #148]
  403804:	ldr	w11, [sp, #156]
  403808:	ldr	x4, [sp, #160]
  40380c:	cmp	x22, x24
  403810:	b.hi	403f80 <ferror@plt+0x27b0>  // b.pmore
  403814:	ldr	x1, [sp, #168]
  403818:	mov	x2, x12
  40381c:	mov	x0, x3
  403820:	stp	x3, x12, [sp, #128]
  403824:	stp	w10, w7, [sp, #148]
  403828:	str	w11, [sp, #156]
  40382c:	str	x4, [sp, #160]
  403830:	bl	401650 <memcmp@plt>
  403834:	ldp	w10, w7, [sp, #148]
  403838:	ldr	w11, [sp, #156]
  40383c:	ldp	x3, x12, [sp, #128]
  403840:	ldr	x4, [sp, #160]
  403844:	cbnz	w0, 403f80 <ferror@plt+0x27b0>
  403848:	cbnz	w10, 403d64 <ferror@plt+0x2594>
  40384c:	ldrb	w22, [x3]
  403850:	cmp	w22, #0x7e
  403854:	b.ls	403bbc <ferror@plt+0x23ec>  // b.plast
  403858:	ldr	x0, [sp, #176]
  40385c:	mov	w5, w11
  403860:	cmp	x0, #0x1
  403864:	b.eq	403df0 <ferror@plt+0x2620>  // b.none
  403868:	str	xzr, [sp, #248]
  40386c:	cmn	x24, #0x1
  403870:	b.ne	4038a8 <ferror@plt+0x20d8>  // b.any
  403874:	mov	x0, x27
  403878:	str	w5, [sp, #128]
  40387c:	str	x12, [sp, #136]
  403880:	stp	w10, w7, [sp, #148]
  403884:	str	w11, [sp, #156]
  403888:	str	x4, [sp, #160]
  40388c:	bl	4014a0 <strlen@plt>
  403890:	ldr	w5, [sp, #128]
  403894:	mov	x24, x0
  403898:	ldp	w10, w7, [sp, #148]
  40389c:	ldr	w11, [sp, #156]
  4038a0:	ldr	x12, [sp, #136]
  4038a4:	ldr	x4, [sp, #160]
  4038a8:	str	w22, [sp, #220]
  4038ac:	ldr	w22, [sp, #144]
  4038b0:	mov	x8, #0x0                   	// #0
  4038b4:	stp	x19, x4, [sp, #224]
  4038b8:	mov	w19, w21
  4038bc:	mov	x21, x8
  4038c0:	str	x12, [sp, #128]
  4038c4:	str	w10, [sp, #136]
  4038c8:	stp	w25, w5, [sp, #148]
  4038cc:	stp	w7, w11, [sp, #156]
  4038d0:	add	x25, x20, x21
  4038d4:	add	x3, sp, #0xf8
  4038d8:	sub	x2, x24, x25
  4038dc:	add	x1, x27, x25
  4038e0:	add	x0, sp, #0xf4
  4038e4:	bl	407630 <ferror@plt+0x5e60>
  4038e8:	mov	x13, #0x2b                  	// #43
  4038ec:	mov	x3, x0
  4038f0:	movk	x13, #0x2, lsl #32
  4038f4:	cbz	x0, 403930 <ferror@plt+0x2160>
  4038f8:	cmn	x0, #0x1
  4038fc:	b.eq	4046c8 <ferror@plt+0x2ef8>  // b.none
  403900:	cmn	x0, #0x2
  403904:	mov	x6, #0x1                   	// #1
  403908:	b.eq	404700 <ferror@plt+0x2f30>  // b.none
  40390c:	cbnz	w22, 4041fc <ferror@plt+0x2a2c>
  403910:	ldr	w0, [sp, #244]
  403914:	add	x21, x21, x3
  403918:	bl	401780 <iswprint@plt>
  40391c:	cmp	w0, #0x0
  403920:	csel	w19, w19, wzr, ne  // ne = any
  403924:	add	x0, sp, #0xf8
  403928:	bl	401630 <mbsinit@plt>
  40392c:	cbz	w0, 4038d0 <ferror@plt+0x2100>
  403930:	eor	w1, w19, #0x1
  403934:	ldr	w0, [sp, #120]
  403938:	mov	x8, x21
  40393c:	mov	w21, w19
  403940:	ldp	x19, x4, [sp, #224]
  403944:	and	w1, w0, w1
  403948:	ldr	w10, [sp, #136]
  40394c:	and	w1, w1, #0xff
  403950:	ldp	w25, w5, [sp, #148]
  403954:	ldp	w7, w11, [sp, #156]
  403958:	ldr	w22, [sp, #220]
  40395c:	ldr	x12, [sp, #128]
  403960:	cmp	x8, #0x1
  403964:	b.hi	403978 <ferror@plt+0x21a8>  // b.pmore
  403968:	cbz	w1, 403e64 <ferror@plt+0x2694>
  40396c:	nop
  403970:	ldr	w1, [sp, #120]
  403974:	mov	w21, #0x0                   	// #0
  403978:	add	x8, x8, x20
  40397c:	mov	w9, #0x0                   	// #0
  403980:	mov	w2, #0x27                  	// #39
  403984:	mov	w3, #0x5c                  	// #92
  403988:	mov	w6, #0x24                  	// #36
  40398c:	cbz	w1, 403a44 <ferror@plt+0x2274>
  403990:	cbnz	w10, 40427c <ferror@plt+0x2aac>
  403994:	eor	w0, w25, #0x1
  403998:	ands	w0, w7, w0
  40399c:	b.eq	4039d4 <ferror@plt+0x2204>  // b.none
  4039a0:	cmp	x23, x19
  4039a4:	b.ls	4039ac <ferror@plt+0x21dc>  // b.plast
  4039a8:	strb	w2, [x28, x19]
  4039ac:	add	x9, x19, #0x1
  4039b0:	cmp	x23, x9
  4039b4:	b.ls	4039bc <ferror@plt+0x21ec>  // b.plast
  4039b8:	strb	w6, [x28, x9]
  4039bc:	add	x9, x19, #0x2
  4039c0:	cmp	x23, x9
  4039c4:	b.ls	4039cc <ferror@plt+0x21fc>  // b.plast
  4039c8:	strb	w2, [x28, x9]
  4039cc:	add	x19, x19, #0x3
  4039d0:	mov	w25, w0
  4039d4:	cmp	x23, x19
  4039d8:	b.ls	4039e0 <ferror@plt+0x2210>  // b.plast
  4039dc:	strb	w3, [x28, x19]
  4039e0:	add	x0, x19, #0x1
  4039e4:	cmp	x23, x0
  4039e8:	b.ls	4039f8 <ferror@plt+0x2228>  // b.plast
  4039ec:	lsr	w9, w22, #6
  4039f0:	add	w9, w9, #0x30
  4039f4:	strb	w9, [x28, x0]
  4039f8:	add	x0, x19, #0x2
  4039fc:	cmp	x23, x0
  403a00:	b.ls	403a10 <ferror@plt+0x2240>  // b.plast
  403a04:	ubfx	x9, x22, #3, #3
  403a08:	add	w9, w9, #0x30
  403a0c:	strb	w9, [x28, x0]
  403a10:	and	w22, w22, #0x7
  403a14:	add	x20, x20, #0x1
  403a18:	add	w22, w22, #0x30
  403a1c:	cmp	x8, x20
  403a20:	add	x19, x19, #0x3
  403a24:	b.ls	403c64 <ferror@plt+0x2494>  // b.plast
  403a28:	mov	w9, w1
  403a2c:	cmp	x23, x19
  403a30:	b.ls	403a38 <ferror@plt+0x2268>  // b.plast
  403a34:	strb	w22, [x28, x19]
  403a38:	ldrb	w22, [x27, x20]
  403a3c:	add	x19, x19, #0x1
  403a40:	cbnz	w1, 403990 <ferror@plt+0x21c0>
  403a44:	eor	w0, w9, #0x1
  403a48:	and	w0, w25, w0
  403a4c:	and	w0, w0, #0xff
  403a50:	cbz	w5, 403a64 <ferror@plt+0x2294>
  403a54:	cmp	x23, x19
  403a58:	b.ls	403a60 <ferror@plt+0x2290>  // b.plast
  403a5c:	strb	w3, [x28, x19]
  403a60:	add	x19, x19, #0x1
  403a64:	add	x20, x20, #0x1
  403a68:	cmp	x20, x8
  403a6c:	b.cs	403d00 <ferror@plt+0x2530>  // b.hs, b.nlast
  403a70:	cbz	w0, 40444c <ferror@plt+0x2c7c>
  403a74:	cmp	x23, x19
  403a78:	b.ls	403a80 <ferror@plt+0x22b0>  // b.plast
  403a7c:	strb	w2, [x28, x19]
  403a80:	add	x0, x19, #0x1
  403a84:	cmp	x23, x0
  403a88:	b.ls	403a90 <ferror@plt+0x22c0>  // b.plast
  403a8c:	strb	w2, [x28, x0]
  403a90:	add	x19, x19, #0x2
  403a94:	mov	w5, #0x0                   	// #0
  403a98:	mov	w25, #0x0                   	// #0
  403a9c:	b	403a2c <ferror@plt+0x225c>
  403aa0:	cmp	w21, #0x1
  403aa4:	b.eq	4044a0 <ferror@plt+0x2cd0>  // b.none
  403aa8:	b.ls	404060 <ferror@plt+0x2890>  // b.plast
  403aac:	cmp	w0, #0x2
  403ab0:	b.eq	404518 <ferror@plt+0x2d48>  // b.none
  403ab4:	adrp	x0, 408000 <ferror@plt+0x6830>
  403ab8:	add	x0, x0, #0x8b0
  403abc:	str	x0, [sp, #168]
  403ac0:	mov	w1, #0x1                   	// #1
  403ac4:	ldr	w0, [sp, #184]
  403ac8:	mov	w7, w1
  403acc:	mov	w5, w1
  403ad0:	mov	w10, w1
  403ad4:	stp	w1, w1, [sp, #120]
  403ad8:	mov	w11, #0x0                   	// #0
  403adc:	str	w1, [sp, #144]
  403ae0:	mov	w25, #0x0                   	// #0
  403ae4:	str	w1, [sp, #208]
  403ae8:	and	w1, w0, w1
  403aec:	and	w0, w0, #0x4
  403af0:	mov	x12, #0x1                   	// #1
  403af4:	mov	x19, #0x0                   	// #0
  403af8:	str	wzr, [sp, #188]
  403afc:	str	xzr, [sp, #192]
  403b00:	stp	w1, w0, [sp, #212]
  403b04:	mov	w0, #0x2                   	// #2
  403b08:	str	w0, [sp, #116]
  403b0c:	b	4037a0 <ferror@plt+0x1fd0>
  403b10:	ldrb	w0, [x27, x20]
  403b14:	cmp	w0, #0x0
  403b18:	cset	w21, ne  // ne = any
  403b1c:	cbnz	w21, 4037c4 <ferror@plt+0x1ff4>
  403b20:	ldr	w0, [sp, #144]
  403b24:	cmp	x19, #0x0
  403b28:	mov	w5, w26
  403b2c:	mov	x26, x4
  403b30:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403b34:	b.ne	403e94 <ferror@plt+0x26c4>  // b.any
  403b38:	eor	w10, w10, #0x1
  403b3c:	ands	w7, w10, w7
  403b40:	b.eq	404750 <ferror@plt+0x2f80>  // b.none
  403b44:	ldr	w0, [sp, #188]
  403b48:	cbz	w0, 404754 <ferror@plt+0x2f84>
  403b4c:	cbnz	w5, 4047b0 <ferror@plt+0x2fe0>
  403b50:	ldr	x2, [sp, #192]
  403b54:	cmp	x23, #0x0
  403b58:	cset	w0, eq  // eq = none
  403b5c:	cmp	x2, #0x0
  403b60:	mov	x1, x2
  403b64:	csel	w0, w0, wzr, ne  // ne = any
  403b68:	cbz	w0, 4047a8 <ferror@plt+0x2fd8>
  403b6c:	str	w0, [sp, #188]
  403b70:	mov	w0, #0x27                  	// #39
  403b74:	ldr	x23, [sp, #192]
  403b78:	str	x1, [sp, #192]
  403b7c:	mov	w1, #0x1                   	// #1
  403b80:	mov	x12, #0x1                   	// #1
  403b84:	mov	w7, w1
  403b88:	mov	x19, x12
  403b8c:	mov	w11, #0x0                   	// #0
  403b90:	mov	w10, #0x0                   	// #0
  403b94:	strb	w0, [x28]
  403b98:	mov	w0, #0x2                   	// #2
  403b9c:	str	w0, [sp, #116]
  403ba0:	str	w1, [sp, #124]
  403ba4:	adrp	x1, 408000 <ferror@plt+0x6830>
  403ba8:	add	x1, x1, #0x8b0
  403bac:	str	wzr, [sp, #144]
  403bb0:	str	x1, [sp, #168]
  403bb4:	str	wzr, [sp, #208]
  403bb8:	b	4037a0 <ferror@plt+0x1fd0>
  403bbc:	adrp	x0, 408000 <ferror@plt+0x6830>
  403bc0:	add	x0, x0, #0x930
  403bc4:	ldrh	w0, [x0, w22, uxtw #1]
  403bc8:	adr	x1, 403bd4 <ferror@plt+0x2404>
  403bcc:	add	x0, x1, w0, sxth #2
  403bd0:	br	x0
  403bd4:	ldr	w0, [sp, #124]
  403bd8:	cbnz	w0, 4046f0 <ferror@plt+0x2f20>
  403bdc:	mov	w0, w25
  403be0:	mov	w21, w11
  403be4:	mov	w5, w11
  403be8:	cbz	x4, 403cf8 <ferror@plt+0x2528>
  403bec:	ubfx	x1, x22, #5, #8
  403bf0:	ldr	w1, [x4, x1, lsl #2]
  403bf4:	lsr	w1, w1, w22
  403bf8:	tbz	w1, #0, 403cf8 <ferror@plt+0x2528>
  403bfc:	cbnz	w10, 403d44 <ferror@plt+0x2574>
  403c00:	eor	w1, w25, #0x1
  403c04:	ands	w1, w7, w1
  403c08:	b.eq	403c4c <ferror@plt+0x247c>  // b.none
  403c0c:	cmp	x23, x19
  403c10:	b.ls	403c1c <ferror@plt+0x244c>  // b.plast
  403c14:	mov	w0, #0x27                  	// #39
  403c18:	strb	w0, [x28, x19]
  403c1c:	add	x0, x19, #0x1
  403c20:	cmp	x23, x0
  403c24:	b.ls	403c30 <ferror@plt+0x2460>  // b.plast
  403c28:	mov	w2, #0x24                  	// #36
  403c2c:	strb	w2, [x28, x0]
  403c30:	add	x0, x19, #0x2
  403c34:	cmp	x23, x0
  403c38:	b.ls	403c44 <ferror@plt+0x2474>  // b.plast
  403c3c:	mov	w2, #0x27                  	// #39
  403c40:	strb	w2, [x28, x0]
  403c44:	add	x19, x19, #0x3
  403c48:	mov	w25, w1
  403c4c:	cmp	x23, x19
  403c50:	b.ls	403c5c <ferror@plt+0x248c>  // b.plast
  403c54:	mov	w0, #0x5c                  	// #92
  403c58:	strb	w0, [x28, x19]
  403c5c:	add	x19, x19, #0x1
  403c60:	add	x20, x20, #0x1
  403c64:	cmp	x19, x23
  403c68:	b.cs	403c70 <ferror@plt+0x24a0>  // b.hs, b.nlast
  403c6c:	strb	w22, [x28, x19]
  403c70:	cmp	w21, #0x0
  403c74:	add	x19, x19, #0x1
  403c78:	csel	w26, w26, wzr, ne  // ne = any
  403c7c:	b	4037b0 <ferror@plt+0x1fe0>
  403c80:	cbnz	w10, 403e9c <ferror@plt+0x26cc>
  403c84:	mov	w5, #0x0                   	// #0
  403c88:	ldr	x1, [sp, #192]
  403c8c:	cmp	x23, #0x0
  403c90:	mov	x0, #0x0                   	// #0
  403c94:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403c98:	b.eq	403cdc <ferror@plt+0x250c>  // b.none
  403c9c:	cmp	x23, x19
  403ca0:	b.ls	403cac <ferror@plt+0x24dc>  // b.plast
  403ca4:	mov	w0, #0x27                  	// #39
  403ca8:	strb	w0, [x28, x19]
  403cac:	add	x0, x19, #0x1
  403cb0:	cmp	x23, x0
  403cb4:	b.ls	403cc0 <ferror@plt+0x24f0>  // b.plast
  403cb8:	mov	w1, #0x5c                  	// #92
  403cbc:	strb	w1, [x28, x0]
  403cc0:	add	x1, x19, #0x2
  403cc4:	mov	x0, x23
  403cc8:	cmp	x23, x1
  403ccc:	b.ls	4047e0 <ferror@plt+0x3010>  // b.plast
  403cd0:	ldr	x23, [sp, #192]
  403cd4:	mov	w2, #0x27                  	// #39
  403cd8:	strb	w2, [x28, x1]
  403cdc:	add	x19, x19, #0x3
  403ce0:	mov	w22, #0x27                  	// #39
  403ce4:	mov	w25, #0x0                   	// #0
  403ce8:	str	w21, [sp, #188]
  403cec:	str	x23, [sp, #192]
  403cf0:	mov	x23, x0
  403cf4:	mov	w0, #0x0                   	// #0
  403cf8:	cbnz	w5, 403bfc <ferror@plt+0x242c>
  403cfc:	add	x20, x20, #0x1
  403d00:	cbz	w0, 403c64 <ferror@plt+0x2494>
  403d04:	cmp	x23, x19
  403d08:	b.ls	403d14 <ferror@plt+0x2544>  // b.plast
  403d0c:	mov	w0, #0x27                  	// #39
  403d10:	strb	w0, [x28, x19]
  403d14:	add	x0, x19, #0x1
  403d18:	cmp	x23, x0
  403d1c:	b.ls	403d28 <ferror@plt+0x2558>  // b.plast
  403d20:	mov	w1, #0x27                  	// #39
  403d24:	strb	w1, [x28, x0]
  403d28:	add	x19, x19, #0x2
  403d2c:	mov	w25, #0x0                   	// #0
  403d30:	b	403c64 <ferror@plt+0x2494>
  403d34:	mov	w22, #0x66                  	// #102
  403d38:	mov	w21, #0x0                   	// #0
  403d3c:	nop
  403d40:	cbz	w10, 403c00 <ferror@plt+0x2430>
  403d44:	ldr	w0, [sp, #120]
  403d48:	and	w0, w0, w7
  403d4c:	str	w0, [sp, #120]
  403d50:	ldp	w1, w0, [sp, #116]
  403d54:	cmp	w0, #0x0
  403d58:	mov	w0, #0x4                   	// #4
  403d5c:	csel	w0, w1, w0, eq  // eq = none
  403d60:	str	w0, [sp, #116]
  403d64:	ldr	w4, [sp, #116]
  403d68:	mov	x3, x24
  403d6c:	ldr	x7, [sp, #200]
  403d70:	mov	x2, x27
  403d74:	ldr	x0, [sp, #256]
  403d78:	str	x0, [sp]
  403d7c:	ldr	w0, [sp, #184]
  403d80:	mov	x1, x23
  403d84:	mov	x6, #0x0                   	// #0
  403d88:	and	w5, w0, #0xfffffffd
  403d8c:	mov	x0, x28
  403d90:	bl	4036a8 <ferror@plt+0x1ed8>
  403d94:	mov	x19, x0
  403d98:	mov	x0, x19
  403d9c:	ldp	x29, x30, [sp, #16]
  403da0:	ldp	x19, x20, [sp, #32]
  403da4:	ldp	x21, x22, [sp, #48]
  403da8:	ldp	x23, x24, [sp, #64]
  403dac:	ldp	x25, x26, [sp, #80]
  403db0:	ldp	x27, x28, [sp, #96]
  403db4:	add	sp, sp, #0x100
  403db8:	ret
  403dbc:	mov	w22, #0x62                  	// #98
  403dc0:	mov	w21, #0x0                   	// #0
  403dc4:	b	403d40 <ferror@plt+0x2570>
  403dc8:	mov	w22, #0x61                  	// #97
  403dcc:	mov	w21, #0x0                   	// #0
  403dd0:	b	403d40 <ferror@plt+0x2570>
  403dd4:	ldrb	w22, [x27, x20]
  403dd8:	cmp	w22, #0x7e
  403ddc:	b.ls	403e44 <ferror@plt+0x2674>  // b.plast
  403de0:	ldr	x0, [sp, #176]
  403de4:	mov	w5, #0x0                   	// #0
  403de8:	cmp	x0, #0x1
  403dec:	b.ne	403868 <ferror@plt+0x2098>  // b.any
  403df0:	str	w5, [sp, #128]
  403df4:	str	x12, [sp, #136]
  403df8:	stp	w10, w7, [sp, #148]
  403dfc:	str	w11, [sp, #156]
  403e00:	str	x4, [sp, #160]
  403e04:	bl	4016a0 <__ctype_b_loc@plt>
  403e08:	ldr	x0, [x0]
  403e0c:	ldr	w5, [sp, #128]
  403e10:	ldp	w10, w7, [sp, #148]
  403e14:	ldrh	w21, [x0, w22, uxtw #1]
  403e18:	ldr	w11, [sp, #156]
  403e1c:	ands	w0, w21, #0x4000
  403e20:	ldr	w0, [sp, #120]
  403e24:	cset	w1, eq  // eq = none
  403e28:	ubfx	x21, x21, #14, #1
  403e2c:	and	w1, w0, w1
  403e30:	ldr	x12, [sp, #136]
  403e34:	ldr	x4, [sp, #160]
  403e38:	ldr	x8, [sp, #176]
  403e3c:	cbz	w1, 403e64 <ferror@plt+0x2694>
  403e40:	b	403970 <ferror@plt+0x21a0>
  403e44:	adrp	x0, 408000 <ferror@plt+0x6830>
  403e48:	add	x0, x0, #0xa30
  403e4c:	ldrh	w0, [x0, w22, uxtw #1]
  403e50:	adr	x1, 403e5c <ferror@plt+0x268c>
  403e54:	add	x0, x1, w0, sxth #2
  403e58:	br	x0
  403e5c:	mov	w21, w11
  403e60:	mov	w5, #0x0                   	// #0
  403e64:	ldr	w1, [sp, #124]
  403e68:	mov	w0, w25
  403e6c:	cbz	w1, 403be8 <ferror@plt+0x2418>
  403e70:	mov	w0, w25
  403e74:	cbnz	w10, 403be8 <ferror@plt+0x2418>
  403e78:	mov	w0, w25
  403e7c:	cbnz	w5, 403bfc <ferror@plt+0x242c>
  403e80:	b	403cfc <ferror@plt+0x252c>
  403e84:	mov	w5, #0x0                   	// #0
  403e88:	mov	w21, #0x0                   	// #0
  403e8c:	ldr	w0, [sp, #144]
  403e90:	cbz	w0, 403e64 <ferror@plt+0x2694>
  403e94:	mov	w0, #0x2                   	// #2
  403e98:	str	w0, [sp, #116]
  403e9c:	ldp	w1, w0, [sp, #116]
  403ea0:	cmp	w0, #0x0
  403ea4:	mov	w0, #0x4                   	// #4
  403ea8:	csel	w0, w1, w0, eq  // eq = none
  403eac:	str	w0, [sp, #116]
  403eb0:	b	403d64 <ferror@plt+0x2594>
  403eb4:	ldr	w0, [sp, #116]
  403eb8:	cmp	w0, #0x2
  403ebc:	b.eq	4041e0 <ferror@plt+0x2a10>  // b.none
  403ec0:	mov	w5, #0x0                   	// #0
  403ec4:	ldr	w0, [sp, #116]
  403ec8:	cmp	w0, #0x5
  403ecc:	b.ne	403ef0 <ferror@plt+0x2720>  // b.any
  403ed0:	ldr	w0, [sp, #216]
  403ed4:	cbz	w0, 403ef0 <ferror@plt+0x2720>
  403ed8:	add	x6, x20, #0x2
  403edc:	cmp	x6, x24
  403ee0:	b.cs	403ef0 <ferror@plt+0x2720>  // b.hs, b.nlast
  403ee4:	ldrb	w22, [x3, #1]
  403ee8:	cmp	w22, #0x3f
  403eec:	b.eq	404534 <ferror@plt+0x2d64>  // b.none
  403ef0:	mov	w21, #0x0                   	// #0
  403ef4:	mov	w22, #0x3f                  	// #63
  403ef8:	b	403e64 <ferror@plt+0x2694>
  403efc:	ldr	w0, [sp, #116]
  403f00:	cmp	w0, #0x2
  403f04:	b.eq	403c80 <ferror@plt+0x24b0>  // b.none
  403f08:	mov	w5, #0x0                   	// #0
  403f0c:	mov	w22, #0x27                  	// #39
  403f10:	str	w21, [sp, #188]
  403f14:	b	403e64 <ferror@plt+0x2694>
  403f18:	mov	w5, #0x0                   	// #0
  403f1c:	mov	w0, #0x74                  	// #116
  403f20:	ldr	w1, [sp, #144]
  403f24:	cbnz	w1, 403e94 <ferror@plt+0x26c4>
  403f28:	ldr	w1, [sp, #120]
  403f2c:	cbnz	w1, 403f40 <ferror@plt+0x2770>
  403f30:	mov	w0, w25
  403f34:	mov	w21, #0x0                   	// #0
  403f38:	cbnz	w10, 403be8 <ferror@plt+0x2418>
  403f3c:	b	403e78 <ferror@plt+0x26a8>
  403f40:	mov	w22, w0
  403f44:	mov	w21, #0x0                   	// #0
  403f48:	b	403d40 <ferror@plt+0x2570>
  403f4c:	mov	w5, #0x0                   	// #0
  403f50:	mov	w0, #0x66                  	// #102
  403f54:	b	403f28 <ferror@plt+0x2758>
  403f58:	mov	w5, #0x0                   	// #0
  403f5c:	mov	w0, #0x62                  	// #98
  403f60:	b	403f28 <ferror@plt+0x2758>
  403f64:	ldr	w0, [sp, #120]
  403f68:	cbnz	w0, 403fb0 <ferror@plt+0x27e0>
  403f6c:	ldr	w0, [sp, #212]
  403f70:	mov	w5, #0x0                   	// #0
  403f74:	cbz	w0, 403f30 <ferror@plt+0x2760>
  403f78:	add	x20, x20, #0x1
  403f7c:	b	4037b0 <ferror@plt+0x1fe0>
  403f80:	ldrb	w22, [x3]
  403f84:	cmp	w22, #0x7e
  403f88:	b.hi	403de0 <ferror@plt+0x2610>  // b.pmore
  403f8c:	adrp	x0, 408000 <ferror@plt+0x6830>
  403f90:	add	x0, x0, #0xb30
  403f94:	ldrh	w0, [x0, w22, uxtw #1]
  403f98:	adr	x1, 403fa4 <ferror@plt+0x27d4>
  403f9c:	add	x0, x1, w0, sxth #2
  403fa0:	br	x0
  403fa4:	mov	w5, #0x0                   	// #0
  403fa8:	mov	w21, #0x0                   	// #0
  403fac:	b	403e64 <ferror@plt+0x2694>
  403fb0:	cbnz	w10, 40427c <ferror@plt+0x2aac>
  403fb4:	mov	w5, #0x0                   	// #0
  403fb8:	eor	w0, w25, #0x1
  403fbc:	ands	w0, w7, w0
  403fc0:	b.eq	40417c <ferror@plt+0x29ac>  // b.none
  403fc4:	cmp	x23, x19
  403fc8:	b.ls	403fd4 <ferror@plt+0x2804>  // b.plast
  403fcc:	mov	w1, #0x27                  	// #39
  403fd0:	strb	w1, [x28, x19]
  403fd4:	add	x1, x19, #0x1
  403fd8:	cmp	x23, x1
  403fdc:	b.ls	403fe8 <ferror@plt+0x2818>  // b.plast
  403fe0:	mov	w2, #0x24                  	// #36
  403fe4:	strb	w2, [x28, x1]
  403fe8:	add	x1, x19, #0x2
  403fec:	cmp	x23, x1
  403ff0:	b.ls	403ffc <ferror@plt+0x282c>  // b.plast
  403ff4:	mov	w2, #0x27                  	// #39
  403ff8:	strb	w2, [x28, x1]
  403ffc:	add	x1, x19, #0x3
  404000:	cmp	x23, x1
  404004:	b.ls	404248 <ferror@plt+0x2a78>  // b.plast
  404008:	mov	w25, w0
  40400c:	mov	w0, #0x5c                  	// #92
  404010:	strb	w0, [x28, x1]
  404014:	ldr	w0, [sp, #116]
  404018:	add	x19, x1, #0x1
  40401c:	cmp	w0, #0x2
  404020:	b.eq	404250 <ferror@plt+0x2a80>  // b.none
  404024:	add	x0, x20, #0x1
  404028:	cmp	x0, x24
  40402c:	b.cs	404264 <ferror@plt+0x2a94>  // b.hs, b.nlast
  404030:	ldrb	w2, [x27, x0]
  404034:	mov	w22, #0x30                  	// #48
  404038:	mov	w0, #0x0                   	// #0
  40403c:	sub	w2, w2, #0x30
  404040:	and	w2, w2, #0xff
  404044:	cmp	w2, #0x9
  404048:	b.ls	4042c4 <ferror@plt+0x2af4>  // b.plast
  40404c:	ldr	w1, [sp, #124]
  404050:	mov	w21, #0x0                   	// #0
  404054:	cbz	w1, 403be8 <ferror@plt+0x2418>
  404058:	cbnz	w5, 403bfc <ferror@plt+0x242c>
  40405c:	b	403cfc <ferror@plt+0x252c>
  404060:	cbnz	w0, 404844 <ferror@plt+0x3074>
  404064:	ldr	w0, [sp, #184]
  404068:	mov	w5, #0x1                   	// #1
  40406c:	mov	w7, #0x0                   	// #0
  404070:	mov	w11, #0x0                   	// #0
  404074:	and	w1, w0, w5
  404078:	mov	w25, #0x0                   	// #0
  40407c:	and	w0, w0, #0x4
  404080:	mov	w10, #0x0                   	// #0
  404084:	mov	x12, #0x0                   	// #0
  404088:	mov	x19, #0x0                   	// #0
  40408c:	stp	wzr, w5, [sp, #120]
  404090:	str	wzr, [sp, #144]
  404094:	str	xzr, [sp, #168]
  404098:	str	wzr, [sp, #188]
  40409c:	str	xzr, [sp, #192]
  4040a0:	stp	wzr, w1, [sp, #208]
  4040a4:	str	w0, [sp, #216]
  4040a8:	b	4037a0 <ferror@plt+0x1fd0>
  4040ac:	cmp	w0, #0x5
  4040b0:	b.ne	404114 <ferror@plt+0x2944>  // b.any
  4040b4:	ldr	w0, [sp, #184]
  4040b8:	and	w1, w0, #0x1
  4040bc:	and	w0, w0, #0x4
  4040c0:	stp	w1, w0, [sp, #212]
  4040c4:	cbnz	w20, 4045bc <ferror@plt+0x2dec>
  4040c8:	cbz	x23, 4044d8 <ferror@plt+0x2d08>
  4040cc:	mov	w11, #0x1                   	// #1
  4040d0:	mov	w0, #0x22                  	// #34
  4040d4:	mov	x12, #0x1                   	// #1
  4040d8:	adrp	x1, 408000 <ferror@plt+0x6830>
  4040dc:	mov	w5, w11
  4040e0:	add	x1, x1, #0x888
  4040e4:	mov	x19, x12
  4040e8:	mov	w7, #0x0                   	// #0
  4040ec:	mov	w25, #0x0                   	// #0
  4040f0:	mov	w10, #0x0                   	// #0
  4040f4:	strb	w0, [x28]
  4040f8:	stp	w11, wzr, [sp, #120]
  4040fc:	str	wzr, [sp, #144]
  404100:	str	x1, [sp, #168]
  404104:	str	wzr, [sp, #188]
  404108:	str	xzr, [sp, #192]
  40410c:	str	wzr, [sp, #208]
  404110:	b	4037a0 <ferror@plt+0x1fd0>
  404114:	cmp	w0, #0x6
  404118:	b.ne	404844 <ferror@plt+0x3074>  // b.any
  40411c:	mov	w0, #0x1                   	// #1
  404120:	mov	w1, w0
  404124:	adrp	x0, 408000 <ferror@plt+0x6830>
  404128:	add	x0, x0, #0x888
  40412c:	str	x0, [sp, #168]
  404130:	mov	w11, w1
  404134:	ldr	w0, [sp, #184]
  404138:	mov	w5, w1
  40413c:	mov	w10, w1
  404140:	stp	w1, wzr, [sp, #120]
  404144:	str	w1, [sp, #208]
  404148:	and	w1, w0, w1
  40414c:	and	w0, w0, #0x4
  404150:	mov	w7, #0x0                   	// #0
  404154:	mov	w25, #0x0                   	// #0
  404158:	mov	x12, #0x1                   	// #1
  40415c:	mov	x19, #0x0                   	// #0
  404160:	str	wzr, [sp, #144]
  404164:	str	wzr, [sp, #188]
  404168:	str	xzr, [sp, #192]
  40416c:	stp	w1, w0, [sp, #212]
  404170:	mov	w0, #0x5                   	// #5
  404174:	str	w0, [sp, #116]
  404178:	b	4037a0 <ferror@plt+0x1fd0>
  40417c:	mov	x1, x19
  404180:	cmp	x23, x19
  404184:	b.ls	404014 <ferror@plt+0x2844>  // b.plast
  404188:	mov	w0, w25
  40418c:	mov	w25, w0
  404190:	mov	w0, #0x5c                  	// #92
  404194:	strb	w0, [x28, x1]
  404198:	b	404014 <ferror@plt+0x2844>
  40419c:	mov	w5, #0x0                   	// #0
  4041a0:	cmp	x24, #0x1
  4041a4:	cset	w0, ne  // ne = any
  4041a8:	cmn	x24, #0x1
  4041ac:	b.eq	4041c0 <ferror@plt+0x29f0>  // b.none
  4041b0:	cbnz	w0, 403fa8 <ferror@plt+0x27d8>
  4041b4:	cbz	x20, 403e8c <ferror@plt+0x26bc>
  4041b8:	mov	w21, #0x0                   	// #0
  4041bc:	b	403e64 <ferror@plt+0x2694>
  4041c0:	ldrb	w0, [x27, #1]
  4041c4:	cmp	w0, #0x0
  4041c8:	cset	w0, ne  // ne = any
  4041cc:	cbnz	w0, 403fa8 <ferror@plt+0x27d8>
  4041d0:	b	4041b4 <ferror@plt+0x29e4>
  4041d4:	mov	w5, #0x0                   	// #0
  4041d8:	cbnz	x20, 4041b8 <ferror@plt+0x29e8>
  4041dc:	b	403e8c <ferror@plt+0x26bc>
  4041e0:	cbnz	w10, 403e9c <ferror@plt+0x26cc>
  4041e4:	mov	w5, #0x0                   	// #0
  4041e8:	mov	w0, w25
  4041ec:	mov	w21, #0x0                   	// #0
  4041f0:	mov	w22, #0x3f                  	// #63
  4041f4:	cbnz	w5, 403bfc <ferror@plt+0x242c>
  4041f8:	b	403cfc <ferror@plt+0x252c>
  4041fc:	cmp	x0, #0x1
  404200:	b.eq	403910 <ferror@plt+0x2140>  // b.none
  404204:	add	x2, x25, #0x1
  404208:	add	x0, x27, x0
  40420c:	add	x2, x27, x2
  404210:	add	x9, x0, x25
  404214:	b	404224 <ferror@plt+0x2a54>
  404218:	add	x2, x2, #0x1
  40421c:	cmp	x9, x2
  404220:	b.eq	403910 <ferror@plt+0x2140>  // b.none
  404224:	ldrb	w0, [x2]
  404228:	sub	w0, w0, #0x5b
  40422c:	and	w0, w0, #0xff
  404230:	cmp	w0, #0x21
  404234:	b.hi	404218 <ferror@plt+0x2a48>  // b.pmore
  404238:	lsl	x0, x6, x0
  40423c:	tst	x0, x13
  404240:	b.eq	404218 <ferror@plt+0x2a48>  // b.none
  404244:	b	403e94 <ferror@plt+0x26c4>
  404248:	add	x19, x19, #0x4
  40424c:	mov	w25, w0
  404250:	mov	w0, #0x0                   	// #0
  404254:	mov	w21, #0x0                   	// #0
  404258:	mov	w22, #0x30                  	// #48
  40425c:	cbnz	w5, 403bfc <ferror@plt+0x242c>
  404260:	b	403cfc <ferror@plt+0x252c>
  404264:	ldr	w1, [sp, #124]
  404268:	mov	w0, #0x0                   	// #0
  40426c:	mov	w22, #0x30                  	// #48
  404270:	mov	w21, #0x0                   	// #0
  404274:	cbz	w1, 403be8 <ferror@plt+0x2418>
  404278:	b	404058 <ferror@plt+0x2888>
  40427c:	str	w7, [sp, #120]
  404280:	b	403e9c <ferror@plt+0x26cc>
  404284:	mov	w5, w11
  404288:	mov	w21, #0x0                   	// #0
  40428c:	b	403e64 <ferror@plt+0x2694>
  404290:	mov	w1, w19
  404294:	adrp	x0, 408000 <ferror@plt+0x6830>
  404298:	add	x0, x0, #0x8b8
  40429c:	str	w10, [sp, #120]
  4042a0:	bl	403540 <ferror@plt+0x1d70>
  4042a4:	str	x0, [sp, #200]
  4042a8:	adrp	x1, 408000 <ferror@plt+0x6830>
  4042ac:	add	x0, x1, #0x8b0
  4042b0:	mov	w1, w19
  4042b4:	bl	403540 <ferror@plt+0x1d70>
  4042b8:	ldr	w10, [sp, #120]
  4042bc:	str	x0, [sp, #256]
  4042c0:	b	40373c <ferror@plt+0x1f6c>
  4042c4:	cmp	x23, x19
  4042c8:	b.ls	4042d0 <ferror@plt+0x2b00>  // b.plast
  4042cc:	strb	w22, [x28, x19]
  4042d0:	add	x0, x1, #0x2
  4042d4:	cmp	x23, x0
  4042d8:	b.ls	4042e4 <ferror@plt+0x2b14>  // b.plast
  4042dc:	mov	w2, #0x30                  	// #48
  4042e0:	strb	w2, [x28, x0]
  4042e4:	add	x19, x1, #0x3
  4042e8:	mov	w0, #0x0                   	// #0
  4042ec:	mov	w22, #0x30                  	// #48
  4042f0:	b	40404c <ferror@plt+0x287c>
  4042f4:	mov	w5, #0x0                   	// #0
  4042f8:	ldr	w0, [sp, #116]
  4042fc:	cmp	w0, #0x2
  404300:	b.eq	404380 <ferror@plt+0x2bb0>  // b.none
  404304:	ldr	w1, [sp, #208]
  404308:	mov	w22, #0x5c                  	// #92
  40430c:	mov	w0, w22
  404310:	cbz	w1, 403f28 <ferror@plt+0x2758>
  404314:	add	x20, x20, #0x1
  404318:	mov	w0, w25
  40431c:	mov	w21, #0x0                   	// #0
  404320:	b	403d00 <ferror@plt+0x2530>
  404324:	mov	w5, #0x0                   	// #0
  404328:	mov	w0, #0x76                  	// #118
  40432c:	b	403f28 <ferror@plt+0x2758>
  404330:	mov	w21, w11
  404334:	mov	w5, #0x0                   	// #0
  404338:	b	403e8c <ferror@plt+0x26bc>
  40433c:	mov	w5, #0x0                   	// #0
  404340:	mov	w0, #0x72                  	// #114
  404344:	b	403f20 <ferror@plt+0x2750>
  404348:	mov	w5, #0x0                   	// #0
  40434c:	mov	w0, #0x6e                  	// #110
  404350:	b	403f20 <ferror@plt+0x2750>
  404354:	mov	w5, #0x0                   	// #0
  404358:	mov	w0, #0x61                  	// #97
  40435c:	b	403f28 <ferror@plt+0x2758>
  404360:	mov	w5, #0x0                   	// #0
  404364:	mov	w22, #0xa                   	// #10
  404368:	mov	w0, #0x6e                  	// #110
  40436c:	b	403f28 <ferror@plt+0x2758>
  404370:	mov	w5, #0x0                   	// #0
  404374:	mov	w22, #0xd                   	// #13
  404378:	mov	w0, #0x72                  	// #114
  40437c:	b	403f28 <ferror@plt+0x2758>
  404380:	cbnz	w10, 403e9c <ferror@plt+0x26cc>
  404384:	add	x20, x20, #0x1
  404388:	mov	w0, w25
  40438c:	mov	w21, #0x0                   	// #0
  404390:	mov	w22, #0x5c                  	// #92
  404394:	b	403d00 <ferror@plt+0x2530>
  404398:	ldr	w0, [sp, #184]
  40439c:	and	w1, w0, #0x1
  4043a0:	and	w0, w0, #0x4
  4043a4:	stp	w1, w0, [sp, #212]
  4043a8:	cbnz	w20, 404454 <ferror@plt+0x2c84>
  4043ac:	mov	w0, #0x1                   	// #1
  4043b0:	str	w0, [sp, #120]
  4043b4:	cbnz	x23, 40482c <ferror@plt+0x305c>
  4043b8:	mov	w0, #0x1                   	// #1
  4043bc:	mov	w5, w0
  4043c0:	mov	w7, w0
  4043c4:	adrp	x0, 408000 <ferror@plt+0x6830>
  4043c8:	add	x0, x0, #0x8b0
  4043cc:	mov	x12, #0x1                   	// #1
  4043d0:	mov	w11, #0x0                   	// #0
  4043d4:	mov	x19, x12
  4043d8:	mov	w25, #0x0                   	// #0
  4043dc:	mov	w10, #0x0                   	// #0
  4043e0:	str	w5, [sp, #124]
  4043e4:	str	wzr, [sp, #144]
  4043e8:	str	x0, [sp, #168]
  4043ec:	mov	w0, #0x2                   	// #2
  4043f0:	str	w0, [sp, #116]
  4043f4:	str	wzr, [sp, #188]
  4043f8:	str	xzr, [sp, #192]
  4043fc:	str	wzr, [sp, #208]
  404400:	b	4037a0 <ferror@plt+0x1fd0>
  404404:	ldr	w0, [sp, #184]
  404408:	mov	w11, #0x1                   	// #1
  40440c:	mov	w7, #0x0                   	// #0
  404410:	mov	w5, w11
  404414:	and	w1, w0, w11
  404418:	mov	w25, #0x0                   	// #0
  40441c:	and	w0, w0, #0x4
  404420:	mov	w10, #0x0                   	// #0
  404424:	mov	x12, #0x0                   	// #0
  404428:	mov	x19, #0x0                   	// #0
  40442c:	stp	w11, wzr, [sp, #120]
  404430:	str	wzr, [sp, #144]
  404434:	str	xzr, [sp, #168]
  404438:	str	wzr, [sp, #188]
  40443c:	str	xzr, [sp, #192]
  404440:	stp	wzr, w1, [sp, #208]
  404444:	str	w0, [sp, #216]
  404448:	b	4037a0 <ferror@plt+0x1fd0>
  40444c:	mov	w5, #0x0                   	// #0
  404450:	b	403a2c <ferror@plt+0x225c>
  404454:	mov	w1, #0x1                   	// #1
  404458:	mov	w10, w1
  40445c:	mov	w7, w1
  404460:	mov	w5, w1
  404464:	adrp	x0, 408000 <ferror@plt+0x6830>
  404468:	add	x0, x0, #0x8b0
  40446c:	str	w1, [sp, #124]
  404470:	str	w1, [sp, #144]
  404474:	str	x0, [sp, #168]
  404478:	mov	w0, #0x2                   	// #2
  40447c:	mov	w11, #0x0                   	// #0
  404480:	mov	w25, #0x0                   	// #0
  404484:	mov	x12, #0x1                   	// #1
  404488:	mov	x19, #0x0                   	// #0
  40448c:	stp	w0, wzr, [sp, #116]
  404490:	str	wzr, [sp, #188]
  404494:	str	xzr, [sp, #192]
  404498:	str	wzr, [sp, #208]
  40449c:	b	4037a0 <ferror@plt+0x1fd0>
  4044a0:	ldr	w1, [sp, #184]
  4044a4:	mov	w10, w0
  4044a8:	mov	w7, w0
  4044ac:	mov	w5, w0
  4044b0:	str	w0, [sp, #124]
  4044b4:	and	w2, w1, #0x1
  4044b8:	str	w0, [sp, #144]
  4044bc:	adrp	x0, 408000 <ferror@plt+0x6830>
  4044c0:	add	x0, x0, #0x8b0
  4044c4:	str	x0, [sp, #168]
  4044c8:	and	w0, w1, #0x4
  4044cc:	str	w2, [sp, #212]
  4044d0:	str	w0, [sp, #216]
  4044d4:	b	404478 <ferror@plt+0x2ca8>
  4044d8:	mov	w11, #0x1                   	// #1
  4044dc:	mov	x12, #0x1                   	// #1
  4044e0:	adrp	x0, 408000 <ferror@plt+0x6830>
  4044e4:	mov	w5, w11
  4044e8:	add	x0, x0, #0x888
  4044ec:	mov	x19, x12
  4044f0:	mov	w7, #0x0                   	// #0
  4044f4:	mov	w25, #0x0                   	// #0
  4044f8:	mov	w10, #0x0                   	// #0
  4044fc:	stp	w11, wzr, [sp, #120]
  404500:	str	wzr, [sp, #144]
  404504:	str	x0, [sp, #168]
  404508:	str	wzr, [sp, #188]
  40450c:	str	xzr, [sp, #192]
  404510:	str	wzr, [sp, #208]
  404514:	b	4037a0 <ferror@plt+0x1fd0>
  404518:	ldr	w0, [sp, #184]
  40451c:	and	w1, w0, #0x1
  404520:	and	w0, w0, #0x4
  404524:	stp	w1, w0, [sp, #212]
  404528:	cbnz	w20, 4047e8 <ferror@plt+0x3018>
  40452c:	str	wzr, [sp, #120]
  404530:	b	4043b4 <ferror@plt+0x2be4>
  404534:	ldrb	w2, [x27, x6]
  404538:	cmp	w2, #0x3e
  40453c:	b.hi	403fa8 <ferror@plt+0x27d8>  // b.pmore
  404540:	mov	x1, #0x1                   	// #1
  404544:	mov	x0, #0xa38200000000        	// #179778741075968
  404548:	movk	x0, #0x7000, lsl #48
  40454c:	lsl	x1, x1, x2
  404550:	mov	w21, #0x0                   	// #0
  404554:	tst	x1, x0
  404558:	b.eq	403e64 <ferror@plt+0x2694>  // b.none
  40455c:	cbnz	w10, 403d64 <ferror@plt+0x2594>
  404560:	cmp	x23, x19
  404564:	b.ls	40456c <ferror@plt+0x2d9c>  // b.plast
  404568:	strb	w22, [x28, x19]
  40456c:	add	x0, x19, #0x1
  404570:	cmp	x23, x0
  404574:	b.ls	404580 <ferror@plt+0x2db0>  // b.plast
  404578:	mov	w1, #0x22                  	// #34
  40457c:	strb	w1, [x28, x0]
  404580:	add	x0, x19, #0x2
  404584:	cmp	x23, x0
  404588:	b.ls	404594 <ferror@plt+0x2dc4>  // b.plast
  40458c:	mov	w1, #0x22                  	// #34
  404590:	strb	w1, [x28, x0]
  404594:	add	x0, x19, #0x3
  404598:	cmp	x23, x0
  40459c:	b.ls	4045a8 <ferror@plt+0x2dd8>  // b.plast
  4045a0:	mov	w1, #0x3f                  	// #63
  4045a4:	strb	w1, [x28, x0]
  4045a8:	add	x19, x19, #0x4
  4045ac:	mov	w22, w2
  4045b0:	mov	x20, x6
  4045b4:	mov	w0, w25
  4045b8:	b	40404c <ferror@plt+0x287c>
  4045bc:	mov	w0, #0x1                   	// #1
  4045c0:	mov	w1, w0
  4045c4:	mov	w11, w1
  4045c8:	adrp	x0, 408000 <ferror@plt+0x6830>
  4045cc:	mov	w5, w1
  4045d0:	add	x0, x0, #0x888
  4045d4:	mov	w10, w1
  4045d8:	mov	w7, #0x0                   	// #0
  4045dc:	mov	w25, #0x0                   	// #0
  4045e0:	mov	x12, #0x1                   	// #1
  4045e4:	mov	x19, #0x0                   	// #0
  4045e8:	stp	w1, wzr, [sp, #120]
  4045ec:	str	wzr, [sp, #144]
  4045f0:	str	x0, [sp, #168]
  4045f4:	str	wzr, [sp, #188]
  4045f8:	str	xzr, [sp, #192]
  4045fc:	str	w1, [sp, #208]
  404600:	b	4037a0 <ferror@plt+0x1fd0>
  404604:	mov	w5, w11
  404608:	cbnz	x20, 4041b8 <ferror@plt+0x29e8>
  40460c:	b	403e8c <ferror@plt+0x26bc>
  404610:	mov	w5, w11
  404614:	b	4041a0 <ferror@plt+0x29d0>
  404618:	mov	w5, w11
  40461c:	b	404374 <ferror@plt+0x2ba4>
  404620:	mov	w5, w11
  404624:	mov	w0, #0x76                  	// #118
  404628:	b	403f28 <ferror@plt+0x2758>
  40462c:	mov	w5, w11
  404630:	b	4042f8 <ferror@plt+0x2b28>
  404634:	ldr	w0, [sp, #116]
  404638:	mov	w5, w11
  40463c:	cmp	w0, #0x2
  404640:	b.ne	403ec4 <ferror@plt+0x26f4>  // b.any
  404644:	b	4041e8 <ferror@plt+0x2a18>
  404648:	mov	w5, w11
  40464c:	mov	w21, w11
  404650:	b	403e8c <ferror@plt+0x26bc>
  404654:	mov	w5, w11
  404658:	b	404364 <ferror@plt+0x2b94>
  40465c:	mov	w5, w11
  404660:	mov	w0, #0x74                  	// #116
  404664:	b	403f20 <ferror@plt+0x2750>
  404668:	mov	w5, w11
  40466c:	b	403fb8 <ferror@plt+0x27e8>
  404670:	ldr	w0, [sp, #116]
  404674:	mov	w5, w11
  404678:	cmp	w0, #0x2
  40467c:	b.ne	403f0c <ferror@plt+0x273c>  // b.any
  404680:	b	403c88 <ferror@plt+0x24b8>
  404684:	ldr	x0, [sp, #200]
  404688:	ldrb	w0, [x0]
  40468c:	cbz	w0, 403744 <ferror@plt+0x1f74>
  404690:	cmp	x23, x19
  404694:	b.ls	4046b4 <ferror@plt+0x2ee4>  // b.plast
  404698:	strb	w0, [x28, x19]
  40469c:	add	x19, x19, #0x1
  4046a0:	ldr	x0, [sp, #200]
  4046a4:	ldrb	w0, [x0, x19]
  4046a8:	cbz	w0, 403744 <ferror@plt+0x1f74>
  4046ac:	cmp	x23, x19
  4046b0:	b.hi	404698 <ferror@plt+0x2ec8>  // b.pmore
  4046b4:	ldr	x0, [sp, #200]
  4046b8:	add	x19, x19, #0x1
  4046bc:	ldrb	w0, [x0, x19]
  4046c0:	cbnz	w0, 404690 <ferror@plt+0x2ec0>
  4046c4:	b	403744 <ferror@plt+0x1f74>
  4046c8:	mov	x8, x21
  4046cc:	ldr	w1, [sp, #120]
  4046d0:	ldr	w10, [sp, #136]
  4046d4:	mov	w21, #0x0                   	// #0
  4046d8:	ldp	w25, w5, [sp, #148]
  4046dc:	ldp	w7, w11, [sp, #156]
  4046e0:	ldr	w22, [sp, #220]
  4046e4:	ldr	x12, [sp, #128]
  4046e8:	ldp	x19, x4, [sp, #224]
  4046ec:	b	403960 <ferror@plt+0x2190>
  4046f0:	ldr	w5, [sp, #124]
  4046f4:	mov	w0, w25
  4046f8:	mov	w21, w5
  4046fc:	b	403e7c <ferror@plt+0x26ac>
  404700:	mov	x9, x25
  404704:	cmp	x25, x24
  404708:	ldr	w10, [sp, #136]
  40470c:	mov	x8, x21
  404710:	ldp	w25, w5, [sp, #148]
  404714:	ldp	w7, w11, [sp, #156]
  404718:	ldr	w22, [sp, #220]
  40471c:	ldr	x12, [sp, #128]
  404720:	ldp	x19, x4, [sp, #224]
  404724:	b.cc	40473c <ferror@plt+0x2f6c>  // b.lo, b.ul, b.last
  404728:	b	404744 <ferror@plt+0x2f74>
  40472c:	add	x8, x8, #0x1
  404730:	add	x9, x20, x8
  404734:	cmp	x24, x9
  404738:	b.ls	404744 <ferror@plt+0x2f74>  // b.plast
  40473c:	ldrb	w0, [x27, x9]
  404740:	cbnz	w0, 40472c <ferror@plt+0x2f5c>
  404744:	ldr	w1, [sp, #120]
  404748:	mov	w21, #0x0                   	// #0
  40474c:	b	403960 <ferror@plt+0x2190>
  404750:	mov	w7, w10
  404754:	ldr	x0, [sp, #168]
  404758:	cmp	x0, #0x0
  40475c:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  404760:	b.eq	404788 <ferror@plt+0x2fb8>  // b.none
  404764:	ldrb	w1, [x0]
  404768:	cbz	w1, 404788 <ferror@plt+0x2fb8>
  40476c:	sub	x0, x0, x19
  404770:	cmp	x23, x19
  404774:	b.ls	404798 <ferror@plt+0x2fc8>  // b.plast
  404778:	strb	w1, [x28, x19]
  40477c:	add	x19, x19, #0x1
  404780:	ldrb	w1, [x0, x19]
  404784:	cbnz	w1, 404770 <ferror@plt+0x2fa0>
  404788:	cmp	x23, x19
  40478c:	b.ls	403d98 <ferror@plt+0x25c8>  // b.plast
  404790:	strb	wzr, [x28, x19]
  404794:	b	403d98 <ferror@plt+0x25c8>
  404798:	add	x19, x19, #0x1
  40479c:	ldrb	w1, [x0, x19]
  4047a0:	cbnz	w1, 404770 <ferror@plt+0x2fa0>
  4047a4:	b	404788 <ferror@plt+0x2fb8>
  4047a8:	ldr	w7, [sp, #188]
  4047ac:	b	404754 <ferror@plt+0x2f84>
  4047b0:	ldp	x1, x7, [sp, #192]
  4047b4:	mov	x6, x4
  4047b8:	ldr	w5, [sp, #184]
  4047bc:	mov	x3, x24
  4047c0:	ldr	x0, [sp, #256]
  4047c4:	str	x0, [sp]
  4047c8:	mov	x2, x27
  4047cc:	mov	x0, x28
  4047d0:	mov	w4, #0x5                   	// #5
  4047d4:	bl	4036a8 <ferror@plt+0x1ed8>
  4047d8:	mov	x19, x0
  4047dc:	b	403d98 <ferror@plt+0x25c8>
  4047e0:	ldr	x23, [sp, #192]
  4047e4:	b	403cdc <ferror@plt+0x250c>
  4047e8:	mov	w1, #0x1                   	// #1
  4047ec:	adrp	x0, 408000 <ferror@plt+0x6830>
  4047f0:	mov	w10, w1
  4047f4:	add	x0, x0, #0x8b0
  4047f8:	mov	w7, w1
  4047fc:	mov	w5, w1
  404800:	mov	w11, #0x0                   	// #0
  404804:	mov	w25, #0x0                   	// #0
  404808:	mov	x12, #0x1                   	// #1
  40480c:	mov	x19, #0x0                   	// #0
  404810:	stp	wzr, w1, [sp, #120]
  404814:	str	w1, [sp, #144]
  404818:	str	x0, [sp, #168]
  40481c:	str	wzr, [sp, #188]
  404820:	str	xzr, [sp, #192]
  404824:	str	wzr, [sp, #208]
  404828:	b	4037a0 <ferror@plt+0x1fd0>
  40482c:	mov	w25, #0x0                   	// #0
  404830:	mov	w0, #0x0                   	// #0
  404834:	mov	w5, #0x1                   	// #1
  404838:	mov	x1, #0x0                   	// #0
  40483c:	str	x23, [sp, #192]
  404840:	b	403b6c <ferror@plt+0x239c>
  404844:	bl	401610 <abort@plt>
  404848:	sub	sp, sp, #0x80
  40484c:	stp	x29, x30, [sp, #16]
  404850:	add	x29, sp, #0x10
  404854:	stp	x19, x20, [sp, #32]
  404858:	mov	w19, w0
  40485c:	mov	x20, x3
  404860:	stp	x21, x22, [sp, #48]
  404864:	stp	x23, x24, [sp, #64]
  404868:	mov	x23, x1
  40486c:	mov	x24, x2
  404870:	stp	x25, x26, [sp, #80]
  404874:	stp	x27, x28, [sp, #96]
  404878:	bl	4017a0 <__errno_location@plt>
  40487c:	mov	x22, x0
  404880:	ldr	w0, [x0]
  404884:	adrp	x27, 41b000 <ferror@plt+0x19830>
  404888:	str	w0, [sp, #116]
  40488c:	ldr	x21, [x27, #496]
  404890:	tbnz	w19, #31, 4049e8 <ferror@plt+0x3218>
  404894:	add	x26, x27, #0x1f0
  404898:	ldr	w0, [x26, #8]
  40489c:	cmp	w0, w19
  4048a0:	b.gt	4048f0 <ferror@plt+0x3120>
  4048a4:	mov	w0, #0x7fffffff            	// #2147483647
  4048a8:	cmp	w19, w0
  4048ac:	b.eq	4049e4 <ferror@plt+0x3214>  // b.none
  4048b0:	add	w28, w19, #0x1
  4048b4:	add	x0, x26, #0x10
  4048b8:	cmp	x21, x0
  4048bc:	sbfiz	x1, x28, #4, #32
  4048c0:	b.eq	4049c8 <ferror@plt+0x31f8>  // b.none
  4048c4:	mov	x0, x21
  4048c8:	bl	407290 <ferror@plt+0x5ac0>
  4048cc:	mov	x21, x0
  4048d0:	str	x0, [x27, #496]
  4048d4:	ldr	w0, [x26, #8]
  4048d8:	mov	w1, #0x0                   	// #0
  4048dc:	sub	w2, w28, w0
  4048e0:	add	x0, x21, w0, sxtw #4
  4048e4:	sbfiz	x2, x2, #4, #32
  4048e8:	bl	4015b0 <memset@plt>
  4048ec:	str	w28, [x26, #8]
  4048f0:	sbfiz	x19, x19, #4, #32
  4048f4:	add	x26, x20, #0x8
  4048f8:	add	x0, x21, x19
  4048fc:	str	x0, [sp, #120]
  404900:	ldp	w4, w5, [x20]
  404904:	mov	x6, x26
  404908:	ldr	x7, [x20, #40]
  40490c:	orr	w25, w5, #0x1
  404910:	ldr	x27, [x21, x19]
  404914:	mov	x3, x24
  404918:	ldr	x28, [x0, #8]
  40491c:	mov	x1, x27
  404920:	ldr	x0, [x20, #48]
  404924:	str	x0, [sp]
  404928:	mov	x2, x23
  40492c:	mov	w5, w25
  404930:	mov	x0, x28
  404934:	bl	4036a8 <ferror@plt+0x1ed8>
  404938:	cmp	x27, x0
  40493c:	b.hi	40499c <ferror@plt+0x31cc>  // b.pmore
  404940:	add	x27, x0, #0x1
  404944:	str	x27, [x21, x19]
  404948:	adrp	x0, 41b000 <ferror@plt+0x19830>
  40494c:	add	x0, x0, #0x310
  404950:	cmp	x28, x0
  404954:	b.eq	404960 <ferror@plt+0x3190>  // b.none
  404958:	mov	x0, x28
  40495c:	bl	4016c0 <free@plt>
  404960:	mov	x0, x27
  404964:	bl	407260 <ferror@plt+0x5a90>
  404968:	ldr	x1, [sp, #120]
  40496c:	mov	x28, x0
  404970:	ldr	w4, [x20]
  404974:	mov	x6, x26
  404978:	ldr	x7, [x20, #40]
  40497c:	str	x0, [x1, #8]
  404980:	ldr	x1, [x20, #48]
  404984:	str	x1, [sp]
  404988:	mov	w5, w25
  40498c:	mov	x3, x24
  404990:	mov	x2, x23
  404994:	mov	x1, x27
  404998:	bl	4036a8 <ferror@plt+0x1ed8>
  40499c:	ldr	w0, [sp, #116]
  4049a0:	ldp	x29, x30, [sp, #16]
  4049a4:	ldp	x19, x20, [sp, #32]
  4049a8:	ldp	x23, x24, [sp, #64]
  4049ac:	ldp	x25, x26, [sp, #80]
  4049b0:	str	w0, [x22]
  4049b4:	mov	x0, x28
  4049b8:	ldp	x21, x22, [sp, #48]
  4049bc:	ldp	x27, x28, [sp, #96]
  4049c0:	add	sp, sp, #0x80
  4049c4:	ret
  4049c8:	mov	x0, #0x0                   	// #0
  4049cc:	bl	407290 <ferror@plt+0x5ac0>
  4049d0:	mov	x21, x0
  4049d4:	str	x0, [x27, #496]
  4049d8:	ldp	x0, x1, [x26, #16]
  4049dc:	stp	x0, x1, [x21]
  4049e0:	b	4048d4 <ferror@plt+0x3104>
  4049e4:	bl	407428 <ferror@plt+0x5c58>
  4049e8:	bl	401610 <abort@plt>
  4049ec:	nop
  4049f0:	stp	x29, x30, [sp, #-48]!
  4049f4:	mov	x29, sp
  4049f8:	stp	x19, x20, [sp, #16]
  4049fc:	mov	x20, x0
  404a00:	str	x21, [sp, #32]
  404a04:	bl	4017a0 <__errno_location@plt>
  404a08:	adrp	x2, 41b000 <ferror@plt+0x19830>
  404a0c:	mov	x19, x0
  404a10:	add	x2, x2, #0x310
  404a14:	cmp	x20, #0x0
  404a18:	add	x2, x2, #0x100
  404a1c:	mov	x1, #0x38                  	// #56
  404a20:	ldr	w21, [x19]
  404a24:	csel	x0, x2, x20, eq  // eq = none
  404a28:	bl	4073a8 <ferror@plt+0x5bd8>
  404a2c:	str	w21, [x19]
  404a30:	ldp	x19, x20, [sp, #16]
  404a34:	ldr	x21, [sp, #32]
  404a38:	ldp	x29, x30, [sp], #48
  404a3c:	ret
  404a40:	adrp	x1, 41b000 <ferror@plt+0x19830>
  404a44:	add	x1, x1, #0x310
  404a48:	cmp	x0, #0x0
  404a4c:	add	x1, x1, #0x100
  404a50:	csel	x0, x1, x0, eq  // eq = none
  404a54:	ldr	w0, [x0]
  404a58:	ret
  404a5c:	nop
  404a60:	adrp	x2, 41b000 <ferror@plt+0x19830>
  404a64:	add	x2, x2, #0x310
  404a68:	cmp	x0, #0x0
  404a6c:	add	x2, x2, #0x100
  404a70:	csel	x0, x2, x0, eq  // eq = none
  404a74:	str	w1, [x0]
  404a78:	ret
  404a7c:	nop
  404a80:	adrp	x3, 41b000 <ferror@plt+0x19830>
  404a84:	add	x3, x3, #0x310
  404a88:	cmp	x0, #0x0
  404a8c:	add	x3, x3, #0x100
  404a90:	csel	x0, x3, x0, eq  // eq = none
  404a94:	ubfx	x4, x1, #5, #3
  404a98:	add	x3, x0, #0x8
  404a9c:	and	w1, w1, #0x1f
  404aa0:	ldr	w5, [x3, x4, lsl #2]
  404aa4:	lsr	w0, w5, w1
  404aa8:	eor	w2, w0, w2
  404aac:	and	w2, w2, #0x1
  404ab0:	and	w0, w0, #0x1
  404ab4:	lsl	w2, w2, w1
  404ab8:	eor	w2, w2, w5
  404abc:	str	w2, [x3, x4, lsl #2]
  404ac0:	ret
  404ac4:	nop
  404ac8:	adrp	x3, 41b000 <ferror@plt+0x19830>
  404acc:	add	x3, x3, #0x310
  404ad0:	cmp	x0, #0x0
  404ad4:	add	x3, x3, #0x100
  404ad8:	csel	x2, x3, x0, eq  // eq = none
  404adc:	ldr	w0, [x2, #4]
  404ae0:	str	w1, [x2, #4]
  404ae4:	ret
  404ae8:	adrp	x3, 41b000 <ferror@plt+0x19830>
  404aec:	add	x3, x3, #0x310
  404af0:	cmp	x0, #0x0
  404af4:	add	x3, x3, #0x100
  404af8:	csel	x0, x3, x0, eq  // eq = none
  404afc:	mov	w3, #0xa                   	// #10
  404b00:	cmp	x1, #0x0
  404b04:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404b08:	str	w3, [x0]
  404b0c:	b.eq	404b18 <ferror@plt+0x3348>  // b.none
  404b10:	stp	x1, x2, [x0, #40]
  404b14:	ret
  404b18:	stp	x29, x30, [sp, #-16]!
  404b1c:	mov	x29, sp
  404b20:	bl	401610 <abort@plt>
  404b24:	nop
  404b28:	sub	sp, sp, #0x50
  404b2c:	adrp	x5, 41b000 <ferror@plt+0x19830>
  404b30:	stp	x29, x30, [sp, #16]
  404b34:	add	x29, sp, #0x10
  404b38:	stp	x19, x20, [sp, #32]
  404b3c:	mov	x19, x4
  404b40:	add	x4, x5, #0x310
  404b44:	cmp	x19, #0x0
  404b48:	add	x4, x4, #0x100
  404b4c:	csel	x19, x4, x19, eq  // eq = none
  404b50:	mov	x20, x3
  404b54:	stp	x21, x22, [sp, #48]
  404b58:	mov	x21, x0
  404b5c:	mov	x22, x1
  404b60:	str	x23, [sp, #64]
  404b64:	mov	x23, x2
  404b68:	bl	4017a0 <__errno_location@plt>
  404b6c:	ldp	x7, x8, [x19, #40]
  404b70:	mov	x3, x20
  404b74:	mov	x20, x0
  404b78:	mov	x0, x21
  404b7c:	ldp	w4, w5, [x19]
  404b80:	mov	x2, x23
  404b84:	ldr	w21, [x20]
  404b88:	mov	x1, x22
  404b8c:	str	x8, [sp]
  404b90:	add	x6, x19, #0x8
  404b94:	bl	4036a8 <ferror@plt+0x1ed8>
  404b98:	ldp	x29, x30, [sp, #16]
  404b9c:	ldr	x23, [sp, #64]
  404ba0:	str	w21, [x20]
  404ba4:	ldp	x19, x20, [sp, #32]
  404ba8:	ldp	x21, x22, [sp, #48]
  404bac:	add	sp, sp, #0x50
  404bb0:	ret
  404bb4:	nop
  404bb8:	sub	sp, sp, #0x60
  404bbc:	adrp	x4, 41b000 <ferror@plt+0x19830>
  404bc0:	add	x4, x4, #0x310
  404bc4:	cmp	x2, #0x0
  404bc8:	add	x4, x4, #0x100
  404bcc:	stp	x29, x30, [sp, #16]
  404bd0:	add	x29, sp, #0x10
  404bd4:	stp	x19, x20, [sp, #32]
  404bd8:	csel	x19, x4, x2, eq  // eq = none
  404bdc:	stp	x21, x22, [sp, #48]
  404be0:	mov	x22, x0
  404be4:	stp	x23, x24, [sp, #64]
  404be8:	mov	x23, x1
  404bec:	stp	x25, x26, [sp, #80]
  404bf0:	bl	4017a0 <__errno_location@plt>
  404bf4:	ldr	w26, [x0]
  404bf8:	ldp	w4, w24, [x19]
  404bfc:	mov	x20, x0
  404c00:	ldp	x7, x0, [x19, #40]
  404c04:	add	x25, x19, #0x8
  404c08:	orr	w24, w24, #0x1
  404c0c:	mov	x6, x25
  404c10:	mov	x3, x23
  404c14:	mov	x2, x22
  404c18:	mov	w5, w24
  404c1c:	str	x0, [sp]
  404c20:	mov	x1, #0x0                   	// #0
  404c24:	mov	x0, #0x0                   	// #0
  404c28:	bl	4036a8 <ferror@plt+0x1ed8>
  404c2c:	add	x21, x0, #0x1
  404c30:	mov	x0, x21
  404c34:	bl	407260 <ferror@plt+0x5a90>
  404c38:	ldp	x7, x1, [x19, #40]
  404c3c:	mov	w5, w24
  404c40:	ldr	w4, [x19]
  404c44:	mov	x6, x25
  404c48:	str	x1, [sp]
  404c4c:	mov	x3, x23
  404c50:	mov	x2, x22
  404c54:	mov	x19, x0
  404c58:	mov	x1, x21
  404c5c:	bl	4036a8 <ferror@plt+0x1ed8>
  404c60:	mov	x0, x19
  404c64:	ldp	x29, x30, [sp, #16]
  404c68:	ldp	x21, x22, [sp, #48]
  404c6c:	ldp	x23, x24, [sp, #64]
  404c70:	str	w26, [x20]
  404c74:	ldp	x19, x20, [sp, #32]
  404c78:	ldp	x25, x26, [sp, #80]
  404c7c:	add	sp, sp, #0x60
  404c80:	ret
  404c84:	nop
  404c88:	sub	sp, sp, #0x70
  404c8c:	adrp	x4, 41b000 <ferror@plt+0x19830>
  404c90:	add	x4, x4, #0x310
  404c94:	cmp	x3, #0x0
  404c98:	add	x4, x4, #0x100
  404c9c:	stp	x29, x30, [sp, #16]
  404ca0:	add	x29, sp, #0x10
  404ca4:	stp	x19, x20, [sp, #32]
  404ca8:	csel	x19, x4, x3, eq  // eq = none
  404cac:	mov	x20, x2
  404cb0:	stp	x21, x22, [sp, #48]
  404cb4:	mov	x22, x0
  404cb8:	stp	x23, x24, [sp, #64]
  404cbc:	mov	x23, x1
  404cc0:	stp	x25, x26, [sp, #80]
  404cc4:	stp	x27, x28, [sp, #96]
  404cc8:	bl	4017a0 <__errno_location@plt>
  404ccc:	ldr	w28, [x0]
  404cd0:	ldp	w4, w5, [x19]
  404cd4:	mov	x21, x0
  404cd8:	ldp	x7, x0, [x19, #40]
  404cdc:	cmp	x20, #0x0
  404ce0:	cset	w24, eq  // eq = none
  404ce4:	add	x27, x19, #0x8
  404ce8:	orr	w24, w24, w5
  404cec:	mov	x6, x27
  404cf0:	mov	x3, x23
  404cf4:	mov	x2, x22
  404cf8:	mov	w5, w24
  404cfc:	str	x0, [sp]
  404d00:	mov	x1, #0x0                   	// #0
  404d04:	mov	x0, #0x0                   	// #0
  404d08:	bl	4036a8 <ferror@plt+0x1ed8>
  404d0c:	add	x26, x0, #0x1
  404d10:	mov	x25, x0
  404d14:	mov	x0, x26
  404d18:	bl	407260 <ferror@plt+0x5a90>
  404d1c:	ldp	x7, x1, [x19, #40]
  404d20:	mov	w5, w24
  404d24:	ldr	w4, [x19]
  404d28:	mov	x6, x27
  404d2c:	str	x1, [sp]
  404d30:	mov	x3, x23
  404d34:	mov	x2, x22
  404d38:	mov	x19, x0
  404d3c:	mov	x1, x26
  404d40:	bl	4036a8 <ferror@plt+0x1ed8>
  404d44:	str	w28, [x21]
  404d48:	cbz	x20, 404d50 <ferror@plt+0x3580>
  404d4c:	str	x25, [x20]
  404d50:	mov	x0, x19
  404d54:	ldp	x29, x30, [sp, #16]
  404d58:	ldp	x19, x20, [sp, #32]
  404d5c:	ldp	x21, x22, [sp, #48]
  404d60:	ldp	x23, x24, [sp, #64]
  404d64:	ldp	x25, x26, [sp, #80]
  404d68:	ldp	x27, x28, [sp, #96]
  404d6c:	add	sp, sp, #0x70
  404d70:	ret
  404d74:	nop
  404d78:	stp	x29, x30, [sp, #-64]!
  404d7c:	mov	x29, sp
  404d80:	stp	x21, x22, [sp, #32]
  404d84:	str	x23, [sp, #48]
  404d88:	adrp	x23, 41b000 <ferror@plt+0x19830>
  404d8c:	add	x22, x23, #0x1f0
  404d90:	stp	x19, x20, [sp, #16]
  404d94:	ldr	x21, [x23, #496]
  404d98:	ldr	w20, [x22, #8]
  404d9c:	cmp	w20, #0x1
  404da0:	b.le	404dc8 <ferror@plt+0x35f8>
  404da4:	sub	w0, w20, #0x2
  404da8:	add	x20, x21, #0x28
  404dac:	add	x19, x21, #0x18
  404db0:	add	x20, x20, w0, uxtw #4
  404db4:	nop
  404db8:	ldr	x0, [x19], #16
  404dbc:	bl	4016c0 <free@plt>
  404dc0:	cmp	x19, x20
  404dc4:	b.ne	404db8 <ferror@plt+0x35e8>  // b.any
  404dc8:	ldr	x0, [x21, #8]
  404dcc:	adrp	x19, 41b000 <ferror@plt+0x19830>
  404dd0:	add	x19, x19, #0x310
  404dd4:	cmp	x0, x19
  404dd8:	b.eq	404de8 <ferror@plt+0x3618>  // b.none
  404ddc:	bl	4016c0 <free@plt>
  404de0:	mov	x0, #0x100                 	// #256
  404de4:	stp	x0, x19, [x22, #16]
  404de8:	add	x19, x22, #0x10
  404dec:	cmp	x21, x19
  404df0:	b.eq	404e00 <ferror@plt+0x3630>  // b.none
  404df4:	mov	x0, x21
  404df8:	bl	4016c0 <free@plt>
  404dfc:	str	x19, [x23, #496]
  404e00:	mov	w0, #0x1                   	// #1
  404e04:	str	w0, [x22, #8]
  404e08:	ldp	x19, x20, [sp, #16]
  404e0c:	ldp	x21, x22, [sp, #32]
  404e10:	ldr	x23, [sp, #48]
  404e14:	ldp	x29, x30, [sp], #64
  404e18:	ret
  404e1c:	nop
  404e20:	sub	sp, sp, #0x70
  404e24:	stp	x29, x30, [sp, #16]
  404e28:	add	x29, sp, #0x10
  404e2c:	stp	x21, x22, [sp, #48]
  404e30:	adrp	x22, 41b000 <ferror@plt+0x19830>
  404e34:	stp	x19, x20, [sp, #32]
  404e38:	mov	w19, w0
  404e3c:	stp	x23, x24, [sp, #64]
  404e40:	mov	x24, x1
  404e44:	stp	x25, x26, [sp, #80]
  404e48:	stp	x27, x28, [sp, #96]
  404e4c:	bl	4017a0 <__errno_location@plt>
  404e50:	ldr	w25, [x0]
  404e54:	ldr	x20, [x22, #496]
  404e58:	tbnz	w19, #31, 404fa0 <ferror@plt+0x37d0>
  404e5c:	add	x21, x22, #0x1f0
  404e60:	mov	x23, x0
  404e64:	ldr	w0, [x21, #8]
  404e68:	cmp	w19, w0
  404e6c:	b.lt	404ebc <ferror@plt+0x36ec>  // b.tstop
  404e70:	mov	w0, #0x7fffffff            	// #2147483647
  404e74:	cmp	w19, w0
  404e78:	b.eq	404f9c <ferror@plt+0x37cc>  // b.none
  404e7c:	add	w26, w19, #0x1
  404e80:	add	x0, x21, #0x10
  404e84:	cmp	x20, x0
  404e88:	sbfiz	x1, x26, #4, #32
  404e8c:	b.eq	404f80 <ferror@plt+0x37b0>  // b.none
  404e90:	mov	x0, x20
  404e94:	bl	407290 <ferror@plt+0x5ac0>
  404e98:	mov	x20, x0
  404e9c:	str	x0, [x22, #496]
  404ea0:	ldr	w0, [x21, #8]
  404ea4:	mov	w1, #0x0                   	// #0
  404ea8:	sub	w2, w26, w0
  404eac:	add	x0, x20, w0, sxtw #4
  404eb0:	sbfiz	x2, x2, #4, #32
  404eb4:	bl	4015b0 <memset@plt>
  404eb8:	str	w26, [x21, #8]
  404ebc:	adrp	x21, 41b000 <ferror@plt+0x19830>
  404ec0:	add	x21, x21, #0x310
  404ec4:	sbfiz	x19, x19, #4, #32
  404ec8:	add	x6, x21, #0x108
  404ecc:	add	x26, x20, x19
  404ed0:	mov	x2, x24
  404ed4:	ldp	x7, x0, [x21, #296]
  404ed8:	mov	x3, #0xffffffffffffffff    	// #-1
  404edc:	ldr	w4, [x21, #256]
  404ee0:	ldr	w28, [x21, #260]
  404ee4:	ldr	x22, [x20, x19]
  404ee8:	orr	w28, w28, #0x1
  404eec:	ldr	x27, [x26, #8]
  404ef0:	str	x0, [sp]
  404ef4:	mov	x1, x22
  404ef8:	mov	w5, w28
  404efc:	mov	x0, x27
  404f00:	bl	4036a8 <ferror@plt+0x1ed8>
  404f04:	cmp	x22, x0
  404f08:	b.hi	404f58 <ferror@plt+0x3788>  // b.pmore
  404f0c:	add	x22, x0, #0x1
  404f10:	str	x22, [x20, x19]
  404f14:	cmp	x27, x21
  404f18:	b.eq	404f24 <ferror@plt+0x3754>  // b.none
  404f1c:	mov	x0, x27
  404f20:	bl	4016c0 <free@plt>
  404f24:	mov	x0, x22
  404f28:	bl	407260 <ferror@plt+0x5a90>
  404f2c:	ldp	x7, x1, [x21, #296]
  404f30:	str	x0, [x26, #8]
  404f34:	ldr	w4, [x21, #256]
  404f38:	mov	x27, x0
  404f3c:	str	x1, [sp]
  404f40:	mov	w5, w28
  404f44:	mov	x2, x24
  404f48:	add	x6, x21, #0x108
  404f4c:	mov	x1, x22
  404f50:	mov	x3, #0xffffffffffffffff    	// #-1
  404f54:	bl	4036a8 <ferror@plt+0x1ed8>
  404f58:	mov	x0, x27
  404f5c:	ldp	x29, x30, [sp, #16]
  404f60:	ldp	x19, x20, [sp, #32]
  404f64:	ldp	x21, x22, [sp, #48]
  404f68:	ldp	x27, x28, [sp, #96]
  404f6c:	str	w25, [x23]
  404f70:	ldp	x23, x24, [sp, #64]
  404f74:	ldp	x25, x26, [sp, #80]
  404f78:	add	sp, sp, #0x70
  404f7c:	ret
  404f80:	mov	x0, #0x0                   	// #0
  404f84:	bl	407290 <ferror@plt+0x5ac0>
  404f88:	mov	x20, x0
  404f8c:	str	x0, [x22, #496]
  404f90:	ldp	x0, x1, [x21, #16]
  404f94:	stp	x0, x1, [x20]
  404f98:	b	404ea0 <ferror@plt+0x36d0>
  404f9c:	bl	407428 <ferror@plt+0x5c58>
  404fa0:	bl	401610 <abort@plt>
  404fa4:	nop
  404fa8:	sub	sp, sp, #0x80
  404fac:	stp	x29, x30, [sp, #16]
  404fb0:	add	x29, sp, #0x10
  404fb4:	stp	x19, x20, [sp, #32]
  404fb8:	mov	w19, w0
  404fbc:	stp	x21, x22, [sp, #48]
  404fc0:	stp	x23, x24, [sp, #64]
  404fc4:	mov	x23, x1
  404fc8:	mov	x24, x2
  404fcc:	stp	x25, x26, [sp, #80]
  404fd0:	adrp	x26, 41b000 <ferror@plt+0x19830>
  404fd4:	stp	x27, x28, [sp, #96]
  404fd8:	bl	4017a0 <__errno_location@plt>
  404fdc:	mov	x22, x0
  404fe0:	ldr	w0, [x0]
  404fe4:	str	w0, [sp, #124]
  404fe8:	ldr	x20, [x26, #496]
  404fec:	tbnz	w19, #31, 405134 <ferror@plt+0x3964>
  404ff0:	add	x21, x26, #0x1f0
  404ff4:	ldr	w0, [x21, #8]
  404ff8:	cmp	w19, w0
  404ffc:	b.lt	40504c <ferror@plt+0x387c>  // b.tstop
  405000:	mov	w0, #0x7fffffff            	// #2147483647
  405004:	cmp	w19, w0
  405008:	b.eq	405130 <ferror@plt+0x3960>  // b.none
  40500c:	add	w27, w19, #0x1
  405010:	add	x0, x21, #0x10
  405014:	cmp	x20, x0
  405018:	sbfiz	x1, x27, #4, #32
  40501c:	b.eq	405114 <ferror@plt+0x3944>  // b.none
  405020:	mov	x0, x20
  405024:	bl	407290 <ferror@plt+0x5ac0>
  405028:	mov	x20, x0
  40502c:	str	x0, [x26, #496]
  405030:	ldr	w0, [x21, #8]
  405034:	mov	w1, #0x0                   	// #0
  405038:	sub	w2, w27, w0
  40503c:	add	x0, x20, w0, sxtw #4
  405040:	sbfiz	x2, x2, #4, #32
  405044:	bl	4015b0 <memset@plt>
  405048:	str	w27, [x21, #8]
  40504c:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405050:	add	x21, x21, #0x310
  405054:	sbfiz	x19, x19, #4, #32
  405058:	add	x6, x21, #0x108
  40505c:	add	x26, x20, x19
  405060:	mov	x3, x24
  405064:	ldp	x7, x0, [x21, #296]
  405068:	mov	x2, x23
  40506c:	ldr	w4, [x21, #256]
  405070:	ldr	w5, [x21, #260]
  405074:	ldr	x27, [x20, x19]
  405078:	orr	w25, w5, #0x1
  40507c:	ldr	x28, [x26, #8]
  405080:	str	x0, [sp]
  405084:	mov	x1, x27
  405088:	mov	w5, w25
  40508c:	mov	x0, x28
  405090:	bl	4036a8 <ferror@plt+0x1ed8>
  405094:	cmp	x27, x0
  405098:	b.hi	4050e8 <ferror@plt+0x3918>  // b.pmore
  40509c:	add	x27, x0, #0x1
  4050a0:	str	x27, [x20, x19]
  4050a4:	cmp	x28, x21
  4050a8:	b.eq	4050b4 <ferror@plt+0x38e4>  // b.none
  4050ac:	mov	x0, x28
  4050b0:	bl	4016c0 <free@plt>
  4050b4:	mov	x0, x27
  4050b8:	bl	407260 <ferror@plt+0x5a90>
  4050bc:	ldp	x7, x1, [x21, #296]
  4050c0:	str	x0, [x26, #8]
  4050c4:	ldr	w4, [x21, #256]
  4050c8:	mov	x28, x0
  4050cc:	str	x1, [sp]
  4050d0:	mov	w5, w25
  4050d4:	mov	x3, x24
  4050d8:	mov	x2, x23
  4050dc:	add	x6, x21, #0x108
  4050e0:	mov	x1, x27
  4050e4:	bl	4036a8 <ferror@plt+0x1ed8>
  4050e8:	ldr	w0, [sp, #124]
  4050ec:	ldp	x29, x30, [sp, #16]
  4050f0:	ldp	x19, x20, [sp, #32]
  4050f4:	ldp	x23, x24, [sp, #64]
  4050f8:	ldp	x25, x26, [sp, #80]
  4050fc:	str	w0, [x22]
  405100:	mov	x0, x28
  405104:	ldp	x21, x22, [sp, #48]
  405108:	ldp	x27, x28, [sp, #96]
  40510c:	add	sp, sp, #0x80
  405110:	ret
  405114:	mov	x0, #0x0                   	// #0
  405118:	bl	407290 <ferror@plt+0x5ac0>
  40511c:	mov	x20, x0
  405120:	str	x0, [x26, #496]
  405124:	ldp	x0, x1, [x21, #16]
  405128:	stp	x0, x1, [x20]
  40512c:	b	405030 <ferror@plt+0x3860>
  405130:	bl	407428 <ferror@plt+0x5c58>
  405134:	bl	401610 <abort@plt>
  405138:	sub	sp, sp, #0x60
  40513c:	stp	x29, x30, [sp, #16]
  405140:	add	x29, sp, #0x10
  405144:	stp	x19, x20, [sp, #32]
  405148:	stp	x21, x22, [sp, #48]
  40514c:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405150:	add	x20, x21, #0x1f0
  405154:	stp	x23, x24, [sp, #64]
  405158:	mov	x24, x0
  40515c:	stp	x25, x26, [sp, #80]
  405160:	bl	4017a0 <__errno_location@plt>
  405164:	mov	x23, x0
  405168:	ldr	w0, [x20, #8]
  40516c:	ldr	x19, [x21, #496]
  405170:	cmp	w0, #0x0
  405174:	ldr	w25, [x23]
  405178:	b.gt	4051bc <ferror@plt+0x39ec>
  40517c:	add	x0, x20, #0x10
  405180:	cmp	x19, x0
  405184:	b.eq	405270 <ferror@plt+0x3aa0>  // b.none
  405188:	mov	x0, x19
  40518c:	mov	x1, #0x10                  	// #16
  405190:	bl	407290 <ferror@plt+0x5ac0>
  405194:	mov	x19, x0
  405198:	str	x0, [x21, #496]
  40519c:	ldr	w0, [x20, #8]
  4051a0:	mov	w21, #0x1                   	// #1
  4051a4:	mov	w1, #0x0                   	// #0
  4051a8:	sub	w2, w21, w0
  4051ac:	add	x0, x19, w0, sxtw #4
  4051b0:	sbfiz	x2, x2, #4, #32
  4051b4:	bl	4015b0 <memset@plt>
  4051b8:	str	w21, [x20, #8]
  4051bc:	adrp	x20, 41b000 <ferror@plt+0x19830>
  4051c0:	add	x20, x20, #0x310
  4051c4:	ldp	x21, x22, [x19]
  4051c8:	add	x6, x20, #0x108
  4051cc:	ldp	x7, x0, [x20, #296]
  4051d0:	mov	x2, x24
  4051d4:	ldr	w4, [x20, #256]
  4051d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4051dc:	ldr	w26, [x20, #260]
  4051e0:	str	x0, [sp]
  4051e4:	mov	x1, x21
  4051e8:	orr	w26, w26, #0x1
  4051ec:	mov	x0, x22
  4051f0:	mov	w5, w26
  4051f4:	bl	4036a8 <ferror@plt+0x1ed8>
  4051f8:	cmp	x21, x0
  4051fc:	b.hi	40524c <ferror@plt+0x3a7c>  // b.pmore
  405200:	add	x21, x0, #0x1
  405204:	str	x21, [x19]
  405208:	cmp	x22, x20
  40520c:	b.eq	405218 <ferror@plt+0x3a48>  // b.none
  405210:	mov	x0, x22
  405214:	bl	4016c0 <free@plt>
  405218:	mov	x0, x21
  40521c:	bl	407260 <ferror@plt+0x5a90>
  405220:	ldp	x7, x1, [x20, #296]
  405224:	str	x0, [x19, #8]
  405228:	ldr	w4, [x20, #256]
  40522c:	mov	x22, x0
  405230:	str	x1, [sp]
  405234:	mov	w5, w26
  405238:	mov	x2, x24
  40523c:	add	x6, x20, #0x108
  405240:	mov	x1, x21
  405244:	mov	x3, #0xffffffffffffffff    	// #-1
  405248:	bl	4036a8 <ferror@plt+0x1ed8>
  40524c:	mov	x0, x22
  405250:	ldp	x29, x30, [sp, #16]
  405254:	ldp	x19, x20, [sp, #32]
  405258:	ldp	x21, x22, [sp, #48]
  40525c:	str	w25, [x23]
  405260:	ldp	x23, x24, [sp, #64]
  405264:	ldp	x25, x26, [sp, #80]
  405268:	add	sp, sp, #0x60
  40526c:	ret
  405270:	mov	x1, #0x10                  	// #16
  405274:	mov	x0, #0x0                   	// #0
  405278:	bl	407290 <ferror@plt+0x5ac0>
  40527c:	mov	x19, x0
  405280:	str	x0, [x21, #496]
  405284:	ldp	x0, x1, [x20, #16]
  405288:	stp	x0, x1, [x19]
  40528c:	b	40519c <ferror@plt+0x39cc>
  405290:	sub	sp, sp, #0x70
  405294:	stp	x29, x30, [sp, #16]
  405298:	add	x29, sp, #0x10
  40529c:	stp	x19, x20, [sp, #32]
  4052a0:	stp	x21, x22, [sp, #48]
  4052a4:	adrp	x21, 41b000 <ferror@plt+0x19830>
  4052a8:	add	x20, x21, #0x1f0
  4052ac:	stp	x23, x24, [sp, #64]
  4052b0:	mov	x23, x0
  4052b4:	mov	x24, x1
  4052b8:	stp	x25, x26, [sp, #80]
  4052bc:	str	x27, [sp, #96]
  4052c0:	bl	4017a0 <__errno_location@plt>
  4052c4:	mov	x22, x0
  4052c8:	ldr	w0, [x20, #8]
  4052cc:	ldr	x19, [x21, #496]
  4052d0:	cmp	w0, #0x0
  4052d4:	ldr	w25, [x22]
  4052d8:	b.gt	40531c <ferror@plt+0x3b4c>
  4052dc:	add	x0, x20, #0x10
  4052e0:	cmp	x19, x0
  4052e4:	b.eq	4053d4 <ferror@plt+0x3c04>  // b.none
  4052e8:	mov	x0, x19
  4052ec:	mov	x1, #0x10                  	// #16
  4052f0:	bl	407290 <ferror@plt+0x5ac0>
  4052f4:	mov	x19, x0
  4052f8:	str	x0, [x21, #496]
  4052fc:	ldr	w0, [x20, #8]
  405300:	mov	w21, #0x1                   	// #1
  405304:	mov	w1, #0x0                   	// #0
  405308:	sub	w2, w21, w0
  40530c:	add	x0, x19, w0, sxtw #4
  405310:	sbfiz	x2, x2, #4, #32
  405314:	bl	4015b0 <memset@plt>
  405318:	str	w21, [x20, #8]
  40531c:	adrp	x20, 41b000 <ferror@plt+0x19830>
  405320:	add	x20, x20, #0x310
  405324:	ldp	x21, x26, [x19]
  405328:	add	x6, x20, #0x108
  40532c:	ldp	x7, x0, [x20, #296]
  405330:	mov	x3, x24
  405334:	ldr	w4, [x20, #256]
  405338:	mov	x2, x23
  40533c:	ldr	w27, [x20, #260]
  405340:	str	x0, [sp]
  405344:	mov	x1, x21
  405348:	orr	w27, w27, #0x1
  40534c:	mov	x0, x26
  405350:	mov	w5, w27
  405354:	bl	4036a8 <ferror@plt+0x1ed8>
  405358:	cmp	x21, x0
  40535c:	b.hi	4053ac <ferror@plt+0x3bdc>  // b.pmore
  405360:	add	x21, x0, #0x1
  405364:	str	x21, [x19]
  405368:	cmp	x26, x20
  40536c:	b.eq	405378 <ferror@plt+0x3ba8>  // b.none
  405370:	mov	x0, x26
  405374:	bl	4016c0 <free@plt>
  405378:	mov	x0, x21
  40537c:	bl	407260 <ferror@plt+0x5a90>
  405380:	ldp	x7, x1, [x20, #296]
  405384:	str	x0, [x19, #8]
  405388:	ldr	w4, [x20, #256]
  40538c:	mov	x26, x0
  405390:	str	x1, [sp]
  405394:	mov	w5, w27
  405398:	mov	x3, x24
  40539c:	mov	x2, x23
  4053a0:	add	x6, x20, #0x108
  4053a4:	mov	x1, x21
  4053a8:	bl	4036a8 <ferror@plt+0x1ed8>
  4053ac:	mov	x0, x26
  4053b0:	ldp	x29, x30, [sp, #16]
  4053b4:	ldp	x19, x20, [sp, #32]
  4053b8:	ldp	x23, x24, [sp, #64]
  4053bc:	ldr	x27, [sp, #96]
  4053c0:	str	w25, [x22]
  4053c4:	ldp	x21, x22, [sp, #48]
  4053c8:	ldp	x25, x26, [sp, #80]
  4053cc:	add	sp, sp, #0x70
  4053d0:	ret
  4053d4:	mov	x1, #0x10                  	// #16
  4053d8:	mov	x0, #0x0                   	// #0
  4053dc:	bl	407290 <ferror@plt+0x5ac0>
  4053e0:	mov	x19, x0
  4053e4:	str	x0, [x21, #496]
  4053e8:	ldp	x0, x1, [x20, #16]
  4053ec:	stp	x0, x1, [x19]
  4053f0:	b	4052fc <ferror@plt+0x3b2c>
  4053f4:	nop
  4053f8:	stp	x29, x30, [sp, #-128]!
  4053fc:	cmp	w1, #0xa
  405400:	mov	x29, sp
  405404:	stp	xzr, xzr, [sp, #72]
  405408:	b.eq	405440 <ferror@plt+0x3c70>  // b.none
  40540c:	mov	w3, w1
  405410:	str	w3, [sp, #72]
  405414:	mov	x1, x2
  405418:	add	x3, sp, #0x10
  40541c:	ldp	x4, x5, [sp, #72]
  405420:	mov	x2, #0xffffffffffffffff    	// #-1
  405424:	stp	x4, x5, [sp, #16]
  405428:	stp	xzr, xzr, [sp, #32]
  40542c:	stp	xzr, xzr, [sp, #48]
  405430:	str	xzr, [sp, #64]
  405434:	bl	404848 <ferror@plt+0x3078>
  405438:	ldp	x29, x30, [sp], #128
  40543c:	ret
  405440:	bl	401610 <abort@plt>
  405444:	nop
  405448:	stp	x29, x30, [sp, #-128]!
  40544c:	cmp	w1, #0xa
  405450:	mov	x29, sp
  405454:	stp	xzr, xzr, [sp, #72]
  405458:	b.eq	405490 <ferror@plt+0x3cc0>  // b.none
  40545c:	mov	w4, w1
  405460:	str	w4, [sp, #72]
  405464:	mov	x1, x2
  405468:	mov	x2, x3
  40546c:	ldp	x4, x5, [sp, #72]
  405470:	add	x3, sp, #0x10
  405474:	stp	x4, x5, [sp, #16]
  405478:	stp	xzr, xzr, [sp, #32]
  40547c:	stp	xzr, xzr, [sp, #48]
  405480:	str	xzr, [sp, #64]
  405484:	bl	404848 <ferror@plt+0x3078>
  405488:	ldp	x29, x30, [sp], #128
  40548c:	ret
  405490:	bl	401610 <abort@plt>
  405494:	nop
  405498:	sub	sp, sp, #0xd0
  40549c:	cmp	w0, #0xa
  4054a0:	stp	x29, x30, [sp, #16]
  4054a4:	add	x29, sp, #0x10
  4054a8:	stp	x19, x20, [sp, #32]
  4054ac:	stp	x21, x22, [sp, #48]
  4054b0:	stp	x23, x24, [sp, #64]
  4054b4:	str	x25, [sp, #80]
  4054b8:	stp	xzr, xzr, [sp, #152]
  4054bc:	stp	xzr, xzr, [sp, #168]
  4054c0:	stp	xzr, xzr, [sp, #184]
  4054c4:	str	xzr, [sp, #200]
  4054c8:	b.eq	40561c <ferror@plt+0x3e4c>  // b.none
  4054cc:	str	w0, [sp, #152]
  4054d0:	mov	x23, x1
  4054d4:	adrp	x21, 41b000 <ferror@plt+0x19830>
  4054d8:	add	x20, x21, #0x1f0
  4054dc:	ldp	x0, x1, [sp, #152]
  4054e0:	stp	x0, x1, [sp, #96]
  4054e4:	stp	xzr, xzr, [sp, #112]
  4054e8:	stp	xzr, xzr, [sp, #128]
  4054ec:	str	xzr, [sp, #144]
  4054f0:	bl	4017a0 <__errno_location@plt>
  4054f4:	ldr	w1, [x20, #8]
  4054f8:	mov	x22, x0
  4054fc:	ldr	x19, [x21, #496]
  405500:	cmp	w1, #0x0
  405504:	ldr	w25, [x0]
  405508:	b.gt	40554c <ferror@plt+0x3d7c>
  40550c:	add	x0, x20, #0x10
  405510:	cmp	x19, x0
  405514:	b.eq	4055fc <ferror@plt+0x3e2c>  // b.none
  405518:	mov	x0, x19
  40551c:	mov	x1, #0x10                  	// #16
  405520:	bl	407290 <ferror@plt+0x5ac0>
  405524:	mov	x19, x0
  405528:	str	x0, [x21, #496]
  40552c:	ldr	w0, [x20, #8]
  405530:	mov	w21, #0x1                   	// #1
  405534:	mov	w1, #0x0                   	// #0
  405538:	sub	w2, w21, w0
  40553c:	add	x0, x19, w0, sxtw #4
  405540:	sbfiz	x2, x2, #4, #32
  405544:	bl	4015b0 <memset@plt>
  405548:	str	w21, [x20, #8]
  40554c:	ldp	x20, x21, [x19]
  405550:	add	x6, sp, #0x68
  405554:	ldp	x7, x0, [sp, #136]
  405558:	str	x0, [sp]
  40555c:	ldp	w4, w24, [sp, #96]
  405560:	mov	x2, x23
  405564:	mov	x1, x20
  405568:	mov	x0, x21
  40556c:	orr	w24, w24, #0x1
  405570:	mov	x3, #0xffffffffffffffff    	// #-1
  405574:	mov	w5, w24
  405578:	bl	4036a8 <ferror@plt+0x1ed8>
  40557c:	cmp	x20, x0
  405580:	b.hi	4055d8 <ferror@plt+0x3e08>  // b.pmore
  405584:	add	x20, x0, #0x1
  405588:	str	x20, [x19]
  40558c:	adrp	x0, 41b000 <ferror@plt+0x19830>
  405590:	add	x0, x0, #0x310
  405594:	cmp	x21, x0
  405598:	b.eq	4055a4 <ferror@plt+0x3dd4>  // b.none
  40559c:	mov	x0, x21
  4055a0:	bl	4016c0 <free@plt>
  4055a4:	mov	x0, x20
  4055a8:	bl	407260 <ferror@plt+0x5a90>
  4055ac:	ldp	x7, x1, [sp, #136]
  4055b0:	str	x0, [x19, #8]
  4055b4:	ldr	w4, [sp, #96]
  4055b8:	mov	x21, x0
  4055bc:	str	x1, [sp]
  4055c0:	add	x6, sp, #0x68
  4055c4:	mov	w5, w24
  4055c8:	mov	x2, x23
  4055cc:	mov	x1, x20
  4055d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4055d4:	bl	4036a8 <ferror@plt+0x1ed8>
  4055d8:	ldp	x29, x30, [sp, #16]
  4055dc:	mov	x0, x21
  4055e0:	ldp	x19, x20, [sp, #32]
  4055e4:	ldp	x23, x24, [sp, #64]
  4055e8:	str	w25, [x22]
  4055ec:	ldp	x21, x22, [sp, #48]
  4055f0:	ldr	x25, [sp, #80]
  4055f4:	add	sp, sp, #0xd0
  4055f8:	ret
  4055fc:	mov	x1, #0x10                  	// #16
  405600:	mov	x0, #0x0                   	// #0
  405604:	bl	407290 <ferror@plt+0x5ac0>
  405608:	mov	x19, x0
  40560c:	str	x0, [x21, #496]
  405610:	ldp	x0, x1, [x20, #16]
  405614:	stp	x0, x1, [x19]
  405618:	b	40552c <ferror@plt+0x3d5c>
  40561c:	bl	401610 <abort@plt>
  405620:	sub	sp, sp, #0xd0
  405624:	cmp	w0, #0xa
  405628:	stp	x29, x30, [sp, #16]
  40562c:	add	x29, sp, #0x10
  405630:	stp	x19, x20, [sp, #32]
  405634:	stp	x21, x22, [sp, #48]
  405638:	stp	x23, x24, [sp, #64]
  40563c:	stp	x25, x26, [sp, #80]
  405640:	stp	xzr, xzr, [sp, #152]
  405644:	stp	xzr, xzr, [sp, #168]
  405648:	stp	xzr, xzr, [sp, #184]
  40564c:	str	xzr, [sp, #200]
  405650:	b.eq	4057a8 <ferror@plt+0x3fd8>  // b.none
  405654:	str	w0, [sp, #152]
  405658:	mov	x23, x1
  40565c:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405660:	add	x20, x21, #0x1f0
  405664:	ldp	x0, x1, [sp, #152]
  405668:	mov	x24, x2
  40566c:	stp	x0, x1, [sp, #96]
  405670:	stp	xzr, xzr, [sp, #112]
  405674:	stp	xzr, xzr, [sp, #128]
  405678:	str	xzr, [sp, #144]
  40567c:	bl	4017a0 <__errno_location@plt>
  405680:	ldr	w1, [x20, #8]
  405684:	mov	x22, x0
  405688:	ldr	x19, [x21, #496]
  40568c:	cmp	w1, #0x0
  405690:	ldr	w25, [x0]
  405694:	b.gt	4056d8 <ferror@plt+0x3f08>
  405698:	add	x0, x20, #0x10
  40569c:	cmp	x19, x0
  4056a0:	b.eq	405788 <ferror@plt+0x3fb8>  // b.none
  4056a4:	mov	x0, x19
  4056a8:	mov	x1, #0x10                  	// #16
  4056ac:	bl	407290 <ferror@plt+0x5ac0>
  4056b0:	mov	x19, x0
  4056b4:	str	x0, [x21, #496]
  4056b8:	ldr	w0, [x20, #8]
  4056bc:	mov	w21, #0x1                   	// #1
  4056c0:	mov	w1, #0x0                   	// #0
  4056c4:	sub	w2, w21, w0
  4056c8:	add	x0, x19, w0, sxtw #4
  4056cc:	sbfiz	x2, x2, #4, #32
  4056d0:	bl	4015b0 <memset@plt>
  4056d4:	str	w21, [x20, #8]
  4056d8:	ldp	x20, x21, [x19]
  4056dc:	add	x6, sp, #0x68
  4056e0:	ldp	x7, x0, [sp, #136]
  4056e4:	str	x0, [sp]
  4056e8:	ldp	w4, w26, [sp, #96]
  4056ec:	mov	x3, x24
  4056f0:	mov	x2, x23
  4056f4:	mov	x1, x20
  4056f8:	orr	w26, w26, #0x1
  4056fc:	mov	x0, x21
  405700:	mov	w5, w26
  405704:	bl	4036a8 <ferror@plt+0x1ed8>
  405708:	cmp	x20, x0
  40570c:	b.hi	405764 <ferror@plt+0x3f94>  // b.pmore
  405710:	add	x20, x0, #0x1
  405714:	str	x20, [x19]
  405718:	adrp	x0, 41b000 <ferror@plt+0x19830>
  40571c:	add	x0, x0, #0x310
  405720:	cmp	x21, x0
  405724:	b.eq	405730 <ferror@plt+0x3f60>  // b.none
  405728:	mov	x0, x21
  40572c:	bl	4016c0 <free@plt>
  405730:	mov	x0, x20
  405734:	bl	407260 <ferror@plt+0x5a90>
  405738:	ldp	x7, x1, [sp, #136]
  40573c:	str	x0, [x19, #8]
  405740:	ldr	w4, [sp, #96]
  405744:	mov	x21, x0
  405748:	str	x1, [sp]
  40574c:	add	x6, sp, #0x68
  405750:	mov	w5, w26
  405754:	mov	x3, x24
  405758:	mov	x2, x23
  40575c:	mov	x1, x20
  405760:	bl	4036a8 <ferror@plt+0x1ed8>
  405764:	ldp	x29, x30, [sp, #16]
  405768:	mov	x0, x21
  40576c:	ldp	x19, x20, [sp, #32]
  405770:	ldp	x23, x24, [sp, #64]
  405774:	str	w25, [x22]
  405778:	ldp	x21, x22, [sp, #48]
  40577c:	ldp	x25, x26, [sp, #80]
  405780:	add	sp, sp, #0xd0
  405784:	ret
  405788:	mov	x1, #0x10                  	// #16
  40578c:	mov	x0, #0x0                   	// #0
  405790:	bl	407290 <ferror@plt+0x5ac0>
  405794:	mov	x19, x0
  405798:	str	x0, [x21, #496]
  40579c:	ldp	x0, x1, [x20, #16]
  4057a0:	stp	x0, x1, [x19]
  4057a4:	b	4056b8 <ferror@plt+0x3ee8>
  4057a8:	bl	401610 <abort@plt>
  4057ac:	nop
  4057b0:	sub	sp, sp, #0xb0
  4057b4:	ubfx	x6, x2, #5, #3
  4057b8:	add	x5, sp, #0x80
  4057bc:	and	w2, w2, #0x1f
  4057c0:	stp	x29, x30, [sp, #16]
  4057c4:	add	x29, sp, #0x10
  4057c8:	stp	x19, x20, [sp, #32]
  4057cc:	adrp	x20, 41b000 <ferror@plt+0x19830>
  4057d0:	add	x20, x20, #0x310
  4057d4:	stp	x21, x22, [sp, #48]
  4057d8:	mov	x22, x1
  4057dc:	mov	x21, x0
  4057e0:	ldp	x8, x9, [x20, #256]
  4057e4:	stp	x8, x9, [sp, #120]
  4057e8:	ldp	x8, x9, [x20, #272]
  4057ec:	stp	x8, x9, [sp, #136]
  4057f0:	ldp	x8, x9, [x20, #288]
  4057f4:	stp	x8, x9, [sp, #152]
  4057f8:	ldr	x3, [x20, #304]
  4057fc:	str	x3, [sp, #168]
  405800:	stp	x23, x24, [sp, #64]
  405804:	adrp	x24, 41b000 <ferror@plt+0x19830>
  405808:	ldr	w4, [x5, x6, lsl #2]
  40580c:	stp	x25, x26, [sp, #80]
  405810:	add	x23, x24, #0x1f0
  405814:	lsr	w3, w4, w2
  405818:	mvn	w3, w3
  40581c:	and	w3, w3, #0x1
  405820:	str	x27, [sp, #96]
  405824:	lsl	w3, w3, w2
  405828:	eor	w3, w3, w4
  40582c:	str	w3, [x5, x6, lsl #2]
  405830:	bl	4017a0 <__errno_location@plt>
  405834:	ldr	w26, [x0]
  405838:	ldr	w1, [x23, #8]
  40583c:	mov	x25, x0
  405840:	ldr	x19, [x24, #496]
  405844:	cmp	w1, #0x0
  405848:	b.gt	40588c <ferror@plt+0x40bc>
  40584c:	add	x0, x23, #0x10
  405850:	cmp	x19, x0
  405854:	b.eq	405938 <ferror@plt+0x4168>  // b.none
  405858:	mov	x0, x19
  40585c:	mov	x1, #0x10                  	// #16
  405860:	bl	407290 <ferror@plt+0x5ac0>
  405864:	mov	x19, x0
  405868:	str	x0, [x24, #496]
  40586c:	ldr	w0, [x23, #8]
  405870:	mov	w24, #0x1                   	// #1
  405874:	mov	w1, #0x0                   	// #0
  405878:	sub	w2, w24, w0
  40587c:	add	x0, x19, w0, sxtw #4
  405880:	sbfiz	x2, x2, #4, #32
  405884:	bl	4015b0 <memset@plt>
  405888:	str	w24, [x23, #8]
  40588c:	ldp	x23, x24, [x19]
  405890:	add	x6, sp, #0x80
  405894:	ldp	x7, x0, [sp, #160]
  405898:	str	x0, [sp]
  40589c:	ldp	w4, w27, [sp, #120]
  4058a0:	mov	x3, x22
  4058a4:	mov	x2, x21
  4058a8:	mov	x1, x23
  4058ac:	orr	w27, w27, #0x1
  4058b0:	mov	x0, x24
  4058b4:	mov	w5, w27
  4058b8:	bl	4036a8 <ferror@plt+0x1ed8>
  4058bc:	cmp	x23, x0
  4058c0:	b.hi	405910 <ferror@plt+0x4140>  // b.pmore
  4058c4:	add	x23, x0, #0x1
  4058c8:	str	x23, [x19]
  4058cc:	cmp	x24, x20
  4058d0:	b.eq	4058dc <ferror@plt+0x410c>  // b.none
  4058d4:	mov	x0, x24
  4058d8:	bl	4016c0 <free@plt>
  4058dc:	mov	x0, x23
  4058e0:	bl	407260 <ferror@plt+0x5a90>
  4058e4:	ldp	x7, x1, [sp, #160]
  4058e8:	str	x0, [x19, #8]
  4058ec:	ldr	w4, [sp, #120]
  4058f0:	mov	x24, x0
  4058f4:	str	x1, [sp]
  4058f8:	add	x6, sp, #0x80
  4058fc:	mov	w5, w27
  405900:	mov	x3, x22
  405904:	mov	x2, x21
  405908:	mov	x1, x23
  40590c:	bl	4036a8 <ferror@plt+0x1ed8>
  405910:	mov	x0, x24
  405914:	ldp	x29, x30, [sp, #16]
  405918:	ldp	x19, x20, [sp, #32]
  40591c:	ldp	x21, x22, [sp, #48]
  405920:	ldp	x23, x24, [sp, #64]
  405924:	ldr	x27, [sp, #96]
  405928:	str	w26, [x25]
  40592c:	ldp	x25, x26, [sp, #80]
  405930:	add	sp, sp, #0xb0
  405934:	ret
  405938:	mov	x1, #0x10                  	// #16
  40593c:	mov	x0, #0x0                   	// #0
  405940:	bl	407290 <ferror@plt+0x5ac0>
  405944:	mov	x19, x0
  405948:	str	x0, [x24, #496]
  40594c:	ldp	x0, x1, [x23, #16]
  405950:	stp	x0, x1, [x19]
  405954:	b	40586c <ferror@plt+0x409c>
  405958:	sub	sp, sp, #0xa0
  40595c:	ubfx	x5, x1, #5, #3
  405960:	add	x4, sp, #0x70
  405964:	and	w1, w1, #0x1f
  405968:	stp	x29, x30, [sp, #16]
  40596c:	add	x29, sp, #0x10
  405970:	stp	x21, x22, [sp, #48]
  405974:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405978:	add	x21, x21, #0x310
  40597c:	mov	x22, x0
  405980:	stp	x19, x20, [sp, #32]
  405984:	ldp	x6, x7, [x21, #256]
  405988:	stp	x6, x7, [sp, #104]
  40598c:	ldp	x6, x7, [x21, #272]
  405990:	stp	x6, x7, [sp, #120]
  405994:	ldp	x6, x7, [x21, #288]
  405998:	stp	x6, x7, [sp, #136]
  40599c:	ldr	x2, [x21, #304]
  4059a0:	str	x2, [sp, #152]
  4059a4:	stp	x23, x24, [sp, #64]
  4059a8:	adrp	x23, 41b000 <ferror@plt+0x19830>
  4059ac:	ldr	w0, [x4, x5, lsl #2]
  4059b0:	stp	x25, x26, [sp, #80]
  4059b4:	add	x20, x23, #0x1f0
  4059b8:	lsr	w2, w0, w1
  4059bc:	mvn	w2, w2
  4059c0:	and	w2, w2, #0x1
  4059c4:	lsl	w2, w2, w1
  4059c8:	eor	w2, w2, w0
  4059cc:	str	w2, [x4, x5, lsl #2]
  4059d0:	bl	4017a0 <__errno_location@plt>
  4059d4:	ldr	w25, [x0]
  4059d8:	ldr	w1, [x20, #8]
  4059dc:	mov	x24, x0
  4059e0:	ldr	x19, [x23, #496]
  4059e4:	cmp	w1, #0x0
  4059e8:	b.gt	405a2c <ferror@plt+0x425c>
  4059ec:	add	x0, x20, #0x10
  4059f0:	cmp	x19, x0
  4059f4:	b.eq	405ad4 <ferror@plt+0x4304>  // b.none
  4059f8:	mov	x0, x19
  4059fc:	mov	x1, #0x10                  	// #16
  405a00:	bl	407290 <ferror@plt+0x5ac0>
  405a04:	mov	x19, x0
  405a08:	str	x0, [x23, #496]
  405a0c:	ldr	w0, [x20, #8]
  405a10:	mov	w23, #0x1                   	// #1
  405a14:	mov	w1, #0x0                   	// #0
  405a18:	sub	w2, w23, w0
  405a1c:	add	x0, x19, w0, sxtw #4
  405a20:	sbfiz	x2, x2, #4, #32
  405a24:	bl	4015b0 <memset@plt>
  405a28:	str	w23, [x20, #8]
  405a2c:	ldp	x20, x23, [x19]
  405a30:	add	x6, sp, #0x70
  405a34:	ldp	x7, x0, [sp, #144]
  405a38:	str	x0, [sp]
  405a3c:	ldp	w4, w26, [sp, #104]
  405a40:	mov	x2, x22
  405a44:	mov	x1, x20
  405a48:	mov	x0, x23
  405a4c:	orr	w26, w26, #0x1
  405a50:	mov	x3, #0xffffffffffffffff    	// #-1
  405a54:	mov	w5, w26
  405a58:	bl	4036a8 <ferror@plt+0x1ed8>
  405a5c:	cmp	x20, x0
  405a60:	b.hi	405ab0 <ferror@plt+0x42e0>  // b.pmore
  405a64:	add	x20, x0, #0x1
  405a68:	str	x20, [x19]
  405a6c:	cmp	x23, x21
  405a70:	b.eq	405a7c <ferror@plt+0x42ac>  // b.none
  405a74:	mov	x0, x23
  405a78:	bl	4016c0 <free@plt>
  405a7c:	mov	x0, x20
  405a80:	bl	407260 <ferror@plt+0x5a90>
  405a84:	ldp	x7, x1, [sp, #144]
  405a88:	str	x0, [x19, #8]
  405a8c:	ldr	w4, [sp, #104]
  405a90:	mov	x23, x0
  405a94:	str	x1, [sp]
  405a98:	add	x6, sp, #0x70
  405a9c:	mov	w5, w26
  405aa0:	mov	x2, x22
  405aa4:	mov	x1, x20
  405aa8:	mov	x3, #0xffffffffffffffff    	// #-1
  405aac:	bl	4036a8 <ferror@plt+0x1ed8>
  405ab0:	ldp	x29, x30, [sp, #16]
  405ab4:	mov	x0, x23
  405ab8:	ldp	x19, x20, [sp, #32]
  405abc:	ldp	x21, x22, [sp, #48]
  405ac0:	str	w25, [x24]
  405ac4:	ldp	x23, x24, [sp, #64]
  405ac8:	ldp	x25, x26, [sp, #80]
  405acc:	add	sp, sp, #0xa0
  405ad0:	ret
  405ad4:	mov	x1, #0x10                  	// #16
  405ad8:	mov	x0, #0x0                   	// #0
  405adc:	bl	407290 <ferror@plt+0x5ac0>
  405ae0:	mov	x19, x0
  405ae4:	str	x0, [x23, #496]
  405ae8:	ldp	x0, x1, [x20, #16]
  405aec:	stp	x0, x1, [x19]
  405af0:	b	405a0c <ferror@plt+0x423c>
  405af4:	nop
  405af8:	sub	sp, sp, #0xa0
  405afc:	stp	x29, x30, [sp, #16]
  405b00:	add	x29, sp, #0x10
  405b04:	stp	x23, x24, [sp, #64]
  405b08:	adrp	x23, 41b000 <ferror@plt+0x19830>
  405b0c:	add	x23, x23, #0x310
  405b10:	stp	x21, x22, [sp, #48]
  405b14:	mov	x22, x0
  405b18:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405b1c:	ldp	x4, x5, [x23, #256]
  405b20:	stp	x4, x5, [sp, #104]
  405b24:	ldr	w0, [sp, #116]
  405b28:	ldp	x4, x5, [x23, #272]
  405b2c:	stp	x4, x5, [sp, #120]
  405b30:	mvn	w1, w0, lsr #26
  405b34:	ldp	x4, x5, [x23, #288]
  405b38:	ubfiz	w1, w1, #26, #1
  405b3c:	ldr	x2, [x23, #304]
  405b40:	eor	w1, w1, w0
  405b44:	stp	x19, x20, [sp, #32]
  405b48:	add	x20, x21, #0x1f0
  405b4c:	stp	x25, x26, [sp, #80]
  405b50:	str	w1, [sp, #116]
  405b54:	stp	x4, x5, [sp, #136]
  405b58:	str	x2, [sp, #152]
  405b5c:	bl	4017a0 <__errno_location@plt>
  405b60:	ldr	w1, [x20, #8]
  405b64:	mov	x24, x0
  405b68:	ldr	x19, [x21, #496]
  405b6c:	cmp	w1, #0x0
  405b70:	ldr	w25, [x0]
  405b74:	b.gt	405bb8 <ferror@plt+0x43e8>
  405b78:	add	x0, x20, #0x10
  405b7c:	cmp	x19, x0
  405b80:	b.eq	405c60 <ferror@plt+0x4490>  // b.none
  405b84:	mov	x0, x19
  405b88:	mov	x1, #0x10                  	// #16
  405b8c:	bl	407290 <ferror@plt+0x5ac0>
  405b90:	mov	x19, x0
  405b94:	str	x0, [x21, #496]
  405b98:	ldr	w0, [x20, #8]
  405b9c:	mov	w21, #0x1                   	// #1
  405ba0:	mov	w1, #0x0                   	// #0
  405ba4:	sub	w2, w21, w0
  405ba8:	add	x0, x19, w0, sxtw #4
  405bac:	sbfiz	x2, x2, #4, #32
  405bb0:	bl	4015b0 <memset@plt>
  405bb4:	str	w21, [x20, #8]
  405bb8:	ldp	x20, x21, [x19]
  405bbc:	add	x6, sp, #0x70
  405bc0:	ldp	x7, x0, [sp, #144]
  405bc4:	str	x0, [sp]
  405bc8:	ldp	w4, w26, [sp, #104]
  405bcc:	mov	x2, x22
  405bd0:	mov	x1, x20
  405bd4:	mov	x0, x21
  405bd8:	orr	w26, w26, #0x1
  405bdc:	mov	x3, #0xffffffffffffffff    	// #-1
  405be0:	mov	w5, w26
  405be4:	bl	4036a8 <ferror@plt+0x1ed8>
  405be8:	cmp	x20, x0
  405bec:	b.hi	405c3c <ferror@plt+0x446c>  // b.pmore
  405bf0:	add	x20, x0, #0x1
  405bf4:	str	x20, [x19]
  405bf8:	cmp	x21, x23
  405bfc:	b.eq	405c08 <ferror@plt+0x4438>  // b.none
  405c00:	mov	x0, x21
  405c04:	bl	4016c0 <free@plt>
  405c08:	mov	x0, x20
  405c0c:	bl	407260 <ferror@plt+0x5a90>
  405c10:	ldp	x7, x1, [sp, #144]
  405c14:	str	x0, [x19, #8]
  405c18:	ldr	w4, [sp, #104]
  405c1c:	mov	x21, x0
  405c20:	str	x1, [sp]
  405c24:	add	x6, sp, #0x70
  405c28:	mov	w5, w26
  405c2c:	mov	x2, x22
  405c30:	mov	x1, x20
  405c34:	mov	x3, #0xffffffffffffffff    	// #-1
  405c38:	bl	4036a8 <ferror@plt+0x1ed8>
  405c3c:	mov	x0, x21
  405c40:	ldp	x29, x30, [sp, #16]
  405c44:	ldp	x19, x20, [sp, #32]
  405c48:	ldp	x21, x22, [sp, #48]
  405c4c:	str	w25, [x24]
  405c50:	ldp	x23, x24, [sp, #64]
  405c54:	ldp	x25, x26, [sp, #80]
  405c58:	add	sp, sp, #0xa0
  405c5c:	ret
  405c60:	mov	x1, #0x10                  	// #16
  405c64:	mov	x0, #0x0                   	// #0
  405c68:	bl	407290 <ferror@plt+0x5ac0>
  405c6c:	mov	x19, x0
  405c70:	str	x0, [x21, #496]
  405c74:	ldp	x0, x1, [x20, #16]
  405c78:	stp	x0, x1, [x19]
  405c7c:	b	405b98 <ferror@plt+0x43c8>
  405c80:	sub	sp, sp, #0xb0
  405c84:	stp	x29, x30, [sp, #16]
  405c88:	add	x29, sp, #0x10
  405c8c:	stp	x21, x22, [sp, #48]
  405c90:	adrp	x21, 41b000 <ferror@plt+0x19830>
  405c94:	add	x21, x21, #0x310
  405c98:	mov	x22, x0
  405c9c:	stp	x19, x20, [sp, #32]
  405ca0:	ldp	x4, x5, [x21, #256]
  405ca4:	stp	x4, x5, [sp, #120]
  405ca8:	ldr	w4, [sp, #132]
  405cac:	ldp	x6, x7, [x21, #272]
  405cb0:	stp	x6, x7, [sp, #136]
  405cb4:	mvn	w2, w4, lsr #26
  405cb8:	ldp	x6, x7, [x21, #288]
  405cbc:	ubfiz	w2, w2, #26, #1
  405cc0:	ldr	x0, [x21, #304]
  405cc4:	eor	w2, w2, w4
  405cc8:	stp	x23, x24, [sp, #64]
  405ccc:	adrp	x24, 41b000 <ferror@plt+0x19830>
  405cd0:	add	x20, x24, #0x1f0
  405cd4:	mov	x23, x1
  405cd8:	stp	x25, x26, [sp, #80]
  405cdc:	str	x27, [sp, #96]
  405ce0:	str	w2, [sp, #132]
  405ce4:	stp	x6, x7, [sp, #152]
  405ce8:	str	x0, [sp, #168]
  405cec:	bl	4017a0 <__errno_location@plt>
  405cf0:	ldr	w1, [x20, #8]
  405cf4:	mov	x25, x0
  405cf8:	ldr	x19, [x24, #496]
  405cfc:	cmp	w1, #0x0
  405d00:	ldr	w26, [x0]
  405d04:	b.gt	405d48 <ferror@plt+0x4578>
  405d08:	add	x0, x20, #0x10
  405d0c:	cmp	x19, x0
  405d10:	b.eq	405df4 <ferror@plt+0x4624>  // b.none
  405d14:	mov	x0, x19
  405d18:	mov	x1, #0x10                  	// #16
  405d1c:	bl	407290 <ferror@plt+0x5ac0>
  405d20:	mov	x19, x0
  405d24:	str	x0, [x24, #496]
  405d28:	ldr	w0, [x20, #8]
  405d2c:	mov	w24, #0x1                   	// #1
  405d30:	mov	w1, #0x0                   	// #0
  405d34:	sub	w2, w24, w0
  405d38:	add	x0, x19, w0, sxtw #4
  405d3c:	sbfiz	x2, x2, #4, #32
  405d40:	bl	4015b0 <memset@plt>
  405d44:	str	w24, [x20, #8]
  405d48:	ldp	x20, x24, [x19]
  405d4c:	add	x6, sp, #0x80
  405d50:	ldp	x7, x0, [sp, #160]
  405d54:	str	x0, [sp]
  405d58:	ldp	w4, w27, [sp, #120]
  405d5c:	mov	x3, x23
  405d60:	mov	x2, x22
  405d64:	mov	x1, x20
  405d68:	orr	w27, w27, #0x1
  405d6c:	mov	x0, x24
  405d70:	mov	w5, w27
  405d74:	bl	4036a8 <ferror@plt+0x1ed8>
  405d78:	cmp	x20, x0
  405d7c:	b.hi	405dcc <ferror@plt+0x45fc>  // b.pmore
  405d80:	add	x20, x0, #0x1
  405d84:	str	x20, [x19]
  405d88:	cmp	x24, x21
  405d8c:	b.eq	405d98 <ferror@plt+0x45c8>  // b.none
  405d90:	mov	x0, x24
  405d94:	bl	4016c0 <free@plt>
  405d98:	mov	x0, x20
  405d9c:	bl	407260 <ferror@plt+0x5a90>
  405da0:	ldp	x7, x1, [sp, #160]
  405da4:	str	x0, [x19, #8]
  405da8:	ldr	w4, [sp, #120]
  405dac:	mov	x24, x0
  405db0:	str	x1, [sp]
  405db4:	add	x6, sp, #0x80
  405db8:	mov	w5, w27
  405dbc:	mov	x3, x23
  405dc0:	mov	x2, x22
  405dc4:	mov	x1, x20
  405dc8:	bl	4036a8 <ferror@plt+0x1ed8>
  405dcc:	mov	x0, x24
  405dd0:	ldp	x29, x30, [sp, #16]
  405dd4:	ldp	x19, x20, [sp, #32]
  405dd8:	ldp	x21, x22, [sp, #48]
  405ddc:	ldp	x23, x24, [sp, #64]
  405de0:	ldr	x27, [sp, #96]
  405de4:	str	w26, [x25]
  405de8:	ldp	x25, x26, [sp, #80]
  405dec:	add	sp, sp, #0xb0
  405df0:	ret
  405df4:	mov	x1, #0x10                  	// #16
  405df8:	mov	x0, #0x0                   	// #0
  405dfc:	bl	407290 <ferror@plt+0x5ac0>
  405e00:	mov	x19, x0
  405e04:	str	x0, [x24, #496]
  405e08:	ldp	x0, x1, [x20, #16]
  405e0c:	stp	x0, x1, [x19]
  405e10:	b	405d28 <ferror@plt+0x4558>
  405e14:	nop
  405e18:	stp	x29, x30, [sp, #-128]!
  405e1c:	cmp	w1, #0xa
  405e20:	mov	x29, sp
  405e24:	stp	xzr, xzr, [sp, #16]
  405e28:	stp	xzr, xzr, [sp, #32]
  405e2c:	stp	xzr, xzr, [sp, #48]
  405e30:	str	xzr, [sp, #64]
  405e34:	b.eq	405e60 <ferror@plt+0x4690>  // b.none
  405e38:	mov	w4, w1
  405e3c:	mov	w5, #0x4000000             	// #67108864
  405e40:	mov	x1, x2
  405e44:	add	x3, sp, #0x10
  405e48:	mov	x2, #0xffffffffffffffff    	// #-1
  405e4c:	str	w4, [sp, #16]
  405e50:	str	w5, [sp, #28]
  405e54:	bl	404848 <ferror@plt+0x3078>
  405e58:	ldp	x29, x30, [sp], #128
  405e5c:	ret
  405e60:	bl	401610 <abort@plt>
  405e64:	nop
  405e68:	adrp	x4, 41b000 <ferror@plt+0x19830>
  405e6c:	add	x4, x4, #0x310
  405e70:	stp	x29, x30, [sp, #-80]!
  405e74:	mov	x5, x1
  405e78:	mov	w1, #0xa                   	// #10
  405e7c:	mov	x29, sp
  405e80:	ldp	x8, x9, [x4, #256]
  405e84:	stp	x8, x9, [sp, #24]
  405e88:	cmp	x5, #0x0
  405e8c:	str	w1, [sp, #24]
  405e90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405e94:	ldp	x10, x11, [x4, #272]
  405e98:	stp	x10, x11, [sp, #40]
  405e9c:	ldp	x8, x9, [x4, #288]
  405ea0:	stp	x8, x9, [sp, #56]
  405ea4:	ldr	x1, [x4, #304]
  405ea8:	str	x1, [sp, #72]
  405eac:	b.eq	405ed0 <ferror@plt+0x4700>  // b.none
  405eb0:	mov	x4, x2
  405eb4:	mov	x1, x3
  405eb8:	mov	x2, #0xffffffffffffffff    	// #-1
  405ebc:	add	x3, sp, #0x18
  405ec0:	stp	x5, x4, [sp, #64]
  405ec4:	bl	404848 <ferror@plt+0x3078>
  405ec8:	ldp	x29, x30, [sp], #80
  405ecc:	ret
  405ed0:	bl	401610 <abort@plt>
  405ed4:	nop
  405ed8:	adrp	x5, 41b000 <ferror@plt+0x19830>
  405edc:	add	x5, x5, #0x310
  405ee0:	stp	x29, x30, [sp, #-80]!
  405ee4:	mov	x6, x1
  405ee8:	mov	w1, #0xa                   	// #10
  405eec:	mov	x29, sp
  405ef0:	ldp	x8, x9, [x5, #256]
  405ef4:	stp	x8, x9, [sp, #24]
  405ef8:	cmp	x6, #0x0
  405efc:	str	w1, [sp, #24]
  405f00:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405f04:	ldp	x10, x11, [x5, #272]
  405f08:	stp	x10, x11, [sp, #40]
  405f0c:	ldp	x8, x9, [x5, #288]
  405f10:	stp	x8, x9, [sp, #56]
  405f14:	ldr	x1, [x5, #304]
  405f18:	str	x1, [sp, #72]
  405f1c:	b.eq	405f40 <ferror@plt+0x4770>  // b.none
  405f20:	mov	x5, x2
  405f24:	mov	x1, x3
  405f28:	mov	x2, x4
  405f2c:	add	x3, sp, #0x18
  405f30:	stp	x6, x5, [sp, #64]
  405f34:	bl	404848 <ferror@plt+0x3078>
  405f38:	ldp	x29, x30, [sp], #80
  405f3c:	ret
  405f40:	bl	401610 <abort@plt>
  405f44:	nop
  405f48:	sub	sp, sp, #0xb0
  405f4c:	cmp	x0, #0x0
  405f50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405f54:	stp	x29, x30, [sp, #16]
  405f58:	add	x29, sp, #0x10
  405f5c:	stp	x21, x22, [sp, #48]
  405f60:	adrp	x22, 41b000 <ferror@plt+0x19830>
  405f64:	add	x22, x22, #0x310
  405f68:	mov	x21, x0
  405f6c:	stp	x19, x20, [sp, #32]
  405f70:	mov	w19, #0xa                   	// #10
  405f74:	ldp	x4, x5, [x22, #256]
  405f78:	stp	x4, x5, [sp, #120]
  405f7c:	ldp	x4, x5, [x22, #272]
  405f80:	stp	x23, x24, [sp, #64]
  405f84:	ldp	x6, x7, [x22, #288]
  405f88:	stp	x25, x26, [sp, #80]
  405f8c:	ldr	x0, [x22, #304]
  405f90:	str	x27, [sp, #96]
  405f94:	str	w19, [sp, #120]
  405f98:	stp	x4, x5, [sp, #136]
  405f9c:	stp	x6, x7, [sp, #152]
  405fa0:	str	x0, [sp, #168]
  405fa4:	b.eq	4060f4 <ferror@plt+0x4924>  // b.none
  405fa8:	adrp	x27, 41b000 <ferror@plt+0x19830>
  405fac:	add	x26, x27, #0x1f0
  405fb0:	mov	x20, x1
  405fb4:	mov	x24, x2
  405fb8:	stp	x21, x1, [sp, #160]
  405fbc:	bl	4017a0 <__errno_location@plt>
  405fc0:	ldr	w1, [x26, #8]
  405fc4:	mov	w4, w19
  405fc8:	ldr	w25, [x0]
  405fcc:	ldr	x19, [x27, #496]
  405fd0:	mov	x23, x0
  405fd4:	cmp	w1, #0x0
  405fd8:	b.gt	406028 <ferror@plt+0x4858>
  405fdc:	add	x0, x26, #0x10
  405fe0:	cmp	x19, x0
  405fe4:	b.eq	4060d4 <ferror@plt+0x4904>  // b.none
  405fe8:	mov	x0, x19
  405fec:	mov	x1, #0x10                  	// #16
  405ff0:	bl	407290 <ferror@plt+0x5ac0>
  405ff4:	mov	x19, x0
  405ff8:	str	x0, [x27, #496]
  405ffc:	ldr	w0, [x26, #8]
  406000:	mov	w20, #0x1                   	// #1
  406004:	mov	w1, #0x0                   	// #0
  406008:	sub	w2, w20, w0
  40600c:	add	x0, x19, w0, sxtw #4
  406010:	sbfiz	x2, x2, #4, #32
  406014:	bl	4015b0 <memset@plt>
  406018:	ldr	w4, [sp, #120]
  40601c:	str	w20, [x26, #8]
  406020:	ldr	x21, [sp, #160]
  406024:	ldr	x20, [sp, #168]
  406028:	mov	x7, x21
  40602c:	ldp	x27, x21, [x19]
  406030:	str	x20, [sp]
  406034:	ldr	w26, [sp, #124]
  406038:	add	x6, sp, #0x80
  40603c:	mov	x2, x24
  406040:	mov	x3, #0xffffffffffffffff    	// #-1
  406044:	orr	w26, w26, #0x1
  406048:	mov	w5, w26
  40604c:	mov	x1, x27
  406050:	mov	x0, x21
  406054:	bl	4036a8 <ferror@plt+0x1ed8>
  406058:	cmp	x27, x0
  40605c:	b.hi	4060ac <ferror@plt+0x48dc>  // b.pmore
  406060:	add	x20, x0, #0x1
  406064:	str	x20, [x19]
  406068:	cmp	x21, x22
  40606c:	b.eq	406078 <ferror@plt+0x48a8>  // b.none
  406070:	mov	x0, x21
  406074:	bl	4016c0 <free@plt>
  406078:	mov	x0, x20
  40607c:	bl	407260 <ferror@plt+0x5a90>
  406080:	ldp	x7, x1, [sp, #160]
  406084:	str	x0, [x19, #8]
  406088:	ldr	w4, [sp, #120]
  40608c:	mov	x21, x0
  406090:	str	x1, [sp]
  406094:	add	x6, sp, #0x80
  406098:	mov	w5, w26
  40609c:	mov	x2, x24
  4060a0:	mov	x1, x20
  4060a4:	mov	x3, #0xffffffffffffffff    	// #-1
  4060a8:	bl	4036a8 <ferror@plt+0x1ed8>
  4060ac:	mov	x0, x21
  4060b0:	ldp	x29, x30, [sp, #16]
  4060b4:	ldp	x19, x20, [sp, #32]
  4060b8:	ldp	x21, x22, [sp, #48]
  4060bc:	ldr	x27, [sp, #96]
  4060c0:	str	w25, [x23]
  4060c4:	ldp	x23, x24, [sp, #64]
  4060c8:	ldp	x25, x26, [sp, #80]
  4060cc:	add	sp, sp, #0xb0
  4060d0:	ret
  4060d4:	mov	x1, #0x10                  	// #16
  4060d8:	mov	x0, #0x0                   	// #0
  4060dc:	bl	407290 <ferror@plt+0x5ac0>
  4060e0:	mov	x19, x0
  4060e4:	str	x0, [x27, #496]
  4060e8:	ldp	x0, x1, [x26, #16]
  4060ec:	stp	x0, x1, [x19]
  4060f0:	b	405ffc <ferror@plt+0x482c>
  4060f4:	bl	401610 <abort@plt>
  4060f8:	sub	sp, sp, #0xb0
  4060fc:	cmp	x0, #0x0
  406100:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406104:	stp	x29, x30, [sp, #16]
  406108:	add	x29, sp, #0x10
  40610c:	stp	x21, x22, [sp, #48]
  406110:	adrp	x22, 41b000 <ferror@plt+0x19830>
  406114:	add	x22, x22, #0x310
  406118:	mov	x21, x0
  40611c:	stp	x19, x20, [sp, #32]
  406120:	mov	w19, #0xa                   	// #10
  406124:	ldp	x6, x7, [x22, #256]
  406128:	stp	x6, x7, [sp, #120]
  40612c:	add	x4, x22, #0x100
  406130:	ldp	x6, x7, [x4, #16]
  406134:	stp	x23, x24, [sp, #64]
  406138:	ldp	x8, x9, [x4, #32]
  40613c:	stp	x25, x26, [sp, #80]
  406140:	ldr	x0, [x4, #48]
  406144:	stp	x27, x28, [sp, #96]
  406148:	str	w19, [sp, #120]
  40614c:	stp	x6, x7, [sp, #136]
  406150:	stp	x8, x9, [sp, #152]
  406154:	str	x0, [sp, #168]
  406158:	b.eq	4062ac <ferror@plt+0x4adc>  // b.none
  40615c:	adrp	x28, 41b000 <ferror@plt+0x19830>
  406160:	add	x27, x28, #0x1f0
  406164:	mov	x20, x1
  406168:	mov	x24, x2
  40616c:	mov	x25, x3
  406170:	stp	x21, x1, [sp, #160]
  406174:	bl	4017a0 <__errno_location@plt>
  406178:	ldr	w1, [x27, #8]
  40617c:	mov	w4, w19
  406180:	ldr	w26, [x0]
  406184:	mov	x23, x0
  406188:	ldr	x19, [x28, #496]
  40618c:	cmp	w1, #0x0
  406190:	b.gt	4061e0 <ferror@plt+0x4a10>
  406194:	add	x0, x27, #0x10
  406198:	cmp	x19, x0
  40619c:	b.eq	40628c <ferror@plt+0x4abc>  // b.none
  4061a0:	mov	x0, x19
  4061a4:	mov	x1, #0x10                  	// #16
  4061a8:	bl	407290 <ferror@plt+0x5ac0>
  4061ac:	mov	x19, x0
  4061b0:	str	x0, [x28, #496]
  4061b4:	ldr	w0, [x27, #8]
  4061b8:	mov	w20, #0x1                   	// #1
  4061bc:	mov	w1, #0x0                   	// #0
  4061c0:	sub	w2, w20, w0
  4061c4:	add	x0, x19, w0, sxtw #4
  4061c8:	sbfiz	x2, x2, #4, #32
  4061cc:	bl	4015b0 <memset@plt>
  4061d0:	ldr	w4, [sp, #120]
  4061d4:	str	w20, [x27, #8]
  4061d8:	ldr	x21, [sp, #160]
  4061dc:	ldr	x20, [sp, #168]
  4061e0:	mov	x7, x21
  4061e4:	ldp	x28, x21, [x19]
  4061e8:	str	x20, [sp]
  4061ec:	ldr	w27, [sp, #124]
  4061f0:	add	x6, sp, #0x80
  4061f4:	mov	x3, x25
  4061f8:	mov	x2, x24
  4061fc:	orr	w27, w27, #0x1
  406200:	mov	w5, w27
  406204:	mov	x1, x28
  406208:	mov	x0, x21
  40620c:	bl	4036a8 <ferror@plt+0x1ed8>
  406210:	cmp	x28, x0
  406214:	b.hi	406264 <ferror@plt+0x4a94>  // b.pmore
  406218:	add	x20, x0, #0x1
  40621c:	str	x20, [x19]
  406220:	cmp	x21, x22
  406224:	b.eq	406230 <ferror@plt+0x4a60>  // b.none
  406228:	mov	x0, x21
  40622c:	bl	4016c0 <free@plt>
  406230:	mov	x0, x20
  406234:	bl	407260 <ferror@plt+0x5a90>
  406238:	ldp	x7, x1, [sp, #160]
  40623c:	str	x0, [x19, #8]
  406240:	ldr	w4, [sp, #120]
  406244:	mov	x21, x0
  406248:	str	x1, [sp]
  40624c:	add	x6, sp, #0x80
  406250:	mov	w5, w27
  406254:	mov	x3, x25
  406258:	mov	x2, x24
  40625c:	mov	x1, x20
  406260:	bl	4036a8 <ferror@plt+0x1ed8>
  406264:	mov	x0, x21
  406268:	ldp	x29, x30, [sp, #16]
  40626c:	ldp	x19, x20, [sp, #32]
  406270:	ldp	x21, x22, [sp, #48]
  406274:	ldp	x27, x28, [sp, #96]
  406278:	str	w26, [x23]
  40627c:	ldp	x23, x24, [sp, #64]
  406280:	ldp	x25, x26, [sp, #80]
  406284:	add	sp, sp, #0xb0
  406288:	ret
  40628c:	mov	x1, #0x10                  	// #16
  406290:	mov	x0, #0x0                   	// #0
  406294:	bl	407290 <ferror@plt+0x5ac0>
  406298:	mov	x19, x0
  40629c:	str	x0, [x28, #496]
  4062a0:	ldp	x0, x1, [x27, #16]
  4062a4:	stp	x0, x1, [x19]
  4062a8:	b	4061b4 <ferror@plt+0x49e4>
  4062ac:	bl	401610 <abort@plt>
  4062b0:	sub	sp, sp, #0x80
  4062b4:	stp	x29, x30, [sp, #16]
  4062b8:	add	x29, sp, #0x10
  4062bc:	stp	x19, x20, [sp, #32]
  4062c0:	mov	w19, w0
  4062c4:	stp	x21, x22, [sp, #48]
  4062c8:	stp	x23, x24, [sp, #64]
  4062cc:	mov	x23, x1
  4062d0:	mov	x24, x2
  4062d4:	stp	x25, x26, [sp, #80]
  4062d8:	adrp	x26, 41b000 <ferror@plt+0x19830>
  4062dc:	stp	x27, x28, [sp, #96]
  4062e0:	bl	4017a0 <__errno_location@plt>
  4062e4:	mov	x22, x0
  4062e8:	ldr	w0, [x0]
  4062ec:	str	w0, [sp, #124]
  4062f0:	ldr	x21, [x26, #496]
  4062f4:	tbnz	w19, #31, 406438 <ferror@plt+0x4c68>
  4062f8:	add	x20, x26, #0x1f0
  4062fc:	ldr	w0, [x20, #8]
  406300:	cmp	w19, w0
  406304:	b.lt	406354 <ferror@plt+0x4b84>  // b.tstop
  406308:	mov	w0, #0x7fffffff            	// #2147483647
  40630c:	cmp	w19, w0
  406310:	b.eq	406434 <ferror@plt+0x4c64>  // b.none
  406314:	add	w27, w19, #0x1
  406318:	add	x0, x20, #0x10
  40631c:	cmp	x21, x0
  406320:	sbfiz	x1, x27, #4, #32
  406324:	b.eq	406418 <ferror@plt+0x4c48>  // b.none
  406328:	mov	x0, x21
  40632c:	bl	407290 <ferror@plt+0x5ac0>
  406330:	mov	x21, x0
  406334:	str	x0, [x26, #496]
  406338:	ldr	w0, [x20, #8]
  40633c:	mov	w1, #0x0                   	// #0
  406340:	sub	w2, w27, w0
  406344:	add	x0, x21, w0, sxtw #4
  406348:	sbfiz	x2, x2, #4, #32
  40634c:	bl	4015b0 <memset@plt>
  406350:	str	w27, [x20, #8]
  406354:	sbfiz	x19, x19, #4, #32
  406358:	add	x6, x20, #0x28
  40635c:	add	x26, x21, x19
  406360:	mov	x3, x24
  406364:	ldp	x7, x0, [x20, #72]
  406368:	mov	x2, x23
  40636c:	ldp	w4, w5, [x20, #32]
  406370:	ldr	x27, [x21, x19]
  406374:	orr	w25, w5, #0x1
  406378:	ldr	x28, [x26, #8]
  40637c:	str	x0, [sp]
  406380:	mov	x1, x27
  406384:	mov	w5, w25
  406388:	mov	x0, x28
  40638c:	bl	4036a8 <ferror@plt+0x1ed8>
  406390:	cmp	x27, x0
  406394:	b.hi	4063ec <ferror@plt+0x4c1c>  // b.pmore
  406398:	add	x27, x0, #0x1
  40639c:	str	x27, [x21, x19]
  4063a0:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4063a4:	add	x0, x0, #0x310
  4063a8:	cmp	x28, x0
  4063ac:	b.eq	4063b8 <ferror@plt+0x4be8>  // b.none
  4063b0:	mov	x0, x28
  4063b4:	bl	4016c0 <free@plt>
  4063b8:	mov	x0, x27
  4063bc:	bl	407260 <ferror@plt+0x5a90>
  4063c0:	ldp	x7, x1, [x20, #72]
  4063c4:	str	x0, [x26, #8]
  4063c8:	ldr	w4, [x20, #32]
  4063cc:	mov	x28, x0
  4063d0:	str	x1, [sp]
  4063d4:	mov	w5, w25
  4063d8:	mov	x3, x24
  4063dc:	mov	x2, x23
  4063e0:	add	x6, x20, #0x28
  4063e4:	mov	x1, x27
  4063e8:	bl	4036a8 <ferror@plt+0x1ed8>
  4063ec:	ldr	w0, [sp, #124]
  4063f0:	ldp	x29, x30, [sp, #16]
  4063f4:	ldp	x19, x20, [sp, #32]
  4063f8:	ldp	x23, x24, [sp, #64]
  4063fc:	ldp	x25, x26, [sp, #80]
  406400:	str	w0, [x22]
  406404:	mov	x0, x28
  406408:	ldp	x21, x22, [sp, #48]
  40640c:	ldp	x27, x28, [sp, #96]
  406410:	add	sp, sp, #0x80
  406414:	ret
  406418:	mov	x0, #0x0                   	// #0
  40641c:	bl	407290 <ferror@plt+0x5ac0>
  406420:	mov	x21, x0
  406424:	str	x0, [x26, #496]
  406428:	ldp	x0, x1, [x20, #16]
  40642c:	stp	x0, x1, [x21]
  406430:	b	406338 <ferror@plt+0x4b68>
  406434:	bl	407428 <ferror@plt+0x5c58>
  406438:	bl	401610 <abort@plt>
  40643c:	nop
  406440:	sub	sp, sp, #0x70
  406444:	stp	x29, x30, [sp, #16]
  406448:	add	x29, sp, #0x10
  40644c:	stp	x19, x20, [sp, #32]
  406450:	stp	x21, x22, [sp, #48]
  406454:	adrp	x21, 41b000 <ferror@plt+0x19830>
  406458:	add	x19, x21, #0x1f0
  40645c:	stp	x23, x24, [sp, #64]
  406460:	mov	x24, x0
  406464:	stp	x25, x26, [sp, #80]
  406468:	mov	x25, x1
  40646c:	str	x27, [sp, #96]
  406470:	bl	4017a0 <__errno_location@plt>
  406474:	mov	x23, x0
  406478:	ldr	w0, [x19, #8]
  40647c:	ldr	x20, [x21, #496]
  406480:	cmp	w0, #0x0
  406484:	ldr	w26, [x23]
  406488:	b.gt	4064cc <ferror@plt+0x4cfc>
  40648c:	add	x0, x19, #0x10
  406490:	cmp	x20, x0
  406494:	b.eq	406580 <ferror@plt+0x4db0>  // b.none
  406498:	mov	x0, x20
  40649c:	mov	x1, #0x10                  	// #16
  4064a0:	bl	407290 <ferror@plt+0x5ac0>
  4064a4:	mov	x20, x0
  4064a8:	str	x0, [x21, #496]
  4064ac:	ldr	w0, [x19, #8]
  4064b0:	mov	w21, #0x1                   	// #1
  4064b4:	mov	w1, #0x0                   	// #0
  4064b8:	sub	w2, w21, w0
  4064bc:	add	x0, x20, w0, sxtw #4
  4064c0:	sbfiz	x2, x2, #4, #32
  4064c4:	bl	4015b0 <memset@plt>
  4064c8:	str	w21, [x19, #8]
  4064cc:	ldp	x21, x22, [x20]
  4064d0:	add	x6, x19, #0x28
  4064d4:	ldp	x7, x0, [x19, #72]
  4064d8:	str	x0, [sp]
  4064dc:	ldp	w4, w27, [x19, #32]
  4064e0:	mov	x3, x25
  4064e4:	mov	x2, x24
  4064e8:	mov	x1, x21
  4064ec:	orr	w27, w27, #0x1
  4064f0:	mov	x0, x22
  4064f4:	mov	w5, w27
  4064f8:	bl	4036a8 <ferror@plt+0x1ed8>
  4064fc:	cmp	x21, x0
  406500:	b.hi	406558 <ferror@plt+0x4d88>  // b.pmore
  406504:	add	x21, x0, #0x1
  406508:	str	x21, [x20]
  40650c:	adrp	x0, 41b000 <ferror@plt+0x19830>
  406510:	add	x0, x0, #0x310
  406514:	cmp	x22, x0
  406518:	b.eq	406524 <ferror@plt+0x4d54>  // b.none
  40651c:	mov	x0, x22
  406520:	bl	4016c0 <free@plt>
  406524:	mov	x0, x21
  406528:	bl	407260 <ferror@plt+0x5a90>
  40652c:	ldp	x7, x1, [x19, #72]
  406530:	str	x0, [x20, #8]
  406534:	ldr	w4, [x19, #32]
  406538:	mov	x22, x0
  40653c:	str	x1, [sp]
  406540:	mov	w5, w27
  406544:	mov	x3, x25
  406548:	mov	x2, x24
  40654c:	add	x6, x19, #0x28
  406550:	mov	x1, x21
  406554:	bl	4036a8 <ferror@plt+0x1ed8>
  406558:	mov	x0, x22
  40655c:	ldp	x29, x30, [sp, #16]
  406560:	ldp	x19, x20, [sp, #32]
  406564:	ldp	x21, x22, [sp, #48]
  406568:	ldr	x27, [sp, #96]
  40656c:	str	w26, [x23]
  406570:	ldp	x23, x24, [sp, #64]
  406574:	ldp	x25, x26, [sp, #80]
  406578:	add	sp, sp, #0x70
  40657c:	ret
  406580:	mov	x1, #0x10                  	// #16
  406584:	mov	x0, #0x0                   	// #0
  406588:	bl	407290 <ferror@plt+0x5ac0>
  40658c:	mov	x20, x0
  406590:	str	x0, [x21, #496]
  406594:	ldp	x0, x1, [x19, #16]
  406598:	stp	x0, x1, [x20]
  40659c:	b	4064ac <ferror@plt+0x4cdc>
  4065a0:	sub	sp, sp, #0x70
  4065a4:	stp	x29, x30, [sp, #16]
  4065a8:	add	x29, sp, #0x10
  4065ac:	stp	x21, x22, [sp, #48]
  4065b0:	adrp	x22, 41b000 <ferror@plt+0x19830>
  4065b4:	stp	x19, x20, [sp, #32]
  4065b8:	mov	w19, w0
  4065bc:	stp	x23, x24, [sp, #64]
  4065c0:	mov	x24, x1
  4065c4:	stp	x25, x26, [sp, #80]
  4065c8:	stp	x27, x28, [sp, #96]
  4065cc:	bl	4017a0 <__errno_location@plt>
  4065d0:	ldr	w25, [x0]
  4065d4:	ldr	x21, [x22, #496]
  4065d8:	tbnz	w19, #31, 40671c <ferror@plt+0x4f4c>
  4065dc:	add	x20, x22, #0x1f0
  4065e0:	mov	x23, x0
  4065e4:	ldr	w0, [x20, #8]
  4065e8:	cmp	w19, w0
  4065ec:	b.lt	40663c <ferror@plt+0x4e6c>  // b.tstop
  4065f0:	mov	w0, #0x7fffffff            	// #2147483647
  4065f4:	cmp	w19, w0
  4065f8:	b.eq	406718 <ferror@plt+0x4f48>  // b.none
  4065fc:	add	w26, w19, #0x1
  406600:	add	x0, x20, #0x10
  406604:	cmp	x21, x0
  406608:	sbfiz	x1, x26, #4, #32
  40660c:	b.eq	4066fc <ferror@plt+0x4f2c>  // b.none
  406610:	mov	x0, x21
  406614:	bl	407290 <ferror@plt+0x5ac0>
  406618:	mov	x21, x0
  40661c:	str	x0, [x22, #496]
  406620:	ldr	w0, [x20, #8]
  406624:	mov	w1, #0x0                   	// #0
  406628:	sub	w2, w26, w0
  40662c:	add	x0, x21, w0, sxtw #4
  406630:	sbfiz	x2, x2, #4, #32
  406634:	bl	4015b0 <memset@plt>
  406638:	str	w26, [x20, #8]
  40663c:	sbfiz	x19, x19, #4, #32
  406640:	add	x6, x20, #0x28
  406644:	add	x26, x21, x19
  406648:	mov	x2, x24
  40664c:	ldp	x7, x0, [x20, #72]
  406650:	mov	x3, #0xffffffffffffffff    	// #-1
  406654:	ldp	w4, w28, [x20, #32]
  406658:	ldr	x22, [x21, x19]
  40665c:	orr	w28, w28, #0x1
  406660:	ldr	x27, [x26, #8]
  406664:	str	x0, [sp]
  406668:	mov	x1, x22
  40666c:	mov	w5, w28
  406670:	mov	x0, x27
  406674:	bl	4036a8 <ferror@plt+0x1ed8>
  406678:	cmp	x22, x0
  40667c:	b.hi	4066d4 <ferror@plt+0x4f04>  // b.pmore
  406680:	add	x22, x0, #0x1
  406684:	str	x22, [x21, x19]
  406688:	adrp	x0, 41b000 <ferror@plt+0x19830>
  40668c:	add	x0, x0, #0x310
  406690:	cmp	x27, x0
  406694:	b.eq	4066a0 <ferror@plt+0x4ed0>  // b.none
  406698:	mov	x0, x27
  40669c:	bl	4016c0 <free@plt>
  4066a0:	mov	x0, x22
  4066a4:	bl	407260 <ferror@plt+0x5a90>
  4066a8:	ldp	x7, x1, [x20, #72]
  4066ac:	str	x0, [x26, #8]
  4066b0:	ldr	w4, [x20, #32]
  4066b4:	mov	x27, x0
  4066b8:	str	x1, [sp]
  4066bc:	mov	w5, w28
  4066c0:	mov	x2, x24
  4066c4:	add	x6, x20, #0x28
  4066c8:	mov	x1, x22
  4066cc:	mov	x3, #0xffffffffffffffff    	// #-1
  4066d0:	bl	4036a8 <ferror@plt+0x1ed8>
  4066d4:	mov	x0, x27
  4066d8:	ldp	x29, x30, [sp, #16]
  4066dc:	ldp	x19, x20, [sp, #32]
  4066e0:	ldp	x21, x22, [sp, #48]
  4066e4:	ldp	x27, x28, [sp, #96]
  4066e8:	str	w25, [x23]
  4066ec:	ldp	x23, x24, [sp, #64]
  4066f0:	ldp	x25, x26, [sp, #80]
  4066f4:	add	sp, sp, #0x70
  4066f8:	ret
  4066fc:	mov	x0, #0x0                   	// #0
  406700:	bl	407290 <ferror@plt+0x5ac0>
  406704:	mov	x21, x0
  406708:	str	x0, [x22, #496]
  40670c:	ldp	x0, x1, [x20, #16]
  406710:	stp	x0, x1, [x21]
  406714:	b	406620 <ferror@plt+0x4e50>
  406718:	bl	407428 <ferror@plt+0x5c58>
  40671c:	bl	401610 <abort@plt>
  406720:	sub	sp, sp, #0x60
  406724:	stp	x29, x30, [sp, #16]
  406728:	add	x29, sp, #0x10
  40672c:	stp	x19, x20, [sp, #32]
  406730:	stp	x21, x22, [sp, #48]
  406734:	adrp	x21, 41b000 <ferror@plt+0x19830>
  406738:	add	x19, x21, #0x1f0
  40673c:	stp	x23, x24, [sp, #64]
  406740:	mov	x24, x0
  406744:	stp	x25, x26, [sp, #80]
  406748:	bl	4017a0 <__errno_location@plt>
  40674c:	mov	x23, x0
  406750:	ldr	w0, [x19, #8]
  406754:	ldr	x20, [x21, #496]
  406758:	cmp	w0, #0x0
  40675c:	ldr	w25, [x23]
  406760:	b.gt	4067a4 <ferror@plt+0x4fd4>
  406764:	add	x0, x19, #0x10
  406768:	cmp	x20, x0
  40676c:	b.eq	406854 <ferror@plt+0x5084>  // b.none
  406770:	mov	x0, x20
  406774:	mov	x1, #0x10                  	// #16
  406778:	bl	407290 <ferror@plt+0x5ac0>
  40677c:	mov	x20, x0
  406780:	str	x0, [x21, #496]
  406784:	ldr	w0, [x19, #8]
  406788:	mov	w21, #0x1                   	// #1
  40678c:	mov	w1, #0x0                   	// #0
  406790:	sub	w2, w21, w0
  406794:	add	x0, x20, w0, sxtw #4
  406798:	sbfiz	x2, x2, #4, #32
  40679c:	bl	4015b0 <memset@plt>
  4067a0:	str	w21, [x19, #8]
  4067a4:	ldp	x21, x22, [x20]
  4067a8:	add	x6, x19, #0x28
  4067ac:	ldp	x7, x0, [x19, #72]
  4067b0:	str	x0, [sp]
  4067b4:	ldp	w4, w26, [x19, #32]
  4067b8:	mov	x2, x24
  4067bc:	mov	x1, x21
  4067c0:	mov	x0, x22
  4067c4:	orr	w26, w26, #0x1
  4067c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4067cc:	mov	w5, w26
  4067d0:	bl	4036a8 <ferror@plt+0x1ed8>
  4067d4:	cmp	x21, x0
  4067d8:	b.hi	406830 <ferror@plt+0x5060>  // b.pmore
  4067dc:	add	x21, x0, #0x1
  4067e0:	str	x21, [x20]
  4067e4:	adrp	x0, 41b000 <ferror@plt+0x19830>
  4067e8:	add	x0, x0, #0x310
  4067ec:	cmp	x22, x0
  4067f0:	b.eq	4067fc <ferror@plt+0x502c>  // b.none
  4067f4:	mov	x0, x22
  4067f8:	bl	4016c0 <free@plt>
  4067fc:	mov	x0, x21
  406800:	bl	407260 <ferror@plt+0x5a90>
  406804:	ldp	x7, x1, [x19, #72]
  406808:	str	x0, [x20, #8]
  40680c:	ldr	w4, [x19, #32]
  406810:	mov	x22, x0
  406814:	str	x1, [sp]
  406818:	mov	w5, w26
  40681c:	mov	x2, x24
  406820:	add	x6, x19, #0x28
  406824:	mov	x1, x21
  406828:	mov	x3, #0xffffffffffffffff    	// #-1
  40682c:	bl	4036a8 <ferror@plt+0x1ed8>
  406830:	mov	x0, x22
  406834:	ldp	x29, x30, [sp, #16]
  406838:	ldp	x19, x20, [sp, #32]
  40683c:	ldp	x21, x22, [sp, #48]
  406840:	str	w25, [x23]
  406844:	ldp	x23, x24, [sp, #64]
  406848:	ldp	x25, x26, [sp, #80]
  40684c:	add	sp, sp, #0x60
  406850:	ret
  406854:	mov	x1, #0x10                  	// #16
  406858:	mov	x0, #0x0                   	// #0
  40685c:	bl	407290 <ferror@plt+0x5ac0>
  406860:	mov	x20, x0
  406864:	str	x0, [x21, #496]
  406868:	ldp	x0, x1, [x19, #16]
  40686c:	stp	x0, x1, [x20]
  406870:	b	406784 <ferror@plt+0x4fb4>
  406874:	nop
  406878:	sub	sp, sp, #0x50
  40687c:	stp	x29, x30, [sp, #32]
  406880:	add	x29, sp, #0x20
  406884:	stp	x19, x20, [sp, #48]
  406888:	mov	x19, x5
  40688c:	mov	x20, x4
  406890:	str	x21, [sp, #64]
  406894:	mov	x5, x3
  406898:	mov	x21, x0
  40689c:	cbz	x1, 406a78 <ferror@plt+0x52a8>
  4068a0:	mov	x4, x2
  4068a4:	mov	x3, x1
  4068a8:	adrp	x2, 408000 <ferror@plt+0x6830>
  4068ac:	mov	w1, #0x1                   	// #1
  4068b0:	add	x2, x2, #0xcb8
  4068b4:	bl	401680 <__fprintf_chk@plt>
  4068b8:	mov	w2, #0x5                   	// #5
  4068bc:	adrp	x1, 408000 <ferror@plt+0x6830>
  4068c0:	mov	x0, #0x0                   	// #0
  4068c4:	add	x1, x1, #0xcd0
  4068c8:	bl	401750 <dcgettext@plt>
  4068cc:	mov	x3, x0
  4068d0:	mov	w4, #0x7e3                 	// #2019
  4068d4:	mov	w1, #0x1                   	// #1
  4068d8:	mov	x0, x21
  4068dc:	adrp	x2, 408000 <ferror@plt+0x6830>
  4068e0:	add	x2, x2, #0xfd0
  4068e4:	bl	401680 <__fprintf_chk@plt>
  4068e8:	mov	w2, #0x5                   	// #5
  4068ec:	adrp	x1, 408000 <ferror@plt+0x6830>
  4068f0:	mov	x0, #0x0                   	// #0
  4068f4:	add	x1, x1, #0xcd8
  4068f8:	bl	401750 <dcgettext@plt>
  4068fc:	mov	x1, x21
  406900:	bl	401760 <fputs_unlocked@plt>
  406904:	cmp	x19, #0x5
  406908:	b.eq	406a94 <ferror@plt+0x52c4>  // b.none
  40690c:	b.hi	406960 <ferror@plt+0x5190>  // b.pmore
  406910:	cmp	x19, #0x2
  406914:	b.eq	406ad4 <ferror@plt+0x5304>  // b.none
  406918:	b.ls	4069d4 <ferror@plt+0x5204>  // b.plast
  40691c:	cmp	x19, #0x3
  406920:	b.eq	406b54 <ferror@plt+0x5384>  // b.none
  406924:	mov	w2, #0x5                   	// #5
  406928:	adrp	x1, 408000 <ferror@plt+0x6830>
  40692c:	mov	x0, #0x0                   	// #0
  406930:	add	x1, x1, #0xdf0
  406934:	bl	401750 <dcgettext@plt>
  406938:	mov	x2, x0
  40693c:	ldp	x3, x4, [x20]
  406940:	mov	x0, x21
  406944:	ldp	x5, x6, [x20, #16]
  406948:	mov	w1, #0x1                   	// #1
  40694c:	ldp	x29, x30, [sp, #32]
  406950:	ldp	x19, x20, [sp, #48]
  406954:	ldr	x21, [sp, #64]
  406958:	add	sp, sp, #0x50
  40695c:	b	401680 <__fprintf_chk@plt>
  406960:	cmp	x19, #0x8
  406964:	b.eq	406b90 <ferror@plt+0x53c0>  // b.none
  406968:	b.ls	406a18 <ferror@plt+0x5248>  // b.plast
  40696c:	cmp	x19, #0x9
  406970:	b.ne	406b44 <ferror@plt+0x5374>  // b.any
  406974:	adrp	x1, 408000 <ferror@plt+0x6830>
  406978:	add	x1, x1, #0xec0
  40697c:	mov	w2, #0x5                   	// #5
  406980:	mov	x0, #0x0                   	// #0
  406984:	bl	401750 <dcgettext@plt>
  406988:	ldp	x7, x8, [x20, #32]
  40698c:	mov	x2, x0
  406990:	ldp	x3, x4, [x20]
  406994:	mov	x0, x21
  406998:	ldp	x5, x6, [x20, #16]
  40699c:	str	x8, [sp]
  4069a0:	mov	w1, #0x1                   	// #1
  4069a4:	ldr	x8, [x20, #48]
  4069a8:	str	x8, [sp, #8]
  4069ac:	ldr	x8, [x20, #56]
  4069b0:	str	x8, [sp, #16]
  4069b4:	ldr	x8, [x20, #64]
  4069b8:	str	x8, [sp, #24]
  4069bc:	bl	401680 <__fprintf_chk@plt>
  4069c0:	ldp	x29, x30, [sp, #32]
  4069c4:	ldp	x19, x20, [sp, #48]
  4069c8:	ldr	x21, [sp, #64]
  4069cc:	add	sp, sp, #0x50
  4069d0:	ret
  4069d4:	cbz	x19, 406a64 <ferror@plt+0x5294>
  4069d8:	cmp	x19, #0x1
  4069dc:	b.ne	406b44 <ferror@plt+0x5374>  // b.any
  4069e0:	mov	w2, #0x5                   	// #5
  4069e4:	adrp	x1, 408000 <ferror@plt+0x6830>
  4069e8:	mov	x0, #0x0                   	// #0
  4069ec:	add	x1, x1, #0xda8
  4069f0:	bl	401750 <dcgettext@plt>
  4069f4:	mov	x2, x0
  4069f8:	mov	w1, w19
  4069fc:	mov	x0, x21
  406a00:	ldr	x3, [x20]
  406a04:	ldp	x29, x30, [sp, #32]
  406a08:	ldp	x19, x20, [sp, #48]
  406a0c:	ldr	x21, [sp, #64]
  406a10:	add	sp, sp, #0x50
  406a14:	b	401680 <__fprintf_chk@plt>
  406a18:	cmp	x19, #0x6
  406a1c:	b.eq	406b0c <ferror@plt+0x533c>  // b.none
  406a20:	cmp	x19, #0x7
  406a24:	b.ne	406b44 <ferror@plt+0x5374>  // b.any
  406a28:	mov	w2, #0x5                   	// #5
  406a2c:	adrp	x1, 408000 <ferror@plt+0x6830>
  406a30:	mov	x0, #0x0                   	// #0
  406a34:	add	x1, x1, #0xe60
  406a38:	bl	401750 <dcgettext@plt>
  406a3c:	mov	x2, x0
  406a40:	ldp	x7, x8, [x20, #32]
  406a44:	mov	x0, x21
  406a48:	ldp	x3, x4, [x20]
  406a4c:	mov	w1, #0x1                   	// #1
  406a50:	ldp	x5, x6, [x20, #16]
  406a54:	str	x8, [sp]
  406a58:	ldr	x8, [x20, #48]
  406a5c:	str	x8, [sp, #8]
  406a60:	bl	401680 <__fprintf_chk@plt>
  406a64:	ldp	x29, x30, [sp, #32]
  406a68:	ldp	x19, x20, [sp, #48]
  406a6c:	ldr	x21, [sp, #64]
  406a70:	add	sp, sp, #0x50
  406a74:	ret
  406a78:	mov	x4, x3
  406a7c:	mov	w1, #0x1                   	// #1
  406a80:	mov	x3, x2
  406a84:	adrp	x2, 408000 <ferror@plt+0x6830>
  406a88:	add	x2, x2, #0xcc8
  406a8c:	bl	401680 <__fprintf_chk@plt>
  406a90:	b	4068b8 <ferror@plt+0x50e8>
  406a94:	mov	w2, w19
  406a98:	adrp	x1, 408000 <ferror@plt+0x6830>
  406a9c:	mov	x0, #0x0                   	// #0
  406aa0:	add	x1, x1, #0xe10
  406aa4:	bl	401750 <dcgettext@plt>
  406aa8:	mov	x2, x0
  406aac:	ldp	x3, x4, [x20]
  406ab0:	mov	x0, x21
  406ab4:	ldp	x5, x6, [x20, #16]
  406ab8:	mov	w1, #0x1                   	// #1
  406abc:	ldp	x29, x30, [sp, #32]
  406ac0:	ldr	x7, [x20, #32]
  406ac4:	ldp	x19, x20, [sp, #48]
  406ac8:	ldr	x21, [sp, #64]
  406acc:	add	sp, sp, #0x50
  406ad0:	b	401680 <__fprintf_chk@plt>
  406ad4:	mov	w2, #0x5                   	// #5
  406ad8:	adrp	x1, 408000 <ferror@plt+0x6830>
  406adc:	mov	x0, #0x0                   	// #0
  406ae0:	add	x1, x1, #0xdb8
  406ae4:	bl	401750 <dcgettext@plt>
  406ae8:	mov	x2, x0
  406aec:	ldp	x3, x4, [x20]
  406af0:	mov	x0, x21
  406af4:	ldp	x29, x30, [sp, #32]
  406af8:	mov	w1, #0x1                   	// #1
  406afc:	ldp	x19, x20, [sp, #48]
  406b00:	ldr	x21, [sp, #64]
  406b04:	add	sp, sp, #0x50
  406b08:	b	401680 <__fprintf_chk@plt>
  406b0c:	mov	w2, #0x5                   	// #5
  406b10:	adrp	x1, 408000 <ferror@plt+0x6830>
  406b14:	mov	x0, #0x0                   	// #0
  406b18:	add	x1, x1, #0xe38
  406b1c:	bl	401750 <dcgettext@plt>
  406b20:	mov	x2, x0
  406b24:	ldp	x3, x4, [x20]
  406b28:	mov	x0, x21
  406b2c:	ldp	x5, x6, [x20, #16]
  406b30:	mov	w1, #0x1                   	// #1
  406b34:	ldp	x7, x8, [x20, #32]
  406b38:	str	x8, [sp]
  406b3c:	bl	401680 <__fprintf_chk@plt>
  406b40:	b	406a64 <ferror@plt+0x5294>
  406b44:	adrp	x1, 408000 <ferror@plt+0x6830>
  406b48:	mov	w2, #0x5                   	// #5
  406b4c:	add	x1, x1, #0xef8
  406b50:	b	406980 <ferror@plt+0x51b0>
  406b54:	mov	w2, #0x5                   	// #5
  406b58:	adrp	x1, 408000 <ferror@plt+0x6830>
  406b5c:	mov	x0, #0x0                   	// #0
  406b60:	add	x1, x1, #0xdd0
  406b64:	bl	401750 <dcgettext@plt>
  406b68:	mov	x2, x0
  406b6c:	ldp	x3, x4, [x20]
  406b70:	mov	x0, x21
  406b74:	ldr	x5, [x20, #16]
  406b78:	mov	w1, #0x1                   	// #1
  406b7c:	ldp	x29, x30, [sp, #32]
  406b80:	ldp	x19, x20, [sp, #48]
  406b84:	ldr	x21, [sp, #64]
  406b88:	add	sp, sp, #0x50
  406b8c:	b	401680 <__fprintf_chk@plt>
  406b90:	mov	w2, #0x5                   	// #5
  406b94:	adrp	x1, 408000 <ferror@plt+0x6830>
  406b98:	mov	x0, #0x0                   	// #0
  406b9c:	add	x1, x1, #0xe90
  406ba0:	bl	401750 <dcgettext@plt>
  406ba4:	mov	x2, x0
  406ba8:	ldp	x7, x8, [x20, #32]
  406bac:	mov	x0, x21
  406bb0:	ldp	x3, x4, [x20]
  406bb4:	mov	w1, #0x1                   	// #1
  406bb8:	ldp	x5, x6, [x20, #16]
  406bbc:	str	x8, [sp]
  406bc0:	ldr	x8, [x20, #48]
  406bc4:	str	x8, [sp, #8]
  406bc8:	ldr	x8, [x20, #56]
  406bcc:	str	x8, [sp, #16]
  406bd0:	bl	401680 <__fprintf_chk@plt>
  406bd4:	b	406a64 <ferror@plt+0x5294>
  406bd8:	ldr	x5, [x4]
  406bdc:	cbz	x5, 406bf8 <ferror@plt+0x5428>
  406be0:	mov	x5, #0x0                   	// #0
  406be4:	nop
  406be8:	add	x5, x5, #0x1
  406bec:	ldr	x6, [x4, x5, lsl #3]
  406bf0:	cbnz	x6, 406be8 <ferror@plt+0x5418>
  406bf4:	b	406878 <ferror@plt+0x50a8>
  406bf8:	mov	x5, #0x0                   	// #0
  406bfc:	b	406878 <ferror@plt+0x50a8>
  406c00:	stp	x29, x30, [sp, #-96]!
  406c04:	mov	x29, sp
  406c08:	ldp	x6, x8, [x4]
  406c0c:	ldr	w7, [x4, #24]
  406c10:	add	x5, x6, #0xf
  406c14:	and	x5, x5, #0xfffffffffffffff8
  406c18:	tbnz	w7, #31, 406d00 <ferror@plt+0x5530>
  406c1c:	ldr	x4, [x6]
  406c20:	str	x4, [sp, #16]
  406c24:	cbz	x4, 406d50 <ferror@plt+0x5580>
  406c28:	add	x4, x5, #0xf
  406c2c:	ldr	x5, [x5]
  406c30:	str	x5, [sp, #24]
  406c34:	and	x4, x4, #0xfffffffffffffff8
  406c38:	cbz	x5, 406d3c <ferror@plt+0x556c>
  406c3c:	add	x5, x4, #0xf
  406c40:	and	x5, x5, #0xfffffffffffffff8
  406c44:	ldr	x4, [x4]
  406c48:	str	x4, [sp, #32]
  406c4c:	cbz	x4, 406cec <ferror@plt+0x551c>
  406c50:	add	x6, x5, #0xf
  406c54:	and	x6, x6, #0xfffffffffffffff8
  406c58:	ldr	x4, [x5]
  406c5c:	str	x4, [sp, #40]
  406c60:	cbz	x4, 406d64 <ferror@plt+0x5594>
  406c64:	ldr	x5, [x6]
  406c68:	str	x5, [sp, #48]
  406c6c:	add	x4, x6, #0xf
  406c70:	and	x4, x4, #0xfffffffffffffff8
  406c74:	cbz	x5, 406d78 <ferror@plt+0x55a8>
  406c78:	add	x6, x4, #0xf
  406c7c:	and	x6, x6, #0xfffffffffffffff8
  406c80:	ldr	x4, [x4]
  406c84:	str	x4, [sp, #56]
  406c88:	cbz	x4, 406d80 <ferror@plt+0x55b0>
  406c8c:	ldr	x5, [x6]
  406c90:	str	x5, [sp, #64]
  406c94:	add	x4, x6, #0xf
  406c98:	and	x4, x4, #0xfffffffffffffff8
  406c9c:	cbz	x5, 406d88 <ferror@plt+0x55b8>
  406ca0:	add	x5, x4, #0xf
  406ca4:	and	x5, x5, #0xfffffffffffffff8
  406ca8:	ldr	x4, [x4]
  406cac:	str	x4, [sp, #72]
  406cb0:	cbz	x4, 406d90 <ferror@plt+0x55c0>
  406cb4:	add	x6, x5, #0xf
  406cb8:	and	x6, x6, #0xfffffffffffffff8
  406cbc:	ldr	x4, [x5]
  406cc0:	str	x4, [sp, #80]
  406cc4:	cbz	x4, 406d98 <ferror@plt+0x55c8>
  406cc8:	ldr	x4, [x6]
  406ccc:	str	x4, [sp, #88]
  406cd0:	cmp	x4, #0x0
  406cd4:	cset	x5, ne  // ne = any
  406cd8:	add	x5, x5, #0x9
  406cdc:	add	x4, sp, #0x10
  406ce0:	bl	406878 <ferror@plt+0x50a8>
  406ce4:	ldp	x29, x30, [sp], #96
  406ce8:	ret
  406cec:	add	x4, sp, #0x10
  406cf0:	mov	x5, #0x2                   	// #2
  406cf4:	bl	406878 <ferror@plt+0x50a8>
  406cf8:	ldp	x29, x30, [sp], #96
  406cfc:	ret
  406d00:	add	w4, w7, #0x8
  406d04:	cmp	w4, #0x0
  406d08:	b.gt	406c1c <ferror@plt+0x544c>
  406d0c:	ldr	x9, [x8, w7, sxtw]
  406d10:	str	x9, [sp, #16]
  406d14:	cbz	x9, 406d50 <ferror@plt+0x5580>
  406d18:	cbz	w4, 406ec8 <ferror@plt+0x56f8>
  406d1c:	add	w9, w7, #0x10
  406d20:	cmp	w9, #0x0
  406d24:	b.le	406da0 <ferror@plt+0x55d0>
  406d28:	mov	x4, x5
  406d2c:	mov	x5, x6
  406d30:	ldr	x5, [x5]
  406d34:	str	x5, [sp, #24]
  406d38:	cbnz	x5, 406c3c <ferror@plt+0x546c>
  406d3c:	add	x4, sp, #0x10
  406d40:	mov	x5, #0x1                   	// #1
  406d44:	bl	406878 <ferror@plt+0x50a8>
  406d48:	ldp	x29, x30, [sp], #96
  406d4c:	ret
  406d50:	add	x4, sp, #0x10
  406d54:	mov	x5, #0x0                   	// #0
  406d58:	bl	406878 <ferror@plt+0x50a8>
  406d5c:	ldp	x29, x30, [sp], #96
  406d60:	ret
  406d64:	add	x4, sp, #0x10
  406d68:	mov	x5, #0x3                   	// #3
  406d6c:	bl	406878 <ferror@plt+0x50a8>
  406d70:	ldp	x29, x30, [sp], #96
  406d74:	ret
  406d78:	mov	x5, #0x4                   	// #4
  406d7c:	b	406cdc <ferror@plt+0x550c>
  406d80:	mov	x5, #0x5                   	// #5
  406d84:	b	406cdc <ferror@plt+0x550c>
  406d88:	mov	x5, #0x6                   	// #6
  406d8c:	b	406cdc <ferror@plt+0x550c>
  406d90:	mov	x5, #0x7                   	// #7
  406d94:	b	406cdc <ferror@plt+0x550c>
  406d98:	mov	x5, #0x8                   	// #8
  406d9c:	b	406cdc <ferror@plt+0x550c>
  406da0:	ldr	x4, [x8, w4, sxtw]
  406da4:	str	x4, [sp, #24]
  406da8:	cbz	x4, 406d3c <ferror@plt+0x556c>
  406dac:	cbz	w9, 406ef0 <ferror@plt+0x5720>
  406db0:	add	w10, w7, #0x18
  406db4:	mov	x4, x6
  406db8:	cmp	w10, #0x0
  406dbc:	b.gt	406c44 <ferror@plt+0x5474>
  406dc0:	ldr	x4, [x8, w9, sxtw]
  406dc4:	str	x4, [sp, #32]
  406dc8:	cbz	x4, 406cec <ferror@plt+0x551c>
  406dcc:	cbz	w10, 406ee8 <ferror@plt+0x5718>
  406dd0:	add	w4, w7, #0x20
  406dd4:	cmp	w4, #0x0
  406dd8:	b.le	406dec <ferror@plt+0x561c>
  406ddc:	add	x4, x6, #0xf
  406de0:	mov	x5, x6
  406de4:	and	x6, x4, #0xfffffffffffffff8
  406de8:	b	406c58 <ferror@plt+0x5488>
  406dec:	ldr	x5, [x8, w10, sxtw]
  406df0:	str	x5, [sp, #40]
  406df4:	cbz	x5, 406d64 <ferror@plt+0x5594>
  406df8:	cbz	w4, 406c64 <ferror@plt+0x5494>
  406dfc:	add	w5, w7, #0x28
  406e00:	cmp	w5, #0x0
  406e04:	b.gt	406c64 <ferror@plt+0x5494>
  406e08:	ldr	x4, [x8, w4, sxtw]
  406e0c:	str	x4, [sp, #48]
  406e10:	cbz	x4, 406d78 <ferror@plt+0x55a8>
  406e14:	cbz	w5, 406ee0 <ferror@plt+0x5710>
  406e18:	add	w4, w7, #0x30
  406e1c:	cmp	w4, #0x0
  406e20:	b.le	406e34 <ferror@plt+0x5664>
  406e24:	add	x5, x6, #0xf
  406e28:	mov	x4, x6
  406e2c:	and	x6, x5, #0xfffffffffffffff8
  406e30:	b	406c80 <ferror@plt+0x54b0>
  406e34:	ldr	x5, [x8, w5, sxtw]
  406e38:	str	x5, [sp, #56]
  406e3c:	cbz	x5, 406d80 <ferror@plt+0x55b0>
  406e40:	cbz	w4, 406c8c <ferror@plt+0x54bc>
  406e44:	add	w5, w7, #0x38
  406e48:	cmp	w5, #0x0
  406e4c:	b.gt	406c8c <ferror@plt+0x54bc>
  406e50:	ldr	x4, [x8, w4, sxtw]
  406e54:	str	x4, [sp, #64]
  406e58:	cbz	x4, 406d88 <ferror@plt+0x55b8>
  406e5c:	cbz	w5, 406ed8 <ferror@plt+0x5708>
  406e60:	add	w9, w7, #0x40
  406e64:	cmp	w9, #0x0
  406e68:	b.le	406e7c <ferror@plt+0x56ac>
  406e6c:	add	x5, x6, #0xf
  406e70:	mov	x4, x6
  406e74:	and	x5, x5, #0xfffffffffffffff8
  406e78:	b	406ca8 <ferror@plt+0x54d8>
  406e7c:	ldr	x4, [x8, w5, sxtw]
  406e80:	str	x4, [sp, #72]
  406e84:	cbz	x4, 406d90 <ferror@plt+0x55c0>
  406e88:	cbz	w9, 406ed0 <ferror@plt+0x5700>
  406e8c:	add	w4, w7, #0x48
  406e90:	cmp	w4, #0x0
  406e94:	b.le	406ea8 <ferror@plt+0x56d8>
  406e98:	add	x4, x6, #0xf
  406e9c:	mov	x5, x6
  406ea0:	and	x6, x4, #0xfffffffffffffff8
  406ea4:	b	406cbc <ferror@plt+0x54ec>
  406ea8:	ldr	x5, [x8, w9, sxtw]
  406eac:	str	x5, [sp, #80]
  406eb0:	cbz	x5, 406d98 <ferror@plt+0x55c8>
  406eb4:	cbz	w4, 406cc8 <ferror@plt+0x54f8>
  406eb8:	add	x8, x8, w4, sxtw
  406ebc:	cmn	w7, #0x4f
  406ec0:	csel	x6, x8, x6, lt  // lt = tstop
  406ec4:	b	406cc8 <ferror@plt+0x54f8>
  406ec8:	mov	x5, x6
  406ecc:	b	406c28 <ferror@plt+0x5458>
  406ed0:	mov	x5, x6
  406ed4:	b	406cb4 <ferror@plt+0x54e4>
  406ed8:	mov	x4, x6
  406edc:	b	406ca0 <ferror@plt+0x54d0>
  406ee0:	mov	x4, x6
  406ee4:	b	406c78 <ferror@plt+0x54a8>
  406ee8:	mov	x5, x6
  406eec:	b	406c50 <ferror@plt+0x5480>
  406ef0:	mov	x4, x6
  406ef4:	b	406c3c <ferror@plt+0x546c>
  406ef8:	stp	x29, x30, [sp, #-288]!
  406efc:	mov	w10, #0xffffffe0            	// #-32
  406f00:	mov	w9, #0xffffff80            	// #-128
  406f04:	mov	x29, sp
  406f08:	add	x11, sp, #0x100
  406f0c:	add	x12, sp, #0x120
  406f10:	stp	x12, x12, [sp, #16]
  406f14:	str	x11, [sp, #32]
  406f18:	stp	w10, w9, [sp, #40]
  406f1c:	str	x4, [sp, #48]
  406f20:	str	q0, [sp, #128]
  406f24:	str	q1, [sp, #144]
  406f28:	str	q2, [sp, #160]
  406f2c:	str	q3, [sp, #176]
  406f30:	str	q4, [sp, #192]
  406f34:	str	q5, [sp, #208]
  406f38:	str	q6, [sp, #224]
  406f3c:	str	q7, [sp, #240]
  406f40:	stp	x4, x5, [sp, #256]
  406f44:	stp	x6, x7, [sp, #272]
  406f48:	cbz	x4, 407038 <ferror@plt+0x5868>
  406f4c:	str	x5, [sp, #56]
  406f50:	cbz	x5, 407030 <ferror@plt+0x5860>
  406f54:	str	x6, [sp, #64]
  406f58:	mov	x5, #0x2                   	// #2
  406f5c:	cbz	x6, 406fd0 <ferror@plt+0x5800>
  406f60:	str	x7, [sp, #72]
  406f64:	mov	x5, #0x3                   	// #3
  406f68:	cbz	x7, 406fd0 <ferror@plt+0x5800>
  406f6c:	ldr	x4, [sp, #288]
  406f70:	str	x4, [sp, #80]
  406f74:	mov	x5, #0x4                   	// #4
  406f78:	cbz	x4, 406fd0 <ferror@plt+0x5800>
  406f7c:	ldr	x5, [sp, #296]
  406f80:	str	x5, [sp, #88]
  406f84:	add	x4, sp, #0x130
  406f88:	cbz	x5, 406fe0 <ferror@plt+0x5810>
  406f8c:	ldr	x5, [x4]
  406f90:	str	x5, [sp, #96]
  406f94:	add	x4, x4, #0x8
  406f98:	cbz	x5, 406ff4 <ferror@plt+0x5824>
  406f9c:	ldr	x5, [x4]
  406fa0:	str	x5, [sp, #104]
  406fa4:	add	x4, x4, #0x8
  406fa8:	cbz	x5, 407008 <ferror@plt+0x5838>
  406fac:	ldr	x5, [x4]
  406fb0:	str	x5, [sp, #112]
  406fb4:	add	x4, x4, #0x8
  406fb8:	cbz	x5, 40701c <ferror@plt+0x584c>
  406fbc:	ldr	x4, [x4]
  406fc0:	str	x4, [sp, #120]
  406fc4:	cmp	x4, #0x0
  406fc8:	cset	x5, ne  // ne = any
  406fcc:	add	x5, x5, #0x9
  406fd0:	add	x4, sp, #0x30
  406fd4:	bl	406878 <ferror@plt+0x50a8>
  406fd8:	ldp	x29, x30, [sp], #288
  406fdc:	ret
  406fe0:	add	x4, sp, #0x30
  406fe4:	mov	x5, #0x5                   	// #5
  406fe8:	bl	406878 <ferror@plt+0x50a8>
  406fec:	ldp	x29, x30, [sp], #288
  406ff0:	ret
  406ff4:	add	x4, sp, #0x30
  406ff8:	mov	x5, #0x6                   	// #6
  406ffc:	bl	406878 <ferror@plt+0x50a8>
  407000:	ldp	x29, x30, [sp], #288
  407004:	ret
  407008:	add	x4, sp, #0x30
  40700c:	mov	x5, #0x7                   	// #7
  407010:	bl	406878 <ferror@plt+0x50a8>
  407014:	ldp	x29, x30, [sp], #288
  407018:	ret
  40701c:	add	x4, sp, #0x30
  407020:	mov	x5, #0x8                   	// #8
  407024:	bl	406878 <ferror@plt+0x50a8>
  407028:	ldp	x29, x30, [sp], #288
  40702c:	ret
  407030:	mov	x5, #0x1                   	// #1
  407034:	b	406fd0 <ferror@plt+0x5800>
  407038:	mov	x5, #0x0                   	// #0
  40703c:	b	406fd0 <ferror@plt+0x5800>
  407040:	stp	x29, x30, [sp, #-16]!
  407044:	mov	w2, #0x5                   	// #5
  407048:	adrp	x1, 408000 <ferror@plt+0x6830>
  40704c:	mov	x29, sp
  407050:	add	x1, x1, #0xf38
  407054:	mov	x0, #0x0                   	// #0
  407058:	bl	401750 <dcgettext@plt>
  40705c:	mov	x1, x0
  407060:	adrp	x2, 408000 <ferror@plt+0x6830>
  407064:	mov	w0, #0x1                   	// #1
  407068:	add	x2, x2, #0xf50
  40706c:	bl	4015a0 <__printf_chk@plt>
  407070:	mov	w2, #0x5                   	// #5
  407074:	adrp	x1, 408000 <ferror@plt+0x6830>
  407078:	mov	x0, #0x0                   	// #0
  40707c:	add	x1, x1, #0xf68
  407080:	bl	401750 <dcgettext@plt>
  407084:	mov	x1, x0
  407088:	adrp	x3, 408000 <ferror@plt+0x6830>
  40708c:	add	x3, x3, #0x1b8
  407090:	adrp	x2, 408000 <ferror@plt+0x6830>
  407094:	mov	w0, #0x1                   	// #1
  407098:	add	x2, x2, #0x1e0
  40709c:	bl	4015a0 <__printf_chk@plt>
  4070a0:	mov	w2, #0x5                   	// #5
  4070a4:	adrp	x1, 408000 <ferror@plt+0x6830>
  4070a8:	mov	x0, #0x0                   	// #0
  4070ac:	add	x1, x1, #0xf80
  4070b0:	bl	401750 <dcgettext@plt>
  4070b4:	ldp	x29, x30, [sp], #16
  4070b8:	adrp	x1, 41b000 <ferror@plt+0x19830>
  4070bc:	ldr	x1, [x1, #624]
  4070c0:	b	401760 <fputs_unlocked@plt>
  4070c4:	nop
  4070c8:	stp	x29, x30, [sp, #-32]!
  4070cc:	umulh	x2, x0, x1
  4070d0:	mov	x29, sp
  4070d4:	str	x19, [sp, #16]
  4070d8:	mul	x19, x0, x1
  4070dc:	cmp	x2, #0x0
  4070e0:	cset	x0, ne  // ne = any
  4070e4:	tbnz	x19, #63, 40710c <ferror@plt+0x593c>
  4070e8:	cbnz	x0, 40710c <ferror@plt+0x593c>
  4070ec:	mov	x0, x19
  4070f0:	bl	401550 <malloc@plt>
  4070f4:	cmp	x0, #0x0
  4070f8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4070fc:	b.ne	40710c <ferror@plt+0x593c>  // b.any
  407100:	ldr	x19, [sp, #16]
  407104:	ldp	x29, x30, [sp], #32
  407108:	ret
  40710c:	bl	407428 <ferror@plt+0x5c58>
  407110:	stp	x29, x30, [sp, #-32]!
  407114:	umulh	x4, x1, x2
  407118:	mov	x29, sp
  40711c:	str	x19, [sp, #16]
  407120:	mul	x19, x1, x2
  407124:	cmp	x4, #0x0
  407128:	cset	x1, ne  // ne = any
  40712c:	tbnz	x19, #63, 407174 <ferror@plt+0x59a4>
  407130:	cbnz	x1, 407174 <ferror@plt+0x59a4>
  407134:	cmp	x19, #0x0
  407138:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40713c:	b.ne	407160 <ferror@plt+0x5990>  // b.any
  407140:	mov	x1, x19
  407144:	bl	4015d0 <realloc@plt>
  407148:	cmp	x0, #0x0
  40714c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407150:	b.ne	407174 <ferror@plt+0x59a4>  // b.any
  407154:	ldr	x19, [sp, #16]
  407158:	ldp	x29, x30, [sp], #32
  40715c:	ret
  407160:	bl	4016c0 <free@plt>
  407164:	mov	x0, #0x0                   	// #0
  407168:	ldr	x19, [sp, #16]
  40716c:	ldp	x29, x30, [sp], #32
  407170:	ret
  407174:	bl	407428 <ferror@plt+0x5c58>
  407178:	stp	x29, x30, [sp, #-32]!
  40717c:	mov	x4, x0
  407180:	mov	x29, sp
  407184:	ldr	x3, [x1]
  407188:	str	x19, [sp, #16]
  40718c:	cbz	x0, 4071dc <ferror@plt+0x5a0c>
  407190:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  407194:	movk	x5, #0x5554
  407198:	udiv	x5, x5, x2
  40719c:	cmp	x5, x3
  4071a0:	b.ls	407228 <ferror@plt+0x5a58>  // b.plast
  4071a4:	add	x19, x3, #0x1
  4071a8:	add	x19, x19, x3, lsr #1
  4071ac:	str	x19, [x1]
  4071b0:	mul	x19, x2, x19
  4071b4:	cbz	x19, 407214 <ferror@plt+0x5a44>
  4071b8:	mov	x0, x4
  4071bc:	mov	x1, x19
  4071c0:	bl	4015d0 <realloc@plt>
  4071c4:	cmp	x0, #0x0
  4071c8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4071cc:	b.ne	407228 <ferror@plt+0x5a58>  // b.any
  4071d0:	ldr	x19, [sp, #16]
  4071d4:	ldp	x29, x30, [sp], #32
  4071d8:	ret
  4071dc:	cbz	x3, 407200 <ferror@plt+0x5a30>
  4071e0:	umulh	x0, x3, x2
  4071e4:	mul	x19, x3, x2
  4071e8:	cmp	x0, #0x0
  4071ec:	cset	x0, ne  // ne = any
  4071f0:	tbnz	x19, #63, 407228 <ferror@plt+0x5a58>
  4071f4:	cbnz	x0, 407228 <ferror@plt+0x5a58>
  4071f8:	str	x3, [x1]
  4071fc:	b	4071b8 <ferror@plt+0x59e8>
  407200:	mov	x3, #0x80                  	// #128
  407204:	cmp	x2, x3
  407208:	udiv	x3, x3, x2
  40720c:	cinc	x3, x3, hi  // hi = pmore
  407210:	b	4071e0 <ferror@plt+0x5a10>
  407214:	bl	4016c0 <free@plt>
  407218:	mov	x0, #0x0                   	// #0
  40721c:	ldr	x19, [sp, #16]
  407220:	ldp	x29, x30, [sp], #32
  407224:	ret
  407228:	bl	407428 <ferror@plt+0x5c58>
  40722c:	nop
  407230:	stp	x29, x30, [sp, #-32]!
  407234:	mov	x29, sp
  407238:	str	x19, [sp, #16]
  40723c:	mov	x19, x0
  407240:	bl	401550 <malloc@plt>
  407244:	cmp	x0, #0x0
  407248:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40724c:	b.ne	40725c <ferror@plt+0x5a8c>  // b.any
  407250:	ldr	x19, [sp, #16]
  407254:	ldp	x29, x30, [sp], #32
  407258:	ret
  40725c:	bl	407428 <ferror@plt+0x5c58>
  407260:	stp	x29, x30, [sp, #-32]!
  407264:	mov	x29, sp
  407268:	str	x19, [sp, #16]
  40726c:	mov	x19, x0
  407270:	bl	401550 <malloc@plt>
  407274:	cmp	x0, #0x0
  407278:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40727c:	b.ne	40728c <ferror@plt+0x5abc>  // b.any
  407280:	ldr	x19, [sp, #16]
  407284:	ldp	x29, x30, [sp], #32
  407288:	ret
  40728c:	bl	407428 <ferror@plt+0x5c58>
  407290:	stp	x29, x30, [sp, #-32]!
  407294:	cmp	x1, #0x0
  407298:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40729c:	mov	x29, sp
  4072a0:	b.ne	4072c8 <ferror@plt+0x5af8>  // b.any
  4072a4:	str	x19, [sp, #16]
  4072a8:	mov	x19, x1
  4072ac:	bl	4015d0 <realloc@plt>
  4072b0:	cmp	x0, #0x0
  4072b4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4072b8:	b.ne	4072d8 <ferror@plt+0x5b08>  // b.any
  4072bc:	ldr	x19, [sp, #16]
  4072c0:	ldp	x29, x30, [sp], #32
  4072c4:	ret
  4072c8:	bl	4016c0 <free@plt>
  4072cc:	mov	x0, #0x0                   	// #0
  4072d0:	ldp	x29, x30, [sp], #32
  4072d4:	ret
  4072d8:	bl	407428 <ferror@plt+0x5c58>
  4072dc:	nop
  4072e0:	stp	x29, x30, [sp, #-16]!
  4072e4:	mov	x2, x1
  4072e8:	mov	x29, sp
  4072ec:	ldr	x1, [x1]
  4072f0:	cbz	x0, 407320 <ferror@plt+0x5b50>
  4072f4:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4072f8:	movk	x3, #0x5553
  4072fc:	cmp	x1, x3
  407300:	b.hi	407334 <ferror@plt+0x5b64>  // b.pmore
  407304:	add	x3, x1, #0x1
  407308:	add	x1, x3, x1, lsr #1
  40730c:	str	x1, [x2]
  407310:	bl	4015d0 <realloc@plt>
  407314:	cbz	x0, 407334 <ferror@plt+0x5b64>
  407318:	ldp	x29, x30, [sp], #16
  40731c:	ret
  407320:	cmp	x1, #0x0
  407324:	cbnz	x1, 407330 <ferror@plt+0x5b60>
  407328:	mov	x1, #0x80                  	// #128
  40732c:	b	40730c <ferror@plt+0x5b3c>
  407330:	b.ge	40730c <ferror@plt+0x5b3c>  // b.tcont
  407334:	bl	407428 <ferror@plt+0x5c58>
  407338:	stp	x29, x30, [sp, #-32]!
  40733c:	mov	x1, #0x1                   	// #1
  407340:	mov	x29, sp
  407344:	str	x19, [sp, #16]
  407348:	mov	x19, x0
  40734c:	bl	4015c0 <calloc@plt>
  407350:	cmp	x0, #0x0
  407354:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407358:	b.ne	407368 <ferror@plt+0x5b98>  // b.any
  40735c:	ldr	x19, [sp, #16]
  407360:	ldp	x29, x30, [sp], #32
  407364:	ret
  407368:	bl	407428 <ferror@plt+0x5c58>
  40736c:	nop
  407370:	umulh	x4, x0, x1
  407374:	stp	x29, x30, [sp, #-16]!
  407378:	mul	x2, x0, x1
  40737c:	cmp	x4, #0x0
  407380:	mov	x29, sp
  407384:	cset	x3, ne  // ne = any
  407388:	tbnz	x2, #63, 4073a0 <ferror@plt+0x5bd0>
  40738c:	cbnz	x3, 4073a0 <ferror@plt+0x5bd0>
  407390:	bl	4015c0 <calloc@plt>
  407394:	cbz	x0, 4073a0 <ferror@plt+0x5bd0>
  407398:	ldp	x29, x30, [sp], #16
  40739c:	ret
  4073a0:	bl	407428 <ferror@plt+0x5c58>
  4073a4:	nop
  4073a8:	stp	x29, x30, [sp, #-32]!
  4073ac:	mov	x29, sp
  4073b0:	stp	x19, x20, [sp, #16]
  4073b4:	mov	x19, x1
  4073b8:	mov	x20, x0
  4073bc:	mov	x0, x1
  4073c0:	bl	401550 <malloc@plt>
  4073c4:	cmp	x0, #0x0
  4073c8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4073cc:	b.ne	4073e4 <ferror@plt+0x5c14>  // b.any
  4073d0:	mov	x2, x19
  4073d4:	mov	x1, x20
  4073d8:	ldp	x19, x20, [sp, #16]
  4073dc:	ldp	x29, x30, [sp], #32
  4073e0:	b	401460 <memcpy@plt>
  4073e4:	bl	407428 <ferror@plt+0x5c58>
  4073e8:	stp	x29, x30, [sp, #-32]!
  4073ec:	mov	x29, sp
  4073f0:	stp	x19, x20, [sp, #16]
  4073f4:	mov	x20, x0
  4073f8:	bl	4014a0 <strlen@plt>
  4073fc:	add	x19, x0, #0x1
  407400:	mov	x0, x19
  407404:	bl	401550 <malloc@plt>
  407408:	cbz	x0, 407420 <ferror@plt+0x5c50>
  40740c:	mov	x2, x19
  407410:	mov	x1, x20
  407414:	ldp	x19, x20, [sp, #16]
  407418:	ldp	x29, x30, [sp], #32
  40741c:	b	401460 <memcpy@plt>
  407420:	bl	407428 <ferror@plt+0x5c58>
  407424:	nop
  407428:	stp	x29, x30, [sp, #-32]!
  40742c:	adrp	x0, 41b000 <ferror@plt+0x19830>
  407430:	mov	w2, #0x5                   	// #5
  407434:	mov	x29, sp
  407438:	str	x19, [sp, #16]
  40743c:	adrp	x1, 409000 <ferror@plt+0x7830>
  407440:	ldr	w19, [x0, #488]
  407444:	add	x1, x1, #0x0
  407448:	mov	x0, #0x0                   	// #0
  40744c:	bl	401750 <dcgettext@plt>
  407450:	adrp	x2, 408000 <ferror@plt+0x6830>
  407454:	mov	x3, x0
  407458:	add	x2, x2, #0x7c0
  40745c:	mov	w0, w19
  407460:	mov	w1, #0x0                   	// #0
  407464:	bl	4014c0 <error@plt>
  407468:	bl	401610 <abort@plt>
  40746c:	nop
  407470:	stp	x29, x30, [sp, #-16]!
  407474:	mov	x29, sp
  407478:	bl	4016f0 <strndup@plt>
  40747c:	cbz	x0, 407488 <ferror@plt+0x5cb8>
  407480:	ldp	x29, x30, [sp], #16
  407484:	ret
  407488:	bl	407428 <ferror@plt+0x5c58>
  40748c:	nop
  407490:	stp	x29, x30, [sp, #-32]!
  407494:	mov	x29, sp
  407498:	stp	x19, x20, [sp, #16]
  40749c:	mov	x19, x0
  4074a0:	bl	401510 <fileno@plt>
  4074a4:	tbnz	w0, #31, 407500 <ferror@plt+0x5d30>
  4074a8:	mov	x0, x19
  4074ac:	bl	401770 <__freading@plt>
  4074b0:	cbnz	w0, 4074e4 <ferror@plt+0x5d14>
  4074b4:	mov	x0, x19
  4074b8:	bl	407520 <ferror@plt+0x5d50>
  4074bc:	cbz	w0, 407500 <ferror@plt+0x5d30>
  4074c0:	bl	4017a0 <__errno_location@plt>
  4074c4:	mov	x20, x0
  4074c8:	mov	x0, x19
  4074cc:	ldr	w19, [x20]
  4074d0:	bl	401520 <fclose@plt>
  4074d4:	cbnz	w19, 407510 <ferror@plt+0x5d40>
  4074d8:	ldp	x19, x20, [sp, #16]
  4074dc:	ldp	x29, x30, [sp], #32
  4074e0:	ret
  4074e4:	mov	x0, x19
  4074e8:	bl	401510 <fileno@plt>
  4074ec:	mov	w2, #0x1                   	// #1
  4074f0:	mov	x1, #0x0                   	// #0
  4074f4:	bl	4014f0 <lseek@plt>
  4074f8:	cmn	x0, #0x1
  4074fc:	b.ne	4074b4 <ferror@plt+0x5ce4>  // b.any
  407500:	mov	x0, x19
  407504:	ldp	x19, x20, [sp, #16]
  407508:	ldp	x29, x30, [sp], #32
  40750c:	b	401520 <fclose@plt>
  407510:	mov	w0, #0xffffffff            	// #-1
  407514:	str	w19, [x20]
  407518:	b	4074d8 <ferror@plt+0x5d08>
  40751c:	nop
  407520:	stp	x29, x30, [sp, #-32]!
  407524:	mov	x29, sp
  407528:	str	x19, [sp, #16]
  40752c:	mov	x19, x0
  407530:	cbz	x0, 407544 <ferror@plt+0x5d74>
  407534:	bl	401770 <__freading@plt>
  407538:	cbz	w0, 407544 <ferror@plt+0x5d74>
  40753c:	ldr	w0, [x19]
  407540:	tbnz	w0, #8, 407554 <ferror@plt+0x5d84>
  407544:	mov	x0, x19
  407548:	ldr	x19, [sp, #16]
  40754c:	ldp	x29, x30, [sp], #32
  407550:	b	401720 <fflush@plt>
  407554:	mov	x0, x19
  407558:	mov	w2, #0x1                   	// #1
  40755c:	mov	x1, #0x0                   	// #0
  407560:	bl	4075a8 <ferror@plt+0x5dd8>
  407564:	mov	x0, x19
  407568:	ldr	x19, [sp, #16]
  40756c:	ldp	x29, x30, [sp], #32
  407570:	b	401720 <fflush@plt>
  407574:	nop
  407578:	mov	x2, x0
  40757c:	ldp	x0, x3, [x0, #32]
  407580:	cmp	x3, x0
  407584:	b.hi	40759c <ferror@plt+0x5dcc>  // b.pmore
  407588:	ldp	x0, x2, [x2, #8]
  40758c:	subs	x2, x2, x0
  407590:	b.eq	40759c <ferror@plt+0x5dcc>  // b.none
  407594:	str	x2, [x1]
  407598:	ret
  40759c:	mov	x0, #0x0                   	// #0
  4075a0:	ret
  4075a4:	nop
  4075a8:	stp	x29, x30, [sp, #-48]!
  4075ac:	mov	x29, sp
  4075b0:	ldp	x3, x4, [x0, #8]
  4075b4:	str	x19, [sp, #16]
  4075b8:	mov	x19, x0
  4075bc:	cmp	x4, x3
  4075c0:	b.eq	4075d4 <ferror@plt+0x5e04>  // b.none
  4075c4:	mov	x0, x19
  4075c8:	ldr	x19, [sp, #16]
  4075cc:	ldp	x29, x30, [sp], #48
  4075d0:	b	4016b0 <fseeko@plt>
  4075d4:	ldp	x3, x4, [x0, #32]
  4075d8:	cmp	x4, x3
  4075dc:	b.ne	4075c4 <ferror@plt+0x5df4>  // b.any
  4075e0:	ldr	x3, [x0, #72]
  4075e4:	cbnz	x3, 4075c4 <ferror@plt+0x5df4>
  4075e8:	str	x1, [sp, #32]
  4075ec:	str	w2, [sp, #44]
  4075f0:	bl	401510 <fileno@plt>
  4075f4:	ldr	w2, [sp, #44]
  4075f8:	ldr	x1, [sp, #32]
  4075fc:	bl	4014f0 <lseek@plt>
  407600:	mov	x1, x0
  407604:	cmn	x0, #0x1
  407608:	b.eq	407620 <ferror@plt+0x5e50>  // b.none
  40760c:	ldr	w2, [x19]
  407610:	mov	w0, #0x0                   	// #0
  407614:	str	x1, [x19, #144]
  407618:	and	w1, w2, #0xffffffef
  40761c:	str	w1, [x19]
  407620:	ldr	x19, [sp, #16]
  407624:	ldp	x29, x30, [sp], #48
  407628:	ret
  40762c:	nop
  407630:	stp	x29, x30, [sp, #-64]!
  407634:	cmp	x0, #0x0
  407638:	add	x4, sp, #0x3c
  40763c:	mov	x29, sp
  407640:	stp	x19, x20, [sp, #16]
  407644:	csel	x19, x4, x0, eq  // eq = none
  407648:	mov	x20, x2
  40764c:	mov	x0, x19
  407650:	str	x21, [sp, #32]
  407654:	mov	x21, x1
  407658:	bl	401450 <mbrtowc@plt>
  40765c:	cmp	x20, #0x0
  407660:	mov	x20, x0
  407664:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407668:	b.hi	407680 <ferror@plt+0x5eb0>  // b.pmore
  40766c:	mov	x0, x20
  407670:	ldp	x19, x20, [sp, #16]
  407674:	ldr	x21, [sp, #32]
  407678:	ldp	x29, x30, [sp], #64
  40767c:	ret
  407680:	mov	w0, #0x0                   	// #0
  407684:	bl	4078a0 <ferror@plt+0x60d0>
  407688:	tst	w0, #0xff
  40768c:	b.ne	40766c <ferror@plt+0x5e9c>  // b.any
  407690:	ldrb	w0, [x21]
  407694:	mov	x20, #0x1                   	// #1
  407698:	str	w0, [x19]
  40769c:	mov	x0, x20
  4076a0:	ldp	x19, x20, [sp, #16]
  4076a4:	ldr	x21, [sp, #32]
  4076a8:	ldp	x29, x30, [sp], #64
  4076ac:	ret
  4076b0:	stp	x29, x30, [sp, #-32]!
  4076b4:	mov	x29, sp
  4076b8:	stp	x19, x20, [sp, #16]
  4076bc:	mov	x19, x0
  4076c0:	bl	401500 <__fpending@plt>
  4076c4:	mov	x20, x0
  4076c8:	mov	x0, x19
  4076cc:	ldr	w19, [x19]
  4076d0:	and	w19, w19, #0x20
  4076d4:	bl	407490 <ferror@plt+0x5cc0>
  4076d8:	cbnz	w19, 407700 <ferror@plt+0x5f30>
  4076dc:	cbz	w0, 4076f4 <ferror@plt+0x5f24>
  4076e0:	cbnz	x20, 407718 <ferror@plt+0x5f48>
  4076e4:	bl	4017a0 <__errno_location@plt>
  4076e8:	ldr	w0, [x0]
  4076ec:	cmp	w0, #0x9
  4076f0:	csetm	w0, ne  // ne = any
  4076f4:	ldp	x19, x20, [sp, #16]
  4076f8:	ldp	x29, x30, [sp], #32
  4076fc:	ret
  407700:	cbnz	w0, 407718 <ferror@plt+0x5f48>
  407704:	bl	4017a0 <__errno_location@plt>
  407708:	mov	x1, x0
  40770c:	mov	w0, #0xffffffff            	// #-1
  407710:	str	wzr, [x1]
  407714:	b	4076f4 <ferror@plt+0x5f24>
  407718:	mov	w0, #0xffffffff            	// #-1
  40771c:	b	4076f4 <ferror@plt+0x5f24>
  407720:	cbz	x1, 4077e0 <ferror@plt+0x6010>
  407724:	mov	x12, #0x1040                	// #4160
  407728:	sub	sp, sp, x12
  40772c:	stp	x29, x30, [sp]
  407730:	mov	x29, sp
  407734:	stp	x19, x20, [sp, #16]
  407738:	mov	x19, x1
  40773c:	stp	x21, x22, [sp, #32]
  407740:	mov	x21, x0
  407744:	bl	407940 <ferror@plt+0x6170>
  407748:	mov	x20, x0
  40774c:	cbz	x0, 4077e8 <ferror@plt+0x6018>
  407750:	add	x22, sp, #0x40
  407754:	b	407768 <ferror@plt+0x5f98>
  407758:	subs	x19, x19, #0x1
  40775c:	b.eq	40783c <ferror@plt+0x606c>  // b.none
  407760:	subs	x20, x20, #0x1
  407764:	b.eq	4077e8 <ferror@plt+0x6018>  // b.none
  407768:	mov	x1, x22
  40776c:	mov	x0, x21
  407770:	bl	407578 <ferror@plt+0x5da8>
  407774:	mov	x1, x0
  407778:	mov	x0, x21
  40777c:	cbz	x1, 4077ac <ferror@plt+0x5fdc>
  407780:	ldr	x1, [sp, #64]
  407784:	cmp	x1, x19
  407788:	csel	x2, x1, x19, ls  // ls = plast
  40778c:	cbz	x1, 4077ac <ferror@plt+0x5fdc>
  407790:	ldr	x1, [x21, #8]
  407794:	subs	x19, x19, x2
  407798:	add	x1, x1, x2
  40779c:	str	x1, [x21, #8]
  4077a0:	b.eq	40783c <ferror@plt+0x606c>  // b.none
  4077a4:	subs	x20, x20, x2
  4077a8:	b.eq	4077e8 <ferror@plt+0x6018>  // b.none
  4077ac:	bl	401590 <fgetc@plt>
  4077b0:	cmn	w0, #0x1
  4077b4:	b.ne	407758 <ferror@plt+0x5f88>  // b.any
  4077b8:	mov	x0, x21
  4077bc:	bl	4017d0 <ferror@plt>
  4077c0:	cmp	w0, #0x0
  4077c4:	csetm	w0, ne  // ne = any
  4077c8:	mov	x12, #0x1040                	// #4160
  4077cc:	ldp	x29, x30, [sp]
  4077d0:	ldp	x19, x20, [sp, #16]
  4077d4:	ldp	x21, x22, [sp, #32]
  4077d8:	add	sp, sp, x12
  4077dc:	ret
  4077e0:	mov	w0, #0x0                   	// #0
  4077e4:	ret
  4077e8:	mov	x0, x21
  4077ec:	bl	401510 <fileno@plt>
  4077f0:	tbz	w0, #31, 407858 <ferror@plt+0x6088>
  4077f4:	add	x22, sp, #0x40
  4077f8:	str	x23, [sp, #48]
  4077fc:	mov	x23, #0x1000                	// #4096
  407800:	b	40780c <ferror@plt+0x603c>
  407804:	subs	x19, x19, x20
  407808:	b.eq	40787c <ferror@plt+0x60ac>  // b.none
  40780c:	cmp	x19, #0x1, lsl #12
  407810:	mov	x4, x21
  407814:	csel	x20, x19, x23, ls  // ls = plast
  407818:	mov	x0, x22
  40781c:	mov	x3, x20
  407820:	mov	x2, #0x1                   	// #1
  407824:	mov	x1, #0x1000                	// #4096
  407828:	bl	4015e0 <__fread_chk@plt>
  40782c:	cmp	x20, x0
  407830:	b.ls	407804 <ferror@plt+0x6034>  // b.plast
  407834:	ldr	x23, [sp, #48]
  407838:	b	4077b8 <ferror@plt+0x5fe8>
  40783c:	mov	w0, #0x0                   	// #0
  407840:	mov	x12, #0x1040                	// #4160
  407844:	ldp	x29, x30, [sp]
  407848:	ldp	x19, x20, [sp, #16]
  40784c:	ldp	x21, x22, [sp, #32]
  407850:	add	sp, sp, x12
  407854:	ret
  407858:	mov	w2, #0x1                   	// #1
  40785c:	mov	x1, #0x0                   	// #0
  407860:	bl	4014f0 <lseek@plt>
  407864:	tbnz	x0, #63, 4077f4 <ferror@plt+0x6024>
  407868:	mov	x1, x19
  40786c:	mov	x0, x21
  407870:	mov	w2, #0x1                   	// #1
  407874:	bl	4075a8 <ferror@plt+0x5dd8>
  407878:	b	4077c8 <ferror@plt+0x5ff8>
  40787c:	mov	w0, #0x0                   	// #0
  407880:	mov	x12, #0x1040                	// #4160
  407884:	ldp	x29, x30, [sp]
  407888:	ldp	x19, x20, [sp, #16]
  40788c:	ldp	x21, x22, [sp, #32]
  407890:	ldr	x23, [sp, #48]
  407894:	add	sp, sp, x12
  407898:	ret
  40789c:	nop
  4078a0:	stp	x29, x30, [sp, #-16]!
  4078a4:	mov	x1, #0x0                   	// #0
  4078a8:	mov	x29, sp
  4078ac:	bl	4017c0 <setlocale@plt>
  4078b0:	mov	w1, #0x1                   	// #1
  4078b4:	cbz	x0, 4078d8 <ferror@plt+0x6108>
  4078b8:	ldrb	w1, [x0]
  4078bc:	cmp	w1, #0x43
  4078c0:	b.eq	4078e4 <ferror@plt+0x6114>  // b.none
  4078c4:	adrp	x1, 409000 <ferror@plt+0x7830>
  4078c8:	add	x1, x1, #0x18
  4078cc:	bl	401690 <strcmp@plt>
  4078d0:	cmp	w0, #0x0
  4078d4:	cset	w1, ne  // ne = any
  4078d8:	mov	w0, w1
  4078dc:	ldp	x29, x30, [sp], #16
  4078e0:	ret
  4078e4:	ldrb	w2, [x0, #1]
  4078e8:	mov	w1, #0x0                   	// #0
  4078ec:	cbnz	w2, 4078c4 <ferror@plt+0x60f4>
  4078f0:	mov	w0, w1
  4078f4:	ldp	x29, x30, [sp], #16
  4078f8:	ret
  4078fc:	nop
  407900:	stp	x29, x30, [sp, #-16]!
  407904:	mov	w0, #0xe                   	// #14
  407908:	mov	x29, sp
  40790c:	bl	401530 <nl_langinfo@plt>
  407910:	cbz	x0, 407930 <ferror@plt+0x6160>
  407914:	ldrb	w2, [x0]
  407918:	adrp	x1, 409000 <ferror@plt+0x7830>
  40791c:	add	x1, x1, #0x20
  407920:	cmp	w2, #0x0
  407924:	csel	x0, x1, x0, eq  // eq = none
  407928:	ldp	x29, x30, [sp], #16
  40792c:	ret
  407930:	ldp	x29, x30, [sp], #16
  407934:	adrp	x0, 409000 <ferror@plt+0x7830>
  407938:	add	x0, x0, #0x20
  40793c:	ret
  407940:	ldp	x1, x2, [x0, #32]
  407944:	cmp	x2, x1
  407948:	b.hi	407974 <ferror@plt+0x61a4>  // b.pmore
  40794c:	ldp	x3, x1, [x0, #8]
  407950:	ldr	w2, [x0]
  407954:	sub	x1, x1, x3
  407958:	tbz	w2, #8, 40796c <ferror@plt+0x619c>
  40795c:	ldr	x2, [x0, #72]
  407960:	ldr	x0, [x0, #88]
  407964:	sub	x0, x0, x2
  407968:	add	x1, x1, x0
  40796c:	mov	x0, x1
  407970:	ret
  407974:	mov	x0, #0x0                   	// #0
  407978:	ret
  40797c:	nop
  407980:	stp	x29, x30, [sp, #-64]!
  407984:	mov	x29, sp
  407988:	stp	x19, x20, [sp, #16]
  40798c:	adrp	x20, 41a000 <ferror@plt+0x18830>
  407990:	add	x20, x20, #0xdf0
  407994:	stp	x21, x22, [sp, #32]
  407998:	adrp	x21, 41a000 <ferror@plt+0x18830>
  40799c:	add	x21, x21, #0xde8
  4079a0:	sub	x20, x20, x21
  4079a4:	mov	w22, w0
  4079a8:	stp	x23, x24, [sp, #48]
  4079ac:	mov	x23, x1
  4079b0:	mov	x24, x2
  4079b4:	bl	401410 <mbrtowc@plt-0x40>
  4079b8:	cmp	xzr, x20, asr #3
  4079bc:	b.eq	4079e8 <ferror@plt+0x6218>  // b.none
  4079c0:	asr	x20, x20, #3
  4079c4:	mov	x19, #0x0                   	// #0
  4079c8:	ldr	x3, [x21, x19, lsl #3]
  4079cc:	mov	x2, x24
  4079d0:	add	x19, x19, #0x1
  4079d4:	mov	x1, x23
  4079d8:	mov	w0, w22
  4079dc:	blr	x3
  4079e0:	cmp	x20, x19
  4079e4:	b.ne	4079c8 <ferror@plt+0x61f8>  // b.any
  4079e8:	ldp	x19, x20, [sp, #16]
  4079ec:	ldp	x21, x22, [sp, #32]
  4079f0:	ldp	x23, x24, [sp, #48]
  4079f4:	ldp	x29, x30, [sp], #64
  4079f8:	ret
  4079fc:	nop
  407a00:	ret
  407a04:	nop
  407a08:	adrp	x2, 41b000 <ferror@plt+0x19830>
  407a0c:	mov	x1, #0x0                   	// #0
  407a10:	ldr	x2, [x2, #464]
  407a14:	b	4014d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407a18 <.fini>:
  407a18:	stp	x29, x30, [sp, #-16]!
  407a1c:	mov	x29, sp
  407a20:	ldp	x29, x30, [sp], #16
  407a24:	ret
