lbl_80C1DF9C:
/* 80C1DF9C 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80C1DFA0 00000004  7C 08 02 A6 */	mflr r0
/* 80C1DFA4 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80C1DFA8 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80C1DFAC 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80C1DFB0 00000014  38 7F 05 A0 */	addi r3, r31, 0x5a0
/* 80C1DFB4 00000018  3C 80 00 00 */	lis r4, l_arcName@ha /* 80C1EEC4 */
/* 80C1DFB8 0000001C  38 84 00 00 */	addi r4, r4, l_arcName@l /* 80C1EEC4 */
/* 80C1DFBC 00000020  80 84 00 00 */	lwz r4, 0(r4)
/* 80C1DFC0 00000024  4B FF FD 39 */	bl dComIfG_resLoad__FP30request_of_phase_process_classPCc
/* 80C1DFC4 00000028  7C 60 1B 78 */	mr r0, r3
/* 80C1DFC8 0000002C  2C 00 00 04 */	cmpwi r0, 4
/* 80C1DFCC 00000030  40 82 00 3C */	bne lbl_80C1E008
/* 80C1DFD0 00000034  7F E3 FB 78 */	mr r3, r31
/* 80C1DFD4 00000038  3C 80 00 00 */	lis r4, l_arcName@ha /* 80C1EEC4 */
/* 80C1DFD8 0000003C  38 84 00 00 */	addi r4, r4, l_arcName@l /* 80C1EEC4 */
/* 80C1DFDC 00000040  80 84 00 00 */	lwz r4, 0(r4)
/* 80C1DFE0 00000044  38 A0 00 07 */	li r5, 7
/* 80C1DFE4 00000048  3C C0 00 00 */	lis r6, dBgS_MoveBGProc_TypicalRotY__FP4dBgWPvRC13cBgS_PolyInfobP4cXyzP5csXyzP5csXyz@ha /* 80075AD8 */
/* 80C1DFE8 0000004C  38 C6 00 00 */	addi r6, r6, dBgS_MoveBGProc_TypicalRotY__FP4dBgWPvRC13cBgS_PolyInfobP4cXyzP5csXyzP5csXyz@l /* 80075AD8 */
/* 80C1DFEC 00000050  38 E0 0B 00 */	li r7, 0xb00
/* 80C1DFF0 00000054  39 00 00 00 */	li r8, 0
/* 80C1DFF4 00000058  4B FF FD 05 */	bl MoveBGCreate__16dBgS_MoveBgActorFPCciPFP4dBgWPvRC13cBgS_PolyInfobP4cXyzP5csXyzP5csXyz_vUlPA3_A4_f
/* 80C1DFF8 0000005C  7C 60 1B 78 */	mr r0, r3
/* 80C1DFFC 00000060  2C 00 00 05 */	cmpwi r0, 5
/* 80C1E000 00000064  40 82 00 08 */	bne lbl_80C1E008
/* 80C1E004 00000068  48 00 00 08 */	b lbl_80C1E00C
lbl_80C1E008:
/* 80C1E008 00000000  7C 03 03 78 */	mr r3, r0
lbl_80C1E00C:
/* 80C1E00C 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80C1E010 00000004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80C1E014 00000008  7C 08 03 A6 */	mtlr r0
/* 80C1E018 0000000C  38 21 00 10 */	addi r1, r1, 0x10
/* 80C1E01C 00000010  4E 80 00 20 */	blr 
