INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-311] analyzing module LCU_RF
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module counter_3BIT
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [F:/COD/lab3/lab3_FIFO/lab3_FIFO.sim/sim_1/behav/xsim/glbl.v:6]
