Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu May 18 11:17:06 2017
| Host         : MSEBPHD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 111 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.251        0.000                      0                   96        1.402        0.000                      0                   96        1.100        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 3.472}        6.944           144.000         
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.251        0.000                      0                   96        1.402        0.000                      0                   96        3.072        0.000                       0                   194  
  clkfbout_clk_wiz_0                                                                                                                                                   23.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 indata_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 1.518ns (22.919%)  route 5.105ns (77.081%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 4.819 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -2.653    sys_clk
    SLICE_X46Y167        FDCE                                         r  indata_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDCE (Prop_fdce_C_Q)         0.308    -2.345 r  indata_reg_reg[73]/Q
                         net (fo=2, routed)           0.369    -1.976    Network96_inst/CSG96/Q[73]
    SLICE_X46Y167        LUT6 (Prop_lut6_I5_O)        0.053    -1.923 r  Network96_inst/CSG96/outdata_reg[95]_i_150/O
                         net (fo=2, routed)           0.455    -1.468    Network96_inst/CSG96/sub_indata_1[36]
    SLICE_X46Y166        LUT5 (Prop_lut5_I0_O)        0.062    -1.406 r  Network96_inst/CSG96/outdata_reg[63]_i_212/O
                         net (fo=2, routed)           0.882    -0.523    Network96_inst/CSG96/outdata_reg[63]_i_212_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.182    -0.341 r  Network96_inst/CSG96/outdata_reg[63]_i_268/O
                         net (fo=2, routed)           0.294    -0.047    Network96_inst/CSG96/outdata_reg[63]_i_268_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I4_O)        0.179     0.132 r  Network96_inst/CSG96/outdata_reg[63]_i_232/O
                         net (fo=2, routed)           0.465     0.598    Network96_inst/CSG96/outdata_reg[63]_i_232_n_0
    SLICE_X46Y156        LUT6 (Prop_lut6_I0_O)        0.169     0.767 r  Network96_inst/CSG96/outdata_reg[63]_i_151/O
                         net (fo=3, routed)           0.566     1.333    Network96_inst/CSG96/outdata_reg[63]_i_151_n_0
    SLICE_X45Y156        LUT5 (Prop_lut5_I0_O)        0.053     1.386 r  Network96_inst/CSG96/outdata_reg[95]_i_92/O
                         net (fo=2, routed)           0.308     1.694    Network96_inst/CSG96/outdata_reg[95]_i_92_n_0
    SLICE_X45Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.747 r  Network96_inst/CSG96/outdata_reg[95]_i_54/O
                         net (fo=2, routed)           0.545     2.292    Network96_inst/CSG96/outdata_reg[95]_i_54_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I0_O)        0.053     2.345 r  Network96_inst/CSG96/outdata_reg[87]_i_21/O
                         net (fo=2, routed)           0.520     2.865    Network96_inst/CSG96/outdata_reg[87]_i_21_n_0
    SLICE_X46Y164        LUT5 (Prop_lut5_I3_O)        0.056     2.921 r  Network96_inst/CSG96/outdata_reg[83]_i_9/O
                         net (fo=2, routed)           0.406     3.327    Network96_inst/CSG96/outdata_reg[83]_i_9_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I4_O)        0.180     3.507 r  Network96_inst/CSG96/outdata_reg[81]_i_3/O
                         net (fo=2, routed)           0.293     3.800    Network96_inst/CSG96/settop_b_96/sub_outdata_1[36]
    SLICE_X47Y164        LUT5 (Prop_lut5_I3_O)        0.170     3.970 r  Network96_inst/CSG96/settop_b_96/outdata_reg[80]_i_1/O
                         net (fo=1, routed)           0.000     3.970    outdata[80]
    SLICE_X47Y164        FDCE                                         r  outdata_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.437     4.819    sys_clk
    SLICE_X47Y164        FDCE                                         r  outdata_reg_reg[80]/C
                         clock pessimism             -0.544     4.274    
                         clock uncertainty           -0.087     4.187    
    SLICE_X47Y164        FDCE (Setup_fdce_C_D)        0.034     4.221    outdata_reg_reg[80]
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 indata_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.527ns (23.023%)  route 5.105ns (76.977%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 4.819 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -2.653    sys_clk
    SLICE_X46Y167        FDCE                                         r  indata_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDCE (Prop_fdce_C_Q)         0.308    -2.345 r  indata_reg_reg[73]/Q
                         net (fo=2, routed)           0.369    -1.976    Network96_inst/CSG96/Q[73]
    SLICE_X46Y167        LUT6 (Prop_lut6_I5_O)        0.053    -1.923 r  Network96_inst/CSG96/outdata_reg[95]_i_150/O
                         net (fo=2, routed)           0.455    -1.468    Network96_inst/CSG96/sub_indata_1[36]
    SLICE_X46Y166        LUT5 (Prop_lut5_I0_O)        0.062    -1.406 r  Network96_inst/CSG96/outdata_reg[63]_i_212/O
                         net (fo=2, routed)           0.882    -0.523    Network96_inst/CSG96/outdata_reg[63]_i_212_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.182    -0.341 r  Network96_inst/CSG96/outdata_reg[63]_i_268/O
                         net (fo=2, routed)           0.294    -0.047    Network96_inst/CSG96/outdata_reg[63]_i_268_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I4_O)        0.179     0.132 r  Network96_inst/CSG96/outdata_reg[63]_i_232/O
                         net (fo=2, routed)           0.465     0.598    Network96_inst/CSG96/outdata_reg[63]_i_232_n_0
    SLICE_X46Y156        LUT6 (Prop_lut6_I0_O)        0.169     0.767 r  Network96_inst/CSG96/outdata_reg[63]_i_151/O
                         net (fo=3, routed)           0.566     1.333    Network96_inst/CSG96/outdata_reg[63]_i_151_n_0
    SLICE_X45Y156        LUT5 (Prop_lut5_I0_O)        0.053     1.386 r  Network96_inst/CSG96/outdata_reg[95]_i_92/O
                         net (fo=2, routed)           0.308     1.694    Network96_inst/CSG96/outdata_reg[95]_i_92_n_0
    SLICE_X45Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.747 r  Network96_inst/CSG96/outdata_reg[95]_i_54/O
                         net (fo=2, routed)           0.545     2.292    Network96_inst/CSG96/outdata_reg[95]_i_54_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I0_O)        0.053     2.345 r  Network96_inst/CSG96/outdata_reg[87]_i_21/O
                         net (fo=2, routed)           0.520     2.865    Network96_inst/CSG96/outdata_reg[87]_i_21_n_0
    SLICE_X46Y164        LUT5 (Prop_lut5_I3_O)        0.056     2.921 r  Network96_inst/CSG96/outdata_reg[83]_i_9/O
                         net (fo=2, routed)           0.406     3.327    Network96_inst/CSG96/outdata_reg[83]_i_9_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I4_O)        0.180     3.507 r  Network96_inst/CSG96/outdata_reg[81]_i_3/O
                         net (fo=2, routed)           0.293     3.800    Network96_inst/CSG96/settop_b_96/sub_outdata_1[36]
    SLICE_X47Y164        LUT5 (Prop_lut5_I4_O)        0.179     3.979 r  Network96_inst/CSG96/settop_b_96/outdata_reg[81]_i_1/O
                         net (fo=1, routed)           0.000     3.979    outdata[81]
    SLICE_X47Y164        FDCE                                         r  outdata_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.437     4.819    sys_clk
    SLICE_X47Y164        FDCE                                         r  outdata_reg_reg[81]/C
                         clock pessimism             -0.544     4.274    
                         clock uncertainty           -0.087     4.187    
    SLICE_X47Y164        FDCE (Setup_fdce_C_D)        0.063     4.250    outdata_reg_reg[81]
  -------------------------------------------------------------------
                         required time                          4.250    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 indata_reg_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.150ns (17.498%)  route 5.422ns (82.502%))
  Logic Levels:           11  (LUT3=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 4.888 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.581ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.613    -2.581    sys_clk
    SLICE_X38Y159        FDCE                                         r  indata_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y159        FDCE (Prop_fdce_C_Q)         0.308    -2.273 r  indata_reg_reg[49]/Q
                         net (fo=2, routed)           0.718    -1.555    Network96_inst/CSG96/Q[49]
    SLICE_X46Y159        LUT6 (Prop_lut6_I5_O)        0.053    -1.502 r  Network96_inst/CSG96/outdata_reg[95]_i_260/O
                         net (fo=2, routed)           0.320    -1.182    Network96_inst/CSG96/sub_indata_1[24]
    SLICE_X46Y159        LUT5 (Prop_lut5_I4_O)        0.053    -1.129 r  Network96_inst/CSG96/outdata_reg[95]_i_208/O
                         net (fo=2, routed)           0.534    -0.595    Network96_inst/CSG96/outdata_reg[95]_i_208_n_0
    SLICE_X47Y163        LUT3 (Prop_lut3_I0_O)        0.065    -0.530 r  Network96_inst/CSG96/outdata_reg[95]_i_131/O
                         net (fo=2, routed)           0.358    -0.172    Network96_inst/CSG96/outdata_reg[95]_i_131_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I4_O)        0.170    -0.002 r  Network96_inst/CSG96/outdata_reg[95]_i_136/O
                         net (fo=2, routed)           0.447     0.445    Network96_inst/CSG96/outdata_reg[95]_i_136_n_0
    SLICE_X45Y163        LUT5 (Prop_lut5_I4_O)        0.068     0.513 r  Network96_inst/CSG96/outdata_reg[95]_i_80/O
                         net (fo=3, routed)           0.640     1.153    Network96_inst/CSG96/outdata_reg[95]_i_80_n_0
    SLICE_X43Y159        LUT6 (Prop_lut6_I3_O)        0.168     1.321 r  Network96_inst/CSG96/outdata_reg[27]_i_87/O
                         net (fo=2, routed)           0.413     1.734    Network96_inst/CSG96/outdata_reg[27]_i_87_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.787 r  Network96_inst/CSG96/outdata_reg[11]_i_31/O
                         net (fo=2, routed)           0.306     2.093    Network96_inst/CSG96/outdata_reg[11]_i_31_n_0
    SLICE_X42Y156        LUT5 (Prop_lut5_I4_O)        0.053     2.146 r  Network96_inst/CSG96/outdata_reg[11]_i_19/O
                         net (fo=3, routed)           0.530     2.676    Network96_inst/CSG96/outdata_reg[11]_i_19_n_0
    SLICE_X43Y152        LUT3 (Prop_lut3_I0_O)        0.053     2.729 r  Network96_inst/CSG96/outdata_reg[15]_i_8/O
                         net (fo=2, routed)           0.472     3.201    Network96_inst/CSG96/outdata_reg[15]_i_8_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I0_O)        0.053     3.254 r  Network96_inst/CSG96/outdata_reg[15]_i_4/O
                         net (fo=2, routed)           0.684     3.938    Network96_inst/CSG96/settop_b_96/sub_outdata_1[7]
    SLICE_X41Y154        LUT3 (Prop_lut3_I0_O)        0.053     3.991 r  Network96_inst/CSG96/settop_b_96/outdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.991    outdata[14]
    SLICE_X41Y154        FDCE                                         r  outdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.506     4.888    sys_clk
    SLICE_X41Y154        FDCE                                         r  outdata_reg_reg[14]/C
                         clock pessimism             -0.549     4.338    
                         clock uncertainty           -0.087     4.251    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)        0.035     4.286    outdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.286    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 indata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.389ns (21.387%)  route 5.106ns (78.613%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 4.818 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.588ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.606    -2.588    sys_clk
    SLICE_X42Y163        FDCE                                         r  indata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDCE (Prop_fdce_C_Q)         0.308    -2.280 r  indata_reg_reg[6]/Q
                         net (fo=2, routed)           0.300    -1.980    Network96_inst/CSG96/Q[6]
    SLICE_X43Y163        LUT6 (Prop_lut6_I0_O)        0.053    -1.927 r  Network96_inst/CSG96/outdata_reg[95]_i_243/O
                         net (fo=2, routed)           0.457    -1.470    Network96_inst/CSG96/sub_indata_1[3]
    SLICE_X43Y163        LUT5 (Prop_lut5_I4_O)        0.068    -1.402 r  Network96_inst/CSG96/outdata_reg[63]_i_249/O
                         net (fo=2, routed)           0.641    -0.761    Network96_inst/CSG96/outdata_reg[63]_i_249_n_0
    SLICE_X43Y161        LUT3 (Prop_lut3_I2_O)        0.181    -0.580 r  Network96_inst/CSG96/outdata_reg[63]_i_262/O
                         net (fo=2, routed)           0.510    -0.070    Network96_inst/CSG96/outdata_reg[63]_i_262_n_0
    SLICE_X43Y157        LUT5 (Prop_lut5_I4_O)        0.170     0.100 r  Network96_inst/CSG96/outdata_reg[63]_i_239/O
                         net (fo=2, routed)           0.574     0.674    Network96_inst/CSG96/outdata_reg[63]_i_239_n_0
    SLICE_X44Y157        LUT5 (Prop_lut5_I3_O)        0.053     0.727 r  Network96_inst/CSG96/outdata_reg[63]_i_155/O
                         net (fo=3, routed)           0.600     1.326    Network96_inst/CSG96/outdata_reg[63]_i_155_n_0
    SLICE_X46Y157        LUT6 (Prop_lut6_I0_O)        0.053     1.379 r  Network96_inst/CSG96/outdata_reg[95]_i_89/O
                         net (fo=2, routed)           0.480     1.859    Network96_inst/CSG96/outdata_reg[95]_i_89_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I0_O)        0.053     1.912 r  Network96_inst/CSG96/outdata_reg[95]_i_52/O
                         net (fo=2, routed)           0.302     2.214    Network96_inst/CSG96/outdata_reg[95]_i_52_n_0
    SLICE_X45Y160        LUT6 (Prop_lut6_I0_O)        0.053     2.267 r  Network96_inst/CSG96/outdata_reg[95]_i_26/O
                         net (fo=2, routed)           0.305     2.572    Network96_inst/CSG96/outdata_reg[95]_i_26_n_0
    SLICE_X46Y160        LUT5 (Prop_lut5_I3_O)        0.056     2.628 r  Network96_inst/CSG96/outdata_reg[91]_i_10/O
                         net (fo=2, routed)           0.634     3.262    Network96_inst/CSG96/outdata_reg[91]_i_10_n_0
    SLICE_X45Y166        LUT5 (Prop_lut5_I3_O)        0.171     3.433 r  Network96_inst/CSG96/outdata_reg[89]_i_3/O
                         net (fo=2, routed)           0.304     3.736    Network96_inst/CSG96/settop_b_96/sub_outdata_1[40]
    SLICE_X44Y165        LUT5 (Prop_lut5_I3_O)        0.170     3.906 r  Network96_inst/CSG96/settop_b_96/outdata_reg[88]_i_1/O
                         net (fo=1, routed)           0.000     3.906    outdata[88]
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.436     4.818    sys_clk
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[88]/C
                         clock pessimism             -0.549     4.268    
                         clock uncertainty           -0.087     4.181    
    SLICE_X44Y165        FDCE (Setup_fdce_C_D)        0.035     4.216    outdata_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          4.216    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 indata_reg_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.162ns (17.648%)  route 5.422ns (82.352%))
  Logic Levels:           11  (LUT3=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 4.888 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.581ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.613    -2.581    sys_clk
    SLICE_X38Y159        FDCE                                         r  indata_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y159        FDCE (Prop_fdce_C_Q)         0.308    -2.273 r  indata_reg_reg[49]/Q
                         net (fo=2, routed)           0.718    -1.555    Network96_inst/CSG96/Q[49]
    SLICE_X46Y159        LUT6 (Prop_lut6_I5_O)        0.053    -1.502 r  Network96_inst/CSG96/outdata_reg[95]_i_260/O
                         net (fo=2, routed)           0.320    -1.182    Network96_inst/CSG96/sub_indata_1[24]
    SLICE_X46Y159        LUT5 (Prop_lut5_I4_O)        0.053    -1.129 r  Network96_inst/CSG96/outdata_reg[95]_i_208/O
                         net (fo=2, routed)           0.534    -0.595    Network96_inst/CSG96/outdata_reg[95]_i_208_n_0
    SLICE_X47Y163        LUT3 (Prop_lut3_I0_O)        0.065    -0.530 r  Network96_inst/CSG96/outdata_reg[95]_i_131/O
                         net (fo=2, routed)           0.358    -0.172    Network96_inst/CSG96/outdata_reg[95]_i_131_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I4_O)        0.170    -0.002 r  Network96_inst/CSG96/outdata_reg[95]_i_136/O
                         net (fo=2, routed)           0.447     0.445    Network96_inst/CSG96/outdata_reg[95]_i_136_n_0
    SLICE_X45Y163        LUT5 (Prop_lut5_I4_O)        0.068     0.513 r  Network96_inst/CSG96/outdata_reg[95]_i_80/O
                         net (fo=3, routed)           0.640     1.153    Network96_inst/CSG96/outdata_reg[95]_i_80_n_0
    SLICE_X43Y159        LUT6 (Prop_lut6_I3_O)        0.168     1.321 r  Network96_inst/CSG96/outdata_reg[27]_i_87/O
                         net (fo=2, routed)           0.413     1.734    Network96_inst/CSG96/outdata_reg[27]_i_87_n_0
    SLICE_X42Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.787 r  Network96_inst/CSG96/outdata_reg[11]_i_31/O
                         net (fo=2, routed)           0.306     2.093    Network96_inst/CSG96/outdata_reg[11]_i_31_n_0
    SLICE_X42Y156        LUT5 (Prop_lut5_I4_O)        0.053     2.146 r  Network96_inst/CSG96/outdata_reg[11]_i_19/O
                         net (fo=3, routed)           0.530     2.676    Network96_inst/CSG96/outdata_reg[11]_i_19_n_0
    SLICE_X43Y152        LUT3 (Prop_lut3_I0_O)        0.053     2.729 r  Network96_inst/CSG96/outdata_reg[15]_i_8/O
                         net (fo=2, routed)           0.472     3.201    Network96_inst/CSG96/outdata_reg[15]_i_8_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I0_O)        0.053     3.254 r  Network96_inst/CSG96/outdata_reg[15]_i_4/O
                         net (fo=2, routed)           0.684     3.938    Network96_inst/CSG96/settop_b_96/sub_outdata_1[7]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.065     4.003 r  Network96_inst/CSG96/settop_b_96/outdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     4.003    outdata[15]
    SLICE_X41Y154        FDCE                                         r  outdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.506     4.888    sys_clk
    SLICE_X41Y154        FDCE                                         r  outdata_reg_reg[15]/C
                         clock pessimism             -0.549     4.338    
                         clock uncertainty           -0.087     4.251    
    SLICE_X41Y154        FDCE (Setup_fdce_C_D)        0.063     4.314    outdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.314    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 indata_reg_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.301ns (19.842%)  route 5.256ns (80.158%))
  Logic Levels:           10  (LUT3=2 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 4.822 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.548    -2.646    sys_clk
    SLICE_X45Y160        FDCE                                         r  indata_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDCE (Prop_fdce_C_Q)         0.269    -2.377 r  indata_reg_reg[55]/Q
                         net (fo=2, routed)           0.390    -1.987    Network96_inst/CSG96/Q[55]
    SLICE_X44Y160        LUT6 (Prop_lut6_I0_O)        0.053    -1.934 r  Network96_inst/CSG96/outdata_reg[93]_i_369/O
                         net (fo=2, routed)           0.549    -1.385    Network96_inst/CSG96/sub_indata_0[27]
    SLICE_X40Y160        LUT5 (Prop_lut5_I4_O)        0.053    -1.332 r  Network96_inst/CSG96/outdata_reg[93]_i_331/O
                         net (fo=2, routed)           0.629    -0.703    Network96_inst/CSG96/outdata_reg[93]_i_331_n_0
    SLICE_X37Y162        LUT3 (Prop_lut3_I2_O)        0.065    -0.638 r  Network96_inst/CSG96/outdata_reg[93]_i_217/O
                         net (fo=2, routed)           0.409    -0.228    Network96_inst/CSG96/outdata_reg[93]_i_217_n_0
    SLICE_X37Y163        LUT5 (Prop_lut5_I3_O)        0.183    -0.045 r  Network96_inst/CSG96/outdata_reg[93]_i_122/O
                         net (fo=2, routed)           0.460     0.415    Network96_inst/CSG96/outdata_reg[93]_i_122_n_0
    SLICE_X36Y163        LUT5 (Prop_lut5_I4_O)        0.175     0.590 r  Network96_inst/CSG96/outdata_reg[93]_i_56/O
                         net (fo=3, routed)           0.570     1.159    Network96_inst/CSG96/outdata_reg[93]_i_56_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I4_O)        0.164     1.323 r  Network96_inst/CSG96/outdata_reg[93]_i_19/O
                         net (fo=2, routed)           0.420     1.743    Network96_inst/CSG96/outdata_reg[93]_i_19_n_0
    SLICE_X35Y165        LUT3 (Prop_lut3_I2_O)        0.053     1.796 r  Network96_inst/CSG96/outdata_reg[79]_i_22/O
                         net (fo=2, routed)           0.511     2.307    Network96_inst/CSG96/outdata_reg[79]_i_22_n_0
    SLICE_X36Y162        LUT6 (Prop_lut6_I5_O)        0.053     2.360 r  Network96_inst/CSG96/outdata_reg[71]_i_13/O
                         net (fo=2, routed)           0.533     2.894    Network96_inst/CSG96/outdata_reg[71]_i_13_n_0
    SLICE_X40Y162        LUT5 (Prop_lut5_I0_O)        0.065     2.959 r  Network96_inst/CSG96/outdata_reg[71]_i_4/O
                         net (fo=4, routed)           0.784     3.742    Network96_inst/CSG96/settop_b_96/indata_reg_reg[85]
    SLICE_X44Y159        LUT5 (Prop_lut5_I0_O)        0.168     3.910 r  Network96_inst/CSG96/settop_b_96/outdata_reg[68]_i_1/O
                         net (fo=1, routed)           0.000     3.910    outdata[68]
    SLICE_X44Y159        FDCE                                         r  outdata_reg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.440     4.822    sys_clk
    SLICE_X44Y159        FDCE                                         r  outdata_reg_reg[68]/C
                         clock pessimism             -0.544     4.277    
                         clock uncertainty           -0.087     4.190    
    SLICE_X44Y159        FDCE (Setup_fdce_C_D)        0.034     4.224    outdata_reg_reg[68]
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 indata_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.389ns (20.869%)  route 5.267ns (79.131%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 4.882 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -2.653    sys_clk
    SLICE_X46Y167        FDCE                                         r  indata_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDCE (Prop_fdce_C_Q)         0.308    -2.345 r  indata_reg_reg[73]/Q
                         net (fo=2, routed)           0.369    -1.976    Network96_inst/CSG96/Q[73]
    SLICE_X46Y167        LUT6 (Prop_lut6_I5_O)        0.053    -1.923 r  Network96_inst/CSG96/outdata_reg[95]_i_150/O
                         net (fo=2, routed)           0.455    -1.468    Network96_inst/CSG96/sub_indata_1[36]
    SLICE_X46Y166        LUT5 (Prop_lut5_I0_O)        0.062    -1.406 r  Network96_inst/CSG96/outdata_reg[63]_i_212/O
                         net (fo=2, routed)           0.882    -0.523    Network96_inst/CSG96/outdata_reg[63]_i_212_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.182    -0.341 r  Network96_inst/CSG96/outdata_reg[63]_i_268/O
                         net (fo=2, routed)           0.294    -0.047    Network96_inst/CSG96/outdata_reg[63]_i_268_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I4_O)        0.179     0.132 r  Network96_inst/CSG96/outdata_reg[63]_i_232/O
                         net (fo=2, routed)           0.465     0.598    Network96_inst/CSG96/outdata_reg[63]_i_232_n_0
    SLICE_X46Y156        LUT6 (Prop_lut6_I0_O)        0.169     0.767 r  Network96_inst/CSG96/outdata_reg[63]_i_151/O
                         net (fo=3, routed)           0.566     1.333    Network96_inst/CSG96/outdata_reg[63]_i_151_n_0
    SLICE_X45Y156        LUT5 (Prop_lut5_I0_O)        0.053     1.386 r  Network96_inst/CSG96/outdata_reg[95]_i_92/O
                         net (fo=2, routed)           0.308     1.694    Network96_inst/CSG96/outdata_reg[95]_i_92_n_0
    SLICE_X45Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.747 r  Network96_inst/CSG96/outdata_reg[95]_i_54/O
                         net (fo=2, routed)           0.545     2.292    Network96_inst/CSG96/outdata_reg[95]_i_54_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I0_O)        0.053     2.345 r  Network96_inst/CSG96/outdata_reg[87]_i_21/O
                         net (fo=2, routed)           0.520     2.865    Network96_inst/CSG96/outdata_reg[87]_i_21_n_0
    SLICE_X46Y164        LUT5 (Prop_lut5_I3_O)        0.056     2.921 r  Network96_inst/CSG96/outdata_reg[83]_i_9/O
                         net (fo=2, routed)           0.406     3.327    Network96_inst/CSG96/outdata_reg[83]_i_9_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I3_O)        0.168     3.495 r  Network96_inst/CSG96/outdata_reg[83]_i_6/O
                         net (fo=2, routed)           0.455     3.950    Network96_inst/CSG96/settop_b_96/sub_outdata_1[37]
    SLICE_X42Y164        LUT5 (Prop_lut5_I3_O)        0.053     4.003 r  Network96_inst/CSG96/settop_b_96/outdata_reg[82]_i_1/O
                         net (fo=1, routed)           0.000     4.003    outdata[82]
    SLICE_X42Y164        FDCE                                         r  outdata_reg_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.500     4.882    sys_clk
    SLICE_X42Y164        FDCE                                         r  outdata_reg_reg[82]/C
                         clock pessimism             -0.549     4.332    
                         clock uncertainty           -0.087     4.245    
    SLICE_X42Y164        FDCE (Setup_fdce_C_D)        0.073     4.318    outdata_reg_reg[82]
  -------------------------------------------------------------------
                         required time                          4.318    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 indata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.279ns (19.498%)  route 5.281ns (80.502%))
  Logic Levels:           11  (LUT3=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 4.890 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.588ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.606    -2.588    sys_clk
    SLICE_X42Y163        FDCE                                         r  indata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDCE (Prop_fdce_C_Q)         0.308    -2.280 r  indata_reg_reg[6]/Q
                         net (fo=2, routed)           0.300    -1.980    Network96_inst/CSG96/Q[6]
    SLICE_X43Y163        LUT6 (Prop_lut6_I0_O)        0.053    -1.927 r  Network96_inst/CSG96/outdata_reg[95]_i_243/O
                         net (fo=2, routed)           0.457    -1.470    Network96_inst/CSG96/sub_indata_1[3]
    SLICE_X43Y163        LUT5 (Prop_lut5_I4_O)        0.068    -1.402 r  Network96_inst/CSG96/outdata_reg[63]_i_249/O
                         net (fo=2, routed)           0.641    -0.761    Network96_inst/CSG96/outdata_reg[63]_i_249_n_0
    SLICE_X43Y161        LUT3 (Prop_lut3_I2_O)        0.181    -0.580 r  Network96_inst/CSG96/outdata_reg[63]_i_262/O
                         net (fo=2, routed)           0.510    -0.070    Network96_inst/CSG96/outdata_reg[63]_i_262_n_0
    SLICE_X43Y157        LUT5 (Prop_lut5_I4_O)        0.170     0.100 r  Network96_inst/CSG96/outdata_reg[63]_i_239/O
                         net (fo=2, routed)           0.574     0.674    Network96_inst/CSG96/outdata_reg[63]_i_239_n_0
    SLICE_X44Y157        LUT5 (Prop_lut5_I3_O)        0.053     0.727 r  Network96_inst/CSG96/outdata_reg[63]_i_155/O
                         net (fo=3, routed)           0.485     1.212    Network96_inst/CSG96/outdata_reg[63]_i_155_n_0
    SLICE_X46Y156        LUT6 (Prop_lut6_I3_O)        0.053     1.265 r  Network96_inst/CSG96/outdata_reg[63]_i_95/O
                         net (fo=2, routed)           0.553     1.818    Network96_inst/CSG96/outdata_reg[63]_i_95_n_0
    SLICE_X41Y156        LUT6 (Prop_lut6_I0_O)        0.053     1.871 r  Network96_inst/CSG96/outdata_reg[63]_i_53/O
                         net (fo=2, routed)           0.373     2.244    Network96_inst/CSG96/outdata_reg[63]_i_53_n_0
    SLICE_X40Y156        LUT6 (Prop_lut6_I5_O)        0.053     2.297 r  Network96_inst/CSG96/outdata_reg[63]_i_19/O
                         net (fo=2, routed)           0.459     2.756    Network96_inst/CSG96/outdata_reg[63]_i_19_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I3_O)        0.066     2.822 r  Network96_inst/CSG96/outdata_reg[59]_i_10/O
                         net (fo=2, routed)           0.429     3.250    Network96_inst/CSG96/outdata_reg[59]_i_10_n_0
    SLICE_X39Y157        LUT6 (Prop_lut6_I5_O)        0.168     3.418 r  Network96_inst/CSG96/outdata_reg[59]_i_4/O
                         net (fo=2, routed)           0.500     3.918    Network96_inst/CSG96/settop_b_96/sub_outdata_1[27]
    SLICE_X37Y158        LUT5 (Prop_lut5_I3_O)        0.053     3.971 r  Network96_inst/CSG96/settop_b_96/outdata_reg[58]_i_1/O
                         net (fo=1, routed)           0.000     3.971    outdata[58]
    SLICE_X37Y158        FDCE                                         r  outdata_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.508     4.890    sys_clk
    SLICE_X37Y158        FDCE                                         r  outdata_reg_reg[58]/C
                         clock pessimism             -0.549     4.340    
                         clock uncertainty           -0.087     4.253    
    SLICE_X37Y158        FDCE (Setup_fdce_C_D)        0.034     4.287    outdata_reg_reg[58]
  -------------------------------------------------------------------
                         required time                          4.287    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 indata_reg_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.396ns (21.304%)  route 5.157ns (78.696%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 4.819 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.541    -2.653    sys_clk
    SLICE_X46Y167        FDCE                                         r  indata_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y167        FDCE (Prop_fdce_C_Q)         0.308    -2.345 r  indata_reg_reg[73]/Q
                         net (fo=2, routed)           0.369    -1.976    Network96_inst/CSG96/Q[73]
    SLICE_X46Y167        LUT6 (Prop_lut6_I5_O)        0.053    -1.923 r  Network96_inst/CSG96/outdata_reg[95]_i_150/O
                         net (fo=2, routed)           0.455    -1.468    Network96_inst/CSG96/sub_indata_1[36]
    SLICE_X46Y166        LUT5 (Prop_lut5_I0_O)        0.062    -1.406 r  Network96_inst/CSG96/outdata_reg[63]_i_212/O
                         net (fo=2, routed)           0.882    -0.523    Network96_inst/CSG96/outdata_reg[63]_i_212_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.182    -0.341 r  Network96_inst/CSG96/outdata_reg[63]_i_268/O
                         net (fo=2, routed)           0.294    -0.047    Network96_inst/CSG96/outdata_reg[63]_i_268_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I4_O)        0.179     0.132 r  Network96_inst/CSG96/outdata_reg[63]_i_232/O
                         net (fo=2, routed)           0.465     0.598    Network96_inst/CSG96/outdata_reg[63]_i_232_n_0
    SLICE_X46Y156        LUT6 (Prop_lut6_I0_O)        0.169     0.767 r  Network96_inst/CSG96/outdata_reg[63]_i_151/O
                         net (fo=3, routed)           0.566     1.333    Network96_inst/CSG96/outdata_reg[63]_i_151_n_0
    SLICE_X45Y156        LUT5 (Prop_lut5_I0_O)        0.053     1.386 r  Network96_inst/CSG96/outdata_reg[95]_i_92/O
                         net (fo=2, routed)           0.308     1.694    Network96_inst/CSG96/outdata_reg[95]_i_92_n_0
    SLICE_X45Y157        LUT6 (Prop_lut6_I5_O)        0.053     1.747 r  Network96_inst/CSG96/outdata_reg[95]_i_54/O
                         net (fo=2, routed)           0.545     2.292    Network96_inst/CSG96/outdata_reg[95]_i_54_n_0
    SLICE_X46Y160        LUT6 (Prop_lut6_I0_O)        0.053     2.345 r  Network96_inst/CSG96/outdata_reg[87]_i_21/O
                         net (fo=2, routed)           0.520     2.865    Network96_inst/CSG96/outdata_reg[87]_i_21_n_0
    SLICE_X46Y164        LUT5 (Prop_lut5_I4_O)        0.053     2.918 r  Network96_inst/CSG96/outdata_reg[87]_i_17/O
                         net (fo=2, routed)           0.449     3.367    Network96_inst/CSG96/outdata_reg[87]_i_17_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I3_O)        0.062     3.429 r  Network96_inst/CSG96/outdata_reg[85]_i_3/O
                         net (fo=2, routed)           0.301     3.730    Network96_inst/CSG96/settop_b_96/sub_outdata_1[38]
    SLICE_X44Y163        LUT5 (Prop_lut5_I3_O)        0.169     3.899 r  Network96_inst/CSG96/settop_b_96/outdata_reg[84]_i_1/O
                         net (fo=1, routed)           0.000     3.899    outdata[84]
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.437     4.819    sys_clk
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[84]/C
                         clock pessimism             -0.544     4.274    
                         clock uncertainty           -0.087     4.187    
    SLICE_X44Y163        FDCE (Setup_fdce_C_D)        0.035     4.222    outdata_reg_reg[84]
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 indata_reg_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_clk_wiz_0 rise@6.944ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.362ns (20.611%)  route 5.246ns (79.389%))
  Logic Levels:           11  (LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 4.889 - 6.944 ) 
    Source Clock Delay      (SCD):    -2.646ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.995    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.705    -6.710 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.396    -4.314    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -4.194 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.548    -2.646    sys_clk
    SLICE_X45Y160        FDCE                                         r  indata_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDCE (Prop_fdce_C_Q)         0.269    -2.377 r  indata_reg_reg[55]/Q
                         net (fo=2, routed)           0.390    -1.987    Network96_inst/CSG96/Q[55]
    SLICE_X44Y160        LUT6 (Prop_lut6_I0_O)        0.053    -1.934 r  Network96_inst/CSG96/outdata_reg[93]_i_369/O
                         net (fo=2, routed)           0.549    -1.385    Network96_inst/CSG96/sub_indata_0[27]
    SLICE_X40Y160        LUT5 (Prop_lut5_I4_O)        0.053    -1.332 r  Network96_inst/CSG96/outdata_reg[93]_i_331/O
                         net (fo=2, routed)           0.629    -0.703    Network96_inst/CSG96/outdata_reg[93]_i_331_n_0
    SLICE_X37Y162        LUT3 (Prop_lut3_I2_O)        0.065    -0.638 r  Network96_inst/CSG96/outdata_reg[93]_i_217/O
                         net (fo=2, routed)           0.409    -0.228    Network96_inst/CSG96/outdata_reg[93]_i_217_n_0
    SLICE_X37Y163        LUT5 (Prop_lut5_I4_O)        0.170    -0.058 r  Network96_inst/CSG96/outdata_reg[93]_i_129/O
                         net (fo=2, routed)           0.486     0.428    Network96_inst/CSG96/outdata_reg[93]_i_129_n_0
    SLICE_X37Y163        LUT5 (Prop_lut5_I4_O)        0.068     0.496 r  Network96_inst/CSG96/outdata_reg[93]_i_66/O
                         net (fo=3, routed)           0.447     0.942    Network96_inst/CSG96/outdata_reg[93]_i_66_n_0
    SLICE_X39Y162        LUT6 (Prop_lut6_I3_O)        0.168     1.110 r  Network96_inst/CSG96/outdata_reg[27]_i_76/O
                         net (fo=2, routed)           0.590     1.701    Network96_inst/CSG96/outdata_reg[27]_i_76_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I0_O)        0.053     1.754 r  Network96_inst/CSG96/outdata_reg[27]_i_34/O
                         net (fo=2, routed)           0.433     2.187    Network96_inst/CSG96/outdata_reg[27]_i_34_n_0
    SLICE_X37Y155        LUT5 (Prop_lut5_I3_O)        0.056     2.243 r  Network96_inst/CSG96/outdata_reg[23]_i_15/O
                         net (fo=2, routed)           0.556     2.799    Network96_inst/CSG96/outdata_reg[23]_i_15_n_0
    SLICE_X39Y152        LUT5 (Prop_lut5_I4_O)        0.170     2.969 r  Network96_inst/CSG96/outdata_reg[23]_i_7/O
                         net (fo=2, routed)           0.452     3.421    Network96_inst/CSG96/outdata_reg[23]_i_7_n_0
    SLICE_X41Y152        LUT5 (Prop_lut5_I4_O)        0.067     3.488 r  Network96_inst/CSG96/outdata_reg[23]_i_2/O
                         net (fo=2, routed)           0.304     3.792    Network96_inst/CSG96/settop_b_96/sub_outdata_0[5]
    SLICE_X41Y152        LUT3 (Prop_lut3_I2_O)        0.170     3.962 r  Network96_inst/CSG96/settop_b_96/outdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.962    outdata[22]
    SLICE_X41Y152        FDCE                                         r  outdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.944     6.944 r  
    AL31                                              0.000     6.944 r  clk (IN)
                         net (fo=0)                   0.000     6.944    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.584 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.733    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.748     0.985 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.284     3.269    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.382 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         1.507     4.889    sys_clk
    SLICE_X41Y152        FDCE                                         r  outdata_reg_reg[22]/C
                         clock pessimism             -0.549     4.339    
                         clock uncertainty           -0.087     4.252    
    SLICE_X41Y152        FDCE (Setup_fdce_C_D)        0.035     4.287    outdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          4.287    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  0.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 indata_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.376ns (25.260%)  route 1.113ns (74.740%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.633    -0.775    sys_clk
    SLICE_X45Y164        FDCE                                         r  indata_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y164        FDCE (Prop_fdce_C_Q)         0.100    -0.675 r  indata_reg_reg[35]/Q
                         net (fo=4, routed)           0.186    -0.489    Network96_inst/CSG96/Q[35]
    SLICE_X45Y164        LUT5 (Prop_lut5_I4_O)        0.028    -0.461 r  Network96_inst/CSG96/outdata_reg[95]_i_120/O
                         net (fo=2, routed)           0.121    -0.339    Network96_inst/CSG96/outdata_reg[95]_i_120_n_0
    SLICE_X45Y163        LUT3 (Prop_lut3_I2_O)        0.028    -0.311 r  Network96_inst/CSG96/outdata_reg[19]_i_78/O
                         net (fo=4, routed)           0.172    -0.140    Network96_inst/CSG96/outdata_reg[19]_i_78_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I2_O)        0.032    -0.108 r  Network96_inst/CSG96/outdata_reg[19]_i_61/O
                         net (fo=3, routed)           0.141     0.034    Network96_inst/CSG96/outdata_reg[19]_i_61_n_0
    SLICE_X45Y164        LUT5 (Prop_lut5_I2_O)        0.071     0.105 r  Network96_inst/CSG96/outdata_reg[95]_i_27/O
                         net (fo=2, routed)           0.134     0.239    Network96_inst/CSG96/outdata_reg[95]_i_27_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  Network96_inst/CSG96/outdata_reg[95]_i_11/O
                         net (fo=2, routed)           0.061     0.327    Network96_inst/CSG96/outdata_reg[95]_i_11_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I5_O)        0.028     0.355 r  Network96_inst/CSG96/outdata_reg[87]_i_15/O
                         net (fo=4, routed)           0.167     0.523    Network96_inst/CSG96/outdata_reg[87]_i_15_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I2_O)        0.028     0.551 r  Network96_inst/CSG96/outdata_reg[87]_i_6/O
                         net (fo=2, routed)           0.130     0.681    Network96_inst/CSG96/settop_b_96/sub_outdata_1[39]
    SLICE_X44Y165        LUT5 (Prop_lut5_I4_O)        0.033     0.714 r  Network96_inst/CSG96/settop_b_96/outdata_reg[87]_i_1/O
                         net (fo=1, routed)           0.000     0.714    outdata[87]
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.833    -0.741    sys_clk
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[87]/C
                         clock pessimism             -0.022    -0.763    
    SLICE_X44Y165        FDCE (Hold_fdce_C_D)         0.075    -0.688    outdata_reg_reg[87]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 indata_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.371ns (25.008%)  route 1.113ns (74.992%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.633    -0.775    sys_clk
    SLICE_X45Y164        FDCE                                         r  indata_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y164        FDCE (Prop_fdce_C_Q)         0.100    -0.675 r  indata_reg_reg[35]/Q
                         net (fo=4, routed)           0.186    -0.489    Network96_inst/CSG96/Q[35]
    SLICE_X45Y164        LUT5 (Prop_lut5_I4_O)        0.028    -0.461 r  Network96_inst/CSG96/outdata_reg[95]_i_120/O
                         net (fo=2, routed)           0.121    -0.339    Network96_inst/CSG96/outdata_reg[95]_i_120_n_0
    SLICE_X45Y163        LUT3 (Prop_lut3_I2_O)        0.028    -0.311 r  Network96_inst/CSG96/outdata_reg[19]_i_78/O
                         net (fo=4, routed)           0.172    -0.140    Network96_inst/CSG96/outdata_reg[19]_i_78_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I2_O)        0.032    -0.108 r  Network96_inst/CSG96/outdata_reg[19]_i_61/O
                         net (fo=3, routed)           0.141     0.034    Network96_inst/CSG96/outdata_reg[19]_i_61_n_0
    SLICE_X45Y164        LUT5 (Prop_lut5_I2_O)        0.071     0.105 r  Network96_inst/CSG96/outdata_reg[95]_i_27/O
                         net (fo=2, routed)           0.134     0.239    Network96_inst/CSG96/outdata_reg[95]_i_27_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  Network96_inst/CSG96/outdata_reg[95]_i_11/O
                         net (fo=2, routed)           0.061     0.327    Network96_inst/CSG96/outdata_reg[95]_i_11_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I5_O)        0.028     0.355 r  Network96_inst/CSG96/outdata_reg[87]_i_15/O
                         net (fo=4, routed)           0.167     0.523    Network96_inst/CSG96/outdata_reg[87]_i_15_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I2_O)        0.028     0.551 r  Network96_inst/CSG96/outdata_reg[87]_i_6/O
                         net (fo=2, routed)           0.130     0.681    Network96_inst/CSG96/settop_b_96/sub_outdata_1[39]
    SLICE_X44Y165        LUT5 (Prop_lut5_I3_O)        0.028     0.709 r  Network96_inst/CSG96/settop_b_96/outdata_reg[86]_i_1/O
                         net (fo=1, routed)           0.000     0.709    outdata[86]
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.833    -0.741    sys_clk
    SLICE_X44Y165        FDCE                                         r  outdata_reg_reg[86]/C
                         clock pessimism             -0.022    -0.763    
    SLICE_X44Y165        FDCE (Hold_fdce_C_D)         0.060    -0.703    outdata_reg_reg[86]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.359ns (22.500%)  route 1.237ns (77.500%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.168     0.044    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.072 r  Network96_inst/CSG96/outdata_reg[63]_i_39/O
                         net (fo=2, routed)           0.235     0.307    Network96_inst/CSG96/outdata_reg[63]_i_39_n_0
    SLICE_X40Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.335 r  Network96_inst/CSG96/outdata_reg[63]_i_15/O
                         net (fo=3, routed)           0.232     0.567    Network96_inst/CSG96/outdata_reg[63]_i_15_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I0_O)        0.028     0.595 r  Network96_inst/CSG96/outdata_reg[63]_i_4/O
                         net (fo=4, routed)           0.203     0.798    Network96_inst/CSG96/settop_b_96/indata_reg_reg[26]
    SLICE_X38Y156        LUT5 (Prop_lut5_I0_O)        0.027     0.825 r  Network96_inst/CSG96/settop_b_96/outdata_reg[61]_i_1/O
                         net (fo=1, routed)           0.000     0.825    outdata[61]
    SLICE_X38Y156        FDCE                                         r  outdata_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.875    -0.699    sys_clk
    SLICE_X38Y156        FDCE                                         r  outdata_reg_reg[61]/C
                         clock pessimism             -0.002    -0.701    
    SLICE_X38Y156        FDCE (Hold_fdce_C_D)         0.096    -0.605    outdata_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.365ns (23.123%)  route 1.214ns (76.877%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.168     0.044    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.072 r  Network96_inst/CSG96/outdata_reg[63]_i_39/O
                         net (fo=2, routed)           0.235     0.307    Network96_inst/CSG96/outdata_reg[63]_i_39_n_0
    SLICE_X40Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.335 r  Network96_inst/CSG96/outdata_reg[63]_i_15/O
                         net (fo=3, routed)           0.232     0.567    Network96_inst/CSG96/outdata_reg[63]_i_15_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I0_O)        0.028     0.595 r  Network96_inst/CSG96/outdata_reg[63]_i_4/O
                         net (fo=4, routed)           0.180     0.775    Network96_inst/CSG96/settop_b_96/indata_reg_reg[26]
    SLICE_X39Y156        LUT5 (Prop_lut5_I2_O)        0.033     0.808 r  Network96_inst/CSG96/settop_b_96/outdata_reg[63]_i_1/O
                         net (fo=1, routed)           0.000     0.808    outdata[63]
    SLICE_X39Y156        FDCE                                         r  outdata_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.875    -0.699    sys_clk
    SLICE_X39Y156        FDCE                                         r  outdata_reg_reg[63]/C
                         clock pessimism             -0.002    -0.701    
    SLICE_X39Y156        FDCE (Hold_fdce_C_D)         0.075    -0.626    outdata_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.360ns (22.549%)  route 1.237ns (77.451%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.168     0.044    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.072 r  Network96_inst/CSG96/outdata_reg[63]_i_39/O
                         net (fo=2, routed)           0.235     0.307    Network96_inst/CSG96/outdata_reg[63]_i_39_n_0
    SLICE_X40Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.335 r  Network96_inst/CSG96/outdata_reg[63]_i_15/O
                         net (fo=3, routed)           0.232     0.567    Network96_inst/CSG96/outdata_reg[63]_i_15_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I0_O)        0.028     0.595 r  Network96_inst/CSG96/outdata_reg[63]_i_4/O
                         net (fo=4, routed)           0.203     0.798    Network96_inst/CSG96/settop_b_96/indata_reg_reg[26]
    SLICE_X38Y156        LUT5 (Prop_lut5_I0_O)        0.028     0.826 r  Network96_inst/CSG96/settop_b_96/outdata_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     0.826    outdata[60]
    SLICE_X38Y156        FDCE                                         r  outdata_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.875    -0.699    sys_clk
    SLICE_X38Y156        FDCE                                         r  outdata_reg_reg[60]/C
                         clock pessimism             -0.002    -0.701    
    SLICE_X38Y156        FDCE (Hold_fdce_C_D)         0.087    -0.614    outdata_reg_reg[60]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.360ns (22.879%)  route 1.214ns (77.121%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.168     0.044    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.072 r  Network96_inst/CSG96/outdata_reg[63]_i_39/O
                         net (fo=2, routed)           0.235     0.307    Network96_inst/CSG96/outdata_reg[63]_i_39_n_0
    SLICE_X40Y152        LUT6 (Prop_lut6_I5_O)        0.028     0.335 r  Network96_inst/CSG96/outdata_reg[63]_i_15/O
                         net (fo=3, routed)           0.232     0.567    Network96_inst/CSG96/outdata_reg[63]_i_15_n_0
    SLICE_X40Y156        LUT5 (Prop_lut5_I0_O)        0.028     0.595 r  Network96_inst/CSG96/outdata_reg[63]_i_4/O
                         net (fo=4, routed)           0.180     0.775    Network96_inst/CSG96/settop_b_96/indata_reg_reg[26]
    SLICE_X39Y156        LUT5 (Prop_lut5_I2_O)        0.028     0.803 r  Network96_inst/CSG96/settop_b_96/outdata_reg[62]_i_1/O
                         net (fo=1, routed)           0.000     0.803    outdata[62]
    SLICE_X39Y156        FDCE                                         r  outdata_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.875    -0.699    sys_clk
    SLICE_X39Y156        FDCE                                         r  outdata_reg_reg[62]/C
                         clock pessimism             -0.002    -0.701    
    SLICE_X39Y156        FDCE (Hold_fdce_C_D)         0.060    -0.641    outdata_reg_reg[62]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 indata_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.419ns (27.357%)  route 1.113ns (72.643%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.633    -0.775    sys_clk
    SLICE_X45Y164        FDCE                                         r  indata_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y164        FDCE (Prop_fdce_C_Q)         0.100    -0.675 r  indata_reg_reg[35]/Q
                         net (fo=4, routed)           0.186    -0.489    Network96_inst/CSG96/Q[35]
    SLICE_X45Y164        LUT5 (Prop_lut5_I4_O)        0.028    -0.461 r  Network96_inst/CSG96/outdata_reg[95]_i_120/O
                         net (fo=2, routed)           0.121    -0.339    Network96_inst/CSG96/outdata_reg[95]_i_120_n_0
    SLICE_X45Y163        LUT3 (Prop_lut3_I2_O)        0.028    -0.311 r  Network96_inst/CSG96/outdata_reg[19]_i_78/O
                         net (fo=4, routed)           0.172    -0.140    Network96_inst/CSG96/outdata_reg[19]_i_78_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I2_O)        0.032    -0.108 r  Network96_inst/CSG96/outdata_reg[19]_i_61/O
                         net (fo=3, routed)           0.141     0.034    Network96_inst/CSG96/outdata_reg[19]_i_61_n_0
    SLICE_X45Y164        LUT5 (Prop_lut5_I2_O)        0.071     0.105 r  Network96_inst/CSG96/outdata_reg[95]_i_27/O
                         net (fo=2, routed)           0.134     0.239    Network96_inst/CSG96/outdata_reg[95]_i_27_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  Network96_inst/CSG96/outdata_reg[95]_i_11/O
                         net (fo=2, routed)           0.061     0.327    Network96_inst/CSG96/outdata_reg[95]_i_11_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I5_O)        0.028     0.355 r  Network96_inst/CSG96/outdata_reg[87]_i_15/O
                         net (fo=4, routed)           0.167     0.523    Network96_inst/CSG96/outdata_reg[87]_i_15_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I2_O)        0.033     0.556 r  Network96_inst/CSG96/outdata_reg[85]_i_3/O
                         net (fo=2, routed)           0.130     0.686    Network96_inst/CSG96/settop_b_96/sub_outdata_1[38]
    SLICE_X44Y163        LUT5 (Prop_lut5_I4_O)        0.071     0.757 r  Network96_inst/CSG96/settop_b_96/outdata_reg[85]_i_1/O
                         net (fo=1, routed)           0.000     0.757    outdata[85]
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.834    -0.740    sys_clk
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[85]/C
                         clock pessimism             -0.022    -0.762    
    SLICE_X44Y163        FDCE (Hold_fdce_C_D)         0.075    -0.687    outdata_reg_reg[85]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.390ns (24.607%)  route 1.195ns (75.393%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.235     0.111    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I1_O)        0.028     0.139 r  Network96_inst/CSG96/outdata_reg[19]_i_32/O
                         net (fo=2, routed)           0.105     0.244    Network96_inst/CSG96/outdata_reg[19]_i_32_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I5_O)        0.028     0.272 r  Network96_inst/CSG96/outdata_reg[7]_i_29/O
                         net (fo=3, routed)           0.178     0.450    Network96_inst/CSG96/outdata_reg[7]_i_29_n_0
    SLICE_X45Y153        LUT5 (Prop_lut5_I2_O)        0.028     0.478 r  Network96_inst/CSG96/outdata_reg[7]_i_18/O
                         net (fo=2, routed)           0.156     0.634    Network96_inst/CSG96/outdata_reg[7]_i_18_n_0
    SLICE_X43Y153        LUT5 (Prop_lut5_I3_O)        0.028     0.662 r  Network96_inst/CSG96/outdata_reg[7]_i_6/O
                         net (fo=2, routed)           0.122     0.784    Network96_inst/CSG96/settop_b_96/sub_outdata_1[3]
    SLICE_X43Y153        LUT5 (Prop_lut5_I4_O)        0.030     0.814 r  Network96_inst/CSG96/settop_b_96/outdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.814    outdata[7]
    SLICE_X43Y153        FDCE                                         r  outdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.871    -0.703    sys_clk
    SLICE_X43Y153        FDCE                                         r  outdata_reg_reg[7]/C
                         clock pessimism             -0.002    -0.705    
    SLICE_X43Y153        FDCE (Hold_fdce_C_D)         0.075    -0.630    outdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 indata_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.417ns (27.262%)  route 1.113ns (72.738%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.633    -0.775    sys_clk
    SLICE_X45Y164        FDCE                                         r  indata_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y164        FDCE (Prop_fdce_C_Q)         0.100    -0.675 r  indata_reg_reg[35]/Q
                         net (fo=4, routed)           0.186    -0.489    Network96_inst/CSG96/Q[35]
    SLICE_X45Y164        LUT5 (Prop_lut5_I4_O)        0.028    -0.461 r  Network96_inst/CSG96/outdata_reg[95]_i_120/O
                         net (fo=2, routed)           0.121    -0.339    Network96_inst/CSG96/outdata_reg[95]_i_120_n_0
    SLICE_X45Y163        LUT3 (Prop_lut3_I2_O)        0.028    -0.311 r  Network96_inst/CSG96/outdata_reg[19]_i_78/O
                         net (fo=4, routed)           0.172    -0.140    Network96_inst/CSG96/outdata_reg[19]_i_78_n_0
    SLICE_X46Y163        LUT5 (Prop_lut5_I2_O)        0.032    -0.108 r  Network96_inst/CSG96/outdata_reg[19]_i_61/O
                         net (fo=3, routed)           0.141     0.034    Network96_inst/CSG96/outdata_reg[19]_i_61_n_0
    SLICE_X45Y164        LUT5 (Prop_lut5_I2_O)        0.071     0.105 r  Network96_inst/CSG96/outdata_reg[95]_i_27/O
                         net (fo=2, routed)           0.134     0.239    Network96_inst/CSG96/outdata_reg[95]_i_27_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  Network96_inst/CSG96/outdata_reg[95]_i_11/O
                         net (fo=2, routed)           0.061     0.327    Network96_inst/CSG96/outdata_reg[95]_i_11_n_0
    SLICE_X45Y165        LUT6 (Prop_lut6_I5_O)        0.028     0.355 r  Network96_inst/CSG96/outdata_reg[87]_i_15/O
                         net (fo=4, routed)           0.167     0.523    Network96_inst/CSG96/outdata_reg[87]_i_15_n_0
    SLICE_X44Y164        LUT5 (Prop_lut5_I2_O)        0.033     0.556 r  Network96_inst/CSG96/outdata_reg[85]_i_3/O
                         net (fo=2, routed)           0.130     0.686    Network96_inst/CSG96/settop_b_96/sub_outdata_1[38]
    SLICE_X44Y163        LUT5 (Prop_lut5_I3_O)        0.069     0.755 r  Network96_inst/CSG96/settop_b_96/outdata_reg[84]_i_1/O
                         net (fo=1, routed)           0.000     0.755    outdata[84]
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.834    -0.740    sys_clk
    SLICE_X44Y163        FDCE                                         r  outdata_reg_reg[84]/C
                         clock pessimism             -0.022    -0.762    
    SLICE_X44Y163        FDCE (Hold_fdce_C_D)         0.061    -0.701    outdata_reg_reg[84]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 indata_reg_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            outdata_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.388ns (24.511%)  route 1.195ns (75.489%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.668    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.046    -2.378 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.944    -1.434    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.408 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.637    -0.771    sys_clk
    SLICE_X46Y155        FDCE                                         r  indata_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.653 r  indata_reg_reg[76]/Q
                         net (fo=4, routed)           0.127    -0.525    Network96_inst/CSG96/Q[76]
    SLICE_X47Y155        LUT5 (Prop_lut5_I2_O)        0.033    -0.492 r  Network96_inst/CSG96/outdata_reg[63]_i_214/O
                         net (fo=2, routed)           0.122    -0.370    Network96_inst/CSG96/outdata_reg[63]_i_214_n_0
    SLICE_X47Y155        LUT3 (Prop_lut3_I2_O)        0.069    -0.301 r  Network96_inst/CSG96/outdata_reg[63]_i_129/O
                         net (fo=3, routed)           0.150    -0.151    Network96_inst/CSG96/outdata_reg[63]_i_129_n_0
    SLICE_X46Y155        LUT5 (Prop_lut5_I2_O)        0.028    -0.123 r  Network96_inst/CSG96/outdata_reg[63]_i_80/O
                         net (fo=3, routed)           0.235     0.111    Network96_inst/CSG96/outdata_reg[63]_i_80_n_0
    SLICE_X46Y152        LUT6 (Prop_lut6_I1_O)        0.028     0.139 r  Network96_inst/CSG96/outdata_reg[19]_i_32/O
                         net (fo=2, routed)           0.105     0.244    Network96_inst/CSG96/outdata_reg[19]_i_32_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I5_O)        0.028     0.272 r  Network96_inst/CSG96/outdata_reg[7]_i_29/O
                         net (fo=3, routed)           0.178     0.450    Network96_inst/CSG96/outdata_reg[7]_i_29_n_0
    SLICE_X45Y153        LUT5 (Prop_lut5_I2_O)        0.028     0.478 r  Network96_inst/CSG96/outdata_reg[7]_i_18/O
                         net (fo=2, routed)           0.156     0.634    Network96_inst/CSG96/outdata_reg[7]_i_18_n_0
    SLICE_X43Y153        LUT5 (Prop_lut5_I3_O)        0.028     0.662 r  Network96_inst/CSG96/outdata_reg[7]_i_6/O
                         net (fo=2, routed)           0.122     0.784    Network96_inst/CSG96/settop_b_96/sub_outdata_1[3]
    SLICE_X43Y153        LUT5 (Prop_lut5_I3_O)        0.028     0.812 r  Network96_inst/CSG96/settop_b_96/outdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.812    outdata[6]
    SLICE_X43Y153        FDCE                                         r  outdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.885    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.499    -2.614 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.010    -1.604    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.574 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=192, routed)         0.871    -0.703    sys_clk
    SLICE_X43Y153        FDCE                                         r  outdata_reg_reg[6]/C
                         clock pessimism             -0.002    -0.705    
    SLICE_X43Y153        FDCE (Hold_fdce_C_D)         0.061    -0.644    outdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  1.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.472 }
Period(ns):         6.944
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         6.944       5.344      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.944       5.695      MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X42Y152    outdata_reg_reg[25]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X42Y151    outdata_reg_reg[27]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X41Y154    outdata_reg_reg[29]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X40Y154    outdata_reg_reg[31]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X37Y155    outdata_reg_reg[33]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X37Y156    outdata_reg_reg[35]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X39Y158    outdata_reg_reg[37]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.944       6.194      SLICE_X38Y158    outdata_reg_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.944       206.416    MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X42Y152    outdata_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X42Y151    outdata_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X42Y152    outdata_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X41Y157    outdata_reg_reg[45]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X40Y158    outdata_reg_reg[73]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X44Y166    outdata_reg_reg[93]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X41Y154    outdata_reg_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X40Y154    outdata_reg_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X37Y155    outdata_reg_reg[33]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.472       3.072      SLICE_X37Y156    outdata_reg_reg[35]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X46Y155    indata_reg_reg[77]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X47Y155    indata_reg_reg[78]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X46Y155    indata_reg_reg[79]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X43Y163    indata_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X40Y160    indata_reg_reg[88]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X41Y160    indata_reg_reg[89]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X41Y162    indata_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X43Y160    indata_reg_reg[90]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X43Y160    indata_reg_reg[91]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.472       3.122      SLICE_X42Y152    outdata_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         25.000      23.400     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



