// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019 NXP
 * Copyright (C) 2023 Leica Geosystems AG
 */

/dts-v1/;

#include "imx8mp.dtsi"

/ {
	model = "Leica Geosystems Beluga pt0.5";
	compatible = ",beluga-rev-0.5", "-beluga", "fsl,imx8mp";

	chosen {
		stdout-path = &uart1;
	};

	/* 25MHz crystal for PCIe REFCLK Generator */
	clk_25mhz: clock-25mhz {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};

	reg_ext_vdd_3v3: regulator-ext-vdd-3v3 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_ext_vdd_3v3>;
		regulator-name = "VDD_3V3_EXT";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio4 8 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		vdev0vring0: vdev0vring0@55000000 {
			reg = <0 0x55000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@55008000 {
			reg = <0 0x55008000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@550ff000 {
			reg = <0 0x550ff000 0 0x1000>;
			no-map;
		};

		ram_console_buffer: ram-console-buffer@55100000 {
			reg = <0 0x55100000 0 0x1000>;
			no-map;
		};

		vdev0buffer: vdev0buffer@55400000 {
			compatible = "shared-dma-pool";
			reg = <0 0x55400000 0 0x100000>;
			no-map;
		};
	};

	imx8mp-cm7 {
		compatible = "fsl,imx8mp-cm7";
		clocks = <&clk IMX8MP_CLK_M7_DIV>;
		mbox-names = "tx", "rx", "rxdb";
		mboxes = <&mu 0 1
			  &mu 1 1
			  &mu 3 1>;
		memory-region = <&vdev0buffer>, <&vdev0vring0>, <&vdev0vring1>,
				<&rsc_table>, <&ram_console_buffer>;
		syscon = <&src>;
	};
};

&A53_0 {
	cpu-supply = <&reg_arm>;
};

&A53_1 {
	cpu-supply = <&reg_arm>;
};

&A53_2 {
	cpu-supply = <&reg_arm>;
};

&A53_3 {
	cpu-supply = <&reg_arm>;
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	flash: flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <80000000>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;
	};
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9450c";
		reg = <0x25>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio2>;
		interrupts = <2 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <720000>;
				regulator-max-microvolt = <1000000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			reg_arm: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <720000>;
				regulator-max-microvolt = <1025000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
				nxp,dvs-run-voltage = <950000>;
				nxp,dvs-standby-voltage = <850000>;
			};

			BUCK4 {
				regulator-name = "BUCK4";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3600000>;
				regulator-boot-on;
				regulator-always-on;
			};

			BUCK5 {
				regulator-name = "BUCK5";
				regulator-min-microvolt = <1650000>;
				regulator-max-microvolt = <1950000>;
				regulator-boot-on;
				regulator-always-on;
			};

			BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <1045000>;
				regulator-max-microvolt = <1155000>;
				regulator-boot-on;
				regulator-always-on;
			};

			LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1650000>;
				regulator-max-microvolt = <1950000>;
				regulator-boot-on;
				regulator-always-on;
			};

			LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <1710000>;
				regulator-max-microvolt = <1890000>;
				regulator-boot-on;
				regulator-always-on;
			};

			LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	rtc@32 {
		compatible = "epson,rx8130";
		reg = <0x32>;
		aux-voltage-chargeable = <0>;
		wakeup-source;
	};

	clock@68 {
		compatible = "renesas,9fgv0241";
		reg = <0x68>;
		clocks = <&clk_25mhz>;
		#clock-cells = <1>;
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	eeprom: eeprom@57 {
		compatible = "atmel,24c512";
		reg = <0x57>;
		pagesize = <16>;
	};

	tca6424a: gpio@22 {
		compatible = "ti,tca6424";
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tca6424>;
		interrupt-controller;
		reset-gpios = <&gpio4 4 GPIO_ACTIVE_LOW>;
	};
};

&i2c4 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
};

&i2c5 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c5>;
	status = "okay";
};

&i2c6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c6>;
	clock-frequency = <400000>;
	status = "okay";

	tmp116@48 {
		compatible = "ti,tmp116";
		reg = <0x48>;
	};

	tmp116@49 {
		compatible = "ti,tmp116";
		reg = <0x49>;
	};

	tmp116@4A {
		compatible = "ti,tmp116";
		reg = <0x4a>;
	};

	dps310@77 {
		compatible = "infineon,dps310";
		reg = <0x77>;
		#io-channel-cells = <0>;
	};
};

&snvs_pwrkey {
	status = "okay";
};

/* A53 console */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* WLAN */
&usdhc2 {
	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	no-sd;
	non-removable;
	bus-width = <4>;
	status = "okay";
};

/* EMMC */
&usdhc3 {
	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&iomuxc {
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL		0x400001c2 /* I2C1_SCL */
			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA		0x400001c2 /* I2C1_SDA */
		>;
	};

	pinctrl_tca6424: tca6424grp {
		fsl,pins = <
			MX8MP_IOMUXC_HDMI_DDC_SCL__GPIO3_IO26	0x146 /* IMX_IO_EXPDR_xINT */
			MX8MP_IOMUXC_SAI1_RXD2__GPIO4_IO04	0x106 /* IMX_IO_EXPDR_xRST */
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA0__GPIO2_IO02	0x000001c0 /* PMIC_IRQ_B */
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0x166 /* IMX_WDOG */
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190 /* IMX_SDIO2_CLK */
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0 /* IMX_SDIO2_CMD */
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0 /* IMX_SDIO2_DATA0 */
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0 /* IMX_SDIO2_DATA1 */
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0 /* IMX_SDIO2_DATA2 */
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0 /* IMX_SDIO2_DATA3 */
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194 /* IMX_SDIO2_CLK */
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4 /* IMX_SDIO2_CMD */
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4 /* IMX_SDIO2_DATA0 */
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4 /* IMX_SDIO2_DATA1 */
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4 /* IMX_SDIO2_DATA2 */
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4 /* IMX_SDIO2_DATA3 */
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196 /* IMX_SDIO2_CLK */
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6 /* IMX_SDIO2_CMD */
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6 /* IMX_SDIO2_DATA0 */
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6 /* IMX_SDIO2_DATA1 */
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6 /* IMX_SDIO2_DATA2 */
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6 /* IMX_SDIO2_DATA3 */
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x190 /* SD3_CLK */
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d0 /* SD3_CMD */
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d0 /* SD3_DATA0 */
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d0 /* SD3_DATA1 */
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d0 /* SD3_DATA2 */
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d0 /* SD3_DATA3 */
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d0 /* SD3_DATA4 */
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d0 /* SD3_DATA5 */
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d0 /* SD3_DATA6 */
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d0 /* SD3_DATA7 */
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x190 /* SD3_STROBE */
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x194 /* SD3_CLK */
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d4 /* SD3_CMD */
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d4 /* SD3_DATA0 */
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d4 /* SD3_DATA1 */
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d4 /* SD3_DATA2 */
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d4 /* SD3_DATA3 */
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d4 /* SD3_DATA4 */
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d4 /* SD3_DATA5 */
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d4 /* SD3_DATA6 */
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d4 /* SD3_DATA7 */
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x194 /* SD3_STROBE */
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x196 /* SD3_CLK */
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d6 /* SD3_CMD */
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d6 /* SD3_DATA0 */
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d6 /* SD3_DATA1 */
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d6 /* SD3_DATA2 */
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d6 /* SD3_DATA3 */
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d6 /* SD3_DATA4 */
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d6 /* SD3_DATA5 */
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d6 /* SD3_DATA6 */
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d6 /* SD3_DATA7 */
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x196 /* SD3_STROBE */
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_CLK__UART1_DCE_TX	0x140 /* IMX_DBG_UART1_TXD */
			MX8MP_IOMUXC_SD1_CMD__UART1_DCE_RX	0x140 /* IMX_DBG_UART1_RXD */
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL		0x400001c2 /* I2C2_SCL */
			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA		0x400001c2 /* I2C2_SDA */
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL		0x400001c2 /* I2C4_SCL */
			MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA		0x400001c2 /* I2C4_SDA */
		>;
	};

	pinctrl_i2c5: i2c5grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA	0x400001c2 /* I2C5_SDA */
			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL	0x400001c2 /* I2C5_SCL */
		>;
	};

	pinctrl_i2c6: i2c6grp {
		fsl,pins =<
			MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL	0x400001c2 /* I2C6_SCL */
			MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA		0x400001c2 /* I2C6_SDA */
			>;
	};

	pinctrl_reg_ext_vdd_3v3: vdd3v3extgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXD6__GPIO4_IO08		0x106 /* IMX_EN_EXT_VDD */
		>;
	};

	pinctrl_flexspi: qspigrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK		0x1c2	/* QSPIA_SCLK */
			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B	0x82	/* QSPIA_xSS0 */
			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00	0x82	/* QSPIA_DATA0 */
			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01	0x82	/* QSPIA_DATA1 */
			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02	0x82	/* QSPIA_DATA2 */
			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82	/* QSPIA_DATA3 */
			MX8MP_IOMUXC_NAND_DQS__FLEXSPI_A_DQS		0x82	/* QSPIA_DQS */
		>;
	};
};
