Analysis & Synthesis report for project
Wed Jul 27 18:29:07 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1
 16. Source assignments for rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1
 17. Parameter Settings for User Entity Instance: ram1port:inst9|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: rom:inst11|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "datapath:inst|func_unit:func|shifter:sh"
 22. Port Connectivity Checks: "datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s0"
 23. Port Connectivity Checks: "datapath:inst|func_unit:func|alu:alu"
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 27 18:29:07 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 522                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,728,000                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; ../first/shifter.v                                                 ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/shifter.v                                                            ;             ;
; ../first/register_file.v                                           ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/register_file.v                                                      ;             ;
; ../first/program_counter.v                                         ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/program_counter.v                                                    ;             ;
; ../first/multiplex2.v                                              ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/multiplex2.v                                                         ;             ;
; ../first/multiplex.v                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/multiplex.v                                                          ;             ;
; ../first/memory_block.v                                            ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/memory_block.v                                                       ;             ;
; ../first/lu.v                                                      ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/lu.v                                                                 ;             ;
; ../first/func_unit.v                                               ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/func_unit.v                                                          ;             ;
; ../first/decoder.v                                                 ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/decoder.v                                                            ;             ;
; ../first/datapath.v                                                ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/datapath.v                                                           ;             ;
; ../first/control_unit.v                                            ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/control_unit.v                                                       ;             ;
; ../first/calc.v                                                    ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/calc.v                                                               ;             ;
; ../first/branch_control.v                                          ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/branch_control.v                                                     ;             ;
; ../first/alu.v                                                     ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/first/alu.v                                                                ;             ;
; project.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; C:/quartus_projects/project/project.bdf                                                        ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/project/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                     ; yes             ; User Verilog HDL File                        ; C:/quartus_projects/project/pll/pll_0002.v                                                     ; pll         ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/project/rom.v                                                              ;             ;
; rom.mif                                                            ; yes             ; User Memory Initialization File              ; C:/quartus_projects/project/rom.mif                                                            ;             ;
; ram.mif                                                            ; yes             ; User Memory Initialization File              ; C:/quartus_projects/project/ram.mif                                                            ;             ;
; ram1port.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/quartus_projects/project/ram1port.v                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; db/altsyncram_u3s1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/altsyncram_u3s1.tdf                                             ;             ;
; db/altsyncram_mii2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/altsyncram_mii2.tdf                                             ;             ;
; db/decode_ala.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/decode_ala.tdf                                                  ;             ;
; db/decode_31a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/decode_31a.tdf                                                  ;             ;
; db/mux_9hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/mux_9hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                               ;             ;
; db/altsyncram_8sj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/altsyncram_8sj1.tdf                                             ;             ;
; db/altsyncram_uhl2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/altsyncram_uhl2.tdf                                             ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/quartus_projects/project/db/mux_7hb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/sld3172de05/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/quartus_projects/project/db/ip/sld3172de05/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 639                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 864                      ;
;     -- 7 input functions                    ; 9                        ;
;     -- 6 input functions                    ; 341                      ;
;     -- 5 input functions                    ; 212                      ;
;     -- 4 input functions                    ; 73                       ;
;     -- <=3 input functions                  ; 229                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 522                      ;
;                                             ;                          ;
; I/O pins                                    ; 33                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1728000                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 517                      ;
; Total fan-out                               ; 13649                    ;
; Average fan-out                             ; 8.01                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |project                                                                                                                                ; 864 (1)           ; 522 (0)      ; 1728000           ; 0          ; 33   ; 0            ; |project                                                                                                                                                                                                                                                                                                                                            ; project                           ; work         ;
;    |branch_control:inst4|                                                                                                               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|branch_control:inst4                                                                                                                                                                                                                                                                                                                       ; branch_control                    ; work         ;
;    |control_unit:inst1|                                                                                                                 ; 129 (129)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|control_unit:inst1                                                                                                                                                                                                                                                                                                                         ; control_unit                      ; work         ;
;    |datapath:inst|                                                                                                                      ; 298 (0)           ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst                                                                                                                                                                                                                                                                                                                              ; datapath                          ; work         ;
;       |func_unit:func|                                                                                                                  ; 55 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func                                                                                                                                                                                                                                                                                                               ; func_unit                         ; work         ;
;          |alu:alu|                                                                                                                      ; 55 (6)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu                                                                                                                                                                                                                                                                                                       ; alu                               ; work         ;
;             |calc:au|                                                                                                                   ; 47 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au                                                                                                                                                                                                                                                                                               ; calc                              ; work         ;
;                |wholesum:w|                                                                                                             ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w                                                                                                                                                                                                                                                                                    ; wholesum                          ; work         ;
;                   |sum:s10|                                                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s10                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s11|                                                                                                             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s11                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s12|                                                                                                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s12                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s13|                                                                                                             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s13                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s14|                                                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s14                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s15|                                                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s15                                                                                                                                                                                                                                                                            ; sum                               ; work         ;
;                   |sum:s1|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s1                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s2|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s2                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s3|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s3                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s4|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s4                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s6|                                                                                                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s6                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s7|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s7                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s8|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s8                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;                   |sum:s9|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s9                                                                                                                                                                                                                                                                             ; sum                               ; work         ;
;             |lu:lu|                                                                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|func_unit:func|alu:alu|lu:lu                                                                                                                                                                                                                                                                                                 ; lu                                ; work         ;
;       |multiplex2:constb|                                                                                                               ; 96 (96)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|multiplex2:constb                                                                                                                                                                                                                                                                                                            ; multiplex2                        ; work         ;
;       |multiplex2:dataf|                                                                                                                ; 51 (51)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|multiplex2:dataf                                                                                                                                                                                                                                                                                                             ; multiplex2                        ; work         ;
;       |register_file:_ref|                                                                                                              ; 96 (0)            ; 256 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref                                                                                                                                                                                                                                                                                                           ; register_file                     ; work         ;
;          |decoder:inp|                                                                                                                  ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|decoder:inp                                                                                                                                                                                                                                                                                               ; decoder                           ; work         ;
;          |memory_block:R0|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R0                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R10|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R10                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R11|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R11                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R12|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R12                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R13|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R13                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R14|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R14                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R15|                                                                                                             ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R15                                                                                                                                                                                                                                                                                          ; memory_block                      ; work         ;
;          |memory_block:R1|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R1                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R2|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R2                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R3|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R3                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R4|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R4                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R5|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R5                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R6|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R6                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R7|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R7                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R8|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R8                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |memory_block:R9|                                                                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|memory_block:R9                                                                                                                                                                                                                                                                                           ; memory_block                      ; work         ;
;          |multiplex:a|                                                                                                                  ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:inst|register_file:_ref|multiplex:a                                                                                                                                                                                                                                                                                               ; multiplex                         ; work         ;
;    |pll:inst2|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|pll:inst2                                                                                                                                                                                                                                                                                                                                  ; pll                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|pll:inst2|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                ; pll_0002                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |program_counter:inst5|                                                                                                              ; 32 (32)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |project|program_counter:inst5                                                                                                                                                                                                                                                                                                                      ; program_counter                   ; work         ;
;    |ram1port:inst9|                                                                                                                     ; 137 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |project|ram1port:inst9                                                                                                                                                                                                                                                                                                                             ; ram1port                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 137 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_u3s1:auto_generated|                                                                                               ; 137 (0)           ; 60 (0)       ; 576000            ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_u3s1                   ; work         ;
;             |altsyncram_mii2:altsyncram1|                                                                                               ; 55 (0)            ; 6 (6)        ; 576000            ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_mii2                   ; work         ;
;                |decode_31a:rden_decode_a|                                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_a                                                                                                                                                                                                         ; decode_31a                        ; work         ;
;                |decode_31a:rden_decode_b|                                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_b                                                                                                                                                                                                         ; decode_31a                        ; work         ;
;                |decode_ala:decode4|                                                                                                     ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode4                                                                                                                                                                                                               ; decode_ala                        ; work         ;
;                |decode_ala:decode5|                                                                                                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode5                                                                                                                                                                                                               ; decode_ala                        ; work         ;
;                |mux_9hb:mux6|                                                                                                           ; 35 (35)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6                                                                                                                                                                                                                     ; mux_9hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 82 (65)           ; 54 (45)      ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |rom:inst11|                                                                                                                         ; 155 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |project|rom:inst11                                                                                                                                                                                                                                                                                                                                 ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 155 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_8sj1:auto_generated|                                                                                               ; 155 (0)           ; 78 (0)       ; 1152000           ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_8sj1                   ; work         ;
;             |altsyncram_uhl2:altsyncram1|                                                                                               ; 36 (0)            ; 6 (6)        ; 1152000           ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_uhl2                   ; work         ;
;                |decode_31a:rden_decode_a|                                                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|decode_31a:rden_decode_a                                                                                                                                                                                                             ; decode_31a                        ; work         ;
;                |decode_ala:decode5|                                                                                                     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|decode_ala:decode5                                                                                                                                                                                                                   ; decode_ala                        ; work         ;
;                |mux_7hb:mux6|                                                                                                           ; 21 (21)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|mux_7hb:mux6                                                                                                                                                                                                                         ; mux_7hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 119 (102)         ; 72 (63)      ; 0                 ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 111 (1)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 110 (0)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 110 (0)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 110 (1)           ; 112 (6)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 109 (0)           ; 106 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 109 (76)          ; 106 (78)     ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                                                 ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+
; ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 36000        ; 16           ; 36000        ; 16           ; 576000  ; ram.mif ;
; rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|ALTSYNCRAM     ; M10K block ; True Dual Port ; 36000        ; 32           ; 36000        ; 32           ; 1152000 ; rom.mif ;
+----------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |project|pll:inst2                                                                                                                                                                                                                                                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|ram1port:inst9                                                                                                                                                                                                                                                      ; ram1port.v      ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |project|rom:inst11                                                                                                                                                                                                                                                          ; rom.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; control_unit:inst1|A_SEL[0]                         ; control_unit:inst1|WideOr10 ; yes                    ;
; control_unit:inst1|A_SEL[1]                         ; control_unit:inst1|WideOr10 ; yes                    ;
; control_unit:inst1|A_SEL[2]                         ; control_unit:inst1|WideOr10 ; yes                    ;
; control_unit:inst1|A_SEL[3]                         ; control_unit:inst1|WideOr10 ; yes                    ;
; control_unit:inst1|B_SEL[0]                         ; control_unit:inst1|WideOr12 ; yes                    ;
; control_unit:inst1|B_SEL[1]                         ; control_unit:inst1|WideOr12 ; yes                    ;
; control_unit:inst1|B_SEL[2]                         ; control_unit:inst1|WideOr12 ; yes                    ;
; control_unit:inst1|B_SEL[3]                         ; control_unit:inst1|WideOr12 ; yes                    ;
; control_unit:inst1|CONST_IN[15]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_SEL                        ; control_unit:inst1|WideOr4  ; yes                    ;
; control_unit:inst1|CONST_IN[14]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[13]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[12]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[11]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[10]                     ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[9]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[8]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[7]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[6]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[5]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[4]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[3]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[2]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[1]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|CONST_IN[0]                      ; control_unit:inst1|WideOr16 ; yes                    ;
; control_unit:inst1|OP_SEL[0]                        ; control_unit:inst1|Mux4     ; yes                    ;
; control_unit:inst1|OP_SEL[1]                        ; control_unit:inst1|Mux4     ; yes                    ;
; control_unit:inst1|OP_SEL[2]                        ; control_unit:inst1|Mux4     ; yes                    ;
; control_unit:inst1|OP_SEL[3]                        ; control_unit:inst1|Mux4     ; yes                    ;
; control_unit:inst1|DATA_SEL                         ; control_unit:inst1|WideOr4  ; yes                    ;
; control_unit:inst1|DEST_SEL[0]                      ; control_unit:inst1|WideOr14 ; yes                    ;
; control_unit:inst1|DEST_SEL[1]                      ; control_unit:inst1|WideOr14 ; yes                    ;
; control_unit:inst1|DEST_SEL[2]                      ; control_unit:inst1|WideOr14 ; yes                    ;
; control_unit:inst1|DEST_SEL[3]                      ; control_unit:inst1|WideOr14 ; yes                    ;
; control_unit:inst1|LOAD_EN                          ; control_unit:inst1|WideOr4  ; yes                    ;
; control_unit:inst1|MODE[1]                          ; control_unit:inst1|WideOr0  ; yes                    ;
; control_unit:inst1|MODE[0]                          ; control_unit:inst1|WideOr0  ; yes                    ;
; control_unit:inst1|OFFSET_SEL                       ; control_unit:inst1|WideOr0  ; yes                    ;
; Number of user-specified and inferred latches = 38  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                                  ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 522   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 451   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |project|program_counter:inst5|Add0                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |project|ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6|l3_w15_n0_mux_dataout                               ;
; 5:1                ; 29 bits   ; 87 LEs        ; 87 LEs               ; 0 LEs                  ; No         ; |project|rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|mux_7hb:mux6|l3_w8_n0_mux_dataout                                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |project|datapath:inst|register_file:_ref|multiplex:a|Mux12                                                                                                                         ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |project|datapath:inst|multiplex2:constb|OUT[3]                                                                                                                                     ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |project|datapath:inst|multiplex2:dataf|OUT[11]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1port:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 36000                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ram.mif              ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u3s1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; true                   ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                   ;
; operation_mode                       ; normal                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 0.800000 MHz           ; String                           ;
; phase_shift0                         ; 625000 ps              ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 1.600000 MHz           ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer              ;
; NUMWORDS_A                         ; 36000                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; rom.mif              ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8sj1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; ram1port:inst9|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 36000                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; rom:inst11|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 36000                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|func_unit:func|shifter:sh" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; IL   ; Input ; Info     ; Stuck at GND                              ;
; IR   ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; I    ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|func_unit:func|alu:alu"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; V    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; ram         ; 16    ; 36000 ; Read/Write ; ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated ;
; 1              ; rom         ; 32    ; 36000 ; Read/Write ; rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated     ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 410                         ;
;     CLR               ; 12                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 322                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 32                          ;
;     plain             ; 28                          ;
; arriav_lcell_comb     ; 752                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 32                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 681                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 121                         ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 166                         ;
;         6 data inputs ; 319                         ;
; boundary_port         ; 87                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 5.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Jul 27 18:28:06 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file /quartus_projects/first/shifter.v
    Info (12023): Found entity 1: _edge File: C:/quartus_projects/first/shifter.v Line: 1
    Info (12023): Found entity 2: shifter File: C:/quartus_projects/first/shifter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/register_file.v
    Info (12023): Found entity 1: register_file File: C:/quartus_projects/first/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/register.v
    Info (12023): Found entity 1: register File: C:/quartus_projects/first/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/quartus_projects/first/program_counter.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /quartus_projects/first/multiplex14.v
Info (12021): Found 2 design units, including 2 entities, in source file /quartus_projects/first/multiplex2.v
    Info (12023): Found entity 1: multiplex2 File: C:/quartus_projects/first/multiplex2.v Line: 1
    Info (12023): Found entity 2: multiplex2sh File: C:/quartus_projects/first/multiplex2.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/multiplex_shift.v
    Info (12023): Found entity 1: multiplex_shift File: C:/quartus_projects/first/multiplex_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/multiplex.v
    Info (12023): Found entity 1: multiplex File: C:/quartus_projects/first/multiplex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/memory_block.v
    Info (12023): Found entity 1: memory_block File: C:/quartus_projects/first/memory_block.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file /quartus_projects/first/memory.v
    Info (12023): Found entity 1: part2 File: C:/quartus_projects/first/memory.v Line: 1
    Info (12023): Found entity 2: part1 File: C:/quartus_projects/first/memory.v Line: 12
    Info (12023): Found entity 3: memory File: C:/quartus_projects/first/memory.v Line: 26
    Info (12023): Found entity 4: counter File: C:/quartus_projects/first/memory.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/lu.v
    Info (12023): Found entity 1: lu File: C:/quartus_projects/first/lu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/func_unit.v
    Info (12023): Found entity 1: func_unit File: C:/quartus_projects/first/func_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/decoder.v
    Info (12023): Found entity 1: decoder File: C:/quartus_projects/first/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/datapath.v
    Info (12023): Found entity 1: datapath File: C:/quartus_projects/first/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/quartus_projects/first/control_unit.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /quartus_projects/first/calc.v
    Info (12023): Found entity 1: sum File: C:/quartus_projects/first/calc.v Line: 1
    Info (12023): Found entity 2: wholesum File: C:/quartus_projects/first/calc.v Line: 13
    Info (12023): Found entity 3: calc File: C:/quartus_projects/first/calc.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/branch_control.v
    Info (12023): Found entity 1: branch_control File: C:/quartus_projects/first/branch_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartus_projects/first/alu.v
    Info (12023): Found entity 1: alu File: C:/quartus_projects/first/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project.bdf
    Info (12023): Found entity 1: project
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/quartus_projects/project/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/quartus_projects/project/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/quartus_projects/project/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/quartus_projects/project/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file inverter.v
    Info (12023): Found entity 1: inverter File: C:/quartus_projects/project/inverter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pllmem.v
    Info (12023): Found entity 1: pllmem File: C:/quartus_projects/project/pllmem.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pllmem/pllmem_0002.v
    Info (12023): Found entity 1: pllmem_0002 File: C:/quartus_projects/project/pllmem/pllmem_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram1port.v
    Info (12023): Found entity 1: ram1port File: C:/quartus_projects/project/ram1port.v Line: 40
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "ram1port" for hierarchy "ram1port:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component" File: C:/quartus_projects/project/ram1port.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram1port:inst9|altsyncram:altsyncram_component" File: C:/quartus_projects/project/ram1port.v Line: 86
Info (12133): Instantiated megafunction "ram1port:inst9|altsyncram:altsyncram_component" with the following parameter: File: C:/quartus_projects/project/ram1port.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "36000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3s1.tdf
    Info (12023): Found entity 1: altsyncram_u3s1 File: C:/quartus_projects/project/db/altsyncram_u3s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u3s1" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mii2.tdf
    Info (12023): Found entity 1: altsyncram_mii2 File: C:/quartus_projects/project/db/altsyncram_mii2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_mii2" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1" File: C:/quartus_projects/project/db/altsyncram_u3s1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/quartus_projects/project/db/decode_ala.tdf Line: 23
Info (12128): Elaborating entity "decode_ala" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_ala:decode4" File: C:/quartus_projects/project/db/altsyncram_mii2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_31a.tdf
    Info (12023): Found entity 1: decode_31a File: C:/quartus_projects/project/db/decode_31a.tdf Line: 23
Info (12128): Elaborating entity "decode_31a" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|decode_31a:rden_decode_a" File: C:/quartus_projects/project/db/altsyncram_mii2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb File: C:/quartus_projects/project/db/mux_9hb.tdf Line: 23
Info (12128): Elaborating entity "mux_9hb" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|mux_9hb:mux6" File: C:/quartus_projects/project/db/altsyncram_mii2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/project/db/altsyncram_u3s1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/project/db/altsyncram_u3s1.tdf Line: 38
Info (12133): Instantiated megafunction "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/quartus_projects/project/db/altsyncram_u3s1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "36000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram1port:inst9|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst1"
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(23): incomplete case statement has no default case item File: C:/quartus_projects/first/control_unit.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "LOAD_EN", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "CONST_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "DATA_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "IMM_OFFSET", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "MODE", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "OFFSET_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "A_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "B_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "DEST_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "OP_SEL", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(19): inferring latch(es) for variable "CONST_IN", which holds its previous value in one or more paths through the always construct File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[4]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[5]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[6]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[7]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[8]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[9]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[10]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[11]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[12]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[13]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[14]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_IN[15]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "OP_SEL[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "OP_SEL[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "OP_SEL[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "OP_SEL[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "DEST_SEL[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "DEST_SEL[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "DEST_SEL[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "DEST_SEL[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "B_SEL[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "B_SEL[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "B_SEL[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "B_SEL[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "A_SEL[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "A_SEL[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "A_SEL[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "A_SEL[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "OFFSET_SEL" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "MODE[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "MODE[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[0]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[1]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[2]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[3]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[4]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[5]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[6]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[7]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[8]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[9]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[10]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[11]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[12]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[13]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[14]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "IMM_OFFSET[15]" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "DATA_SEL" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "CONST_SEL" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (10041): Inferred latch for "LOAD_EN" at control_unit.v(19) File: C:/quartus_projects/first/control_unit.v Line: 19
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst" File: C:/quartus_projects/project/pll.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/quartus_projects/project/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/quartus_projects/project/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/quartus_projects/project/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "0.800000 MHz"
    Info (12134): Parameter "phase_shift0" = "625000 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.600000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst11|altsyncram:altsyncram_component" File: C:/quartus_projects/project/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:inst11|altsyncram:altsyncram_component" File: C:/quartus_projects/project/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:inst11|altsyncram:altsyncram_component" with the following parameter: File: C:/quartus_projects/project/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "36000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8sj1.tdf
    Info (12023): Found entity 1: altsyncram_8sj1 File: C:/quartus_projects/project/db/altsyncram_8sj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8sj1" for hierarchy "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uhl2.tdf
    Info (12023): Found entity 1: altsyncram_uhl2 File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_uhl2" for hierarchy "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1" File: C:/quartus_projects/project/db/altsyncram_8sj1.tdf Line: 35
Critical Warning (127004): Memory depth (36000) in the design file differs from memory depth (65546) in the Memory Initialization File "C:/quartus_projects/project/rom.mif" -- truncated remaining initial content value to fit RAM File: C:/quartus_projects/project/rom.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/quartus_projects/project/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|mux_7hb:mux6" File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/project/db/altsyncram_8sj1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/quartus_projects/project/db/altsyncram_8sj1.tdf Line: 36
Info (12133): Instantiated megafunction "rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/quartus_projects/project/db/altsyncram_8sj1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "36000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:inst5"
Warning (10230): Verilog HDL assignment warning at program_counter.v(8): truncated value with size 32 to match size of target (16) File: C:/quartus_projects/first/program_counter.v Line: 8
Info (12128): Elaborating entity "branch_control" for hierarchy "branch_control:inst4"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:inst"
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:inst|register_file:_ref" File: C:/quartus_projects/first/datapath.v Line: 20
Info (12128): Elaborating entity "decoder" for hierarchy "datapath:inst|register_file:_ref|decoder:inp" File: C:/quartus_projects/first/register_file.v Line: 7
Info (12128): Elaborating entity "memory_block" for hierarchy "datapath:inst|register_file:_ref|memory_block:R0" File: C:/quartus_projects/first/register_file.v Line: 27
Info (12128): Elaborating entity "multiplex" for hierarchy "datapath:inst|register_file:_ref|multiplex:a" File: C:/quartus_projects/first/register_file.v Line: 44
Info (12128): Elaborating entity "multiplex2" for hierarchy "datapath:inst|multiplex2:constb" File: C:/quartus_projects/first/datapath.v Line: 26
Info (12128): Elaborating entity "func_unit" for hierarchy "datapath:inst|func_unit:func" File: C:/quartus_projects/first/datapath.v Line: 30
Info (12128): Elaborating entity "alu" for hierarchy "datapath:inst|func_unit:func|alu:alu" File: C:/quartus_projects/first/func_unit.v Line: 6
Info (12128): Elaborating entity "calc" for hierarchy "datapath:inst|func_unit:func|alu:alu|calc:au" File: C:/quartus_projects/first/alu.v Line: 8
Warning (10230): Verilog HDL assignment warning at calc.v(40): truncated value with size 32 to match size of target (16) File: C:/quartus_projects/first/calc.v Line: 40
Info (12128): Elaborating entity "wholesum" for hierarchy "datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w" File: C:/quartus_projects/first/calc.v Line: 47
Info (12128): Elaborating entity "sum" for hierarchy "datapath:inst|func_unit:func|alu:alu|calc:au|wholesum:w|sum:s0" File: C:/quartus_projects/first/calc.v Line: 16
Info (12128): Elaborating entity "lu" for hierarchy "datapath:inst|func_unit:func|alu:alu|lu:lu" File: C:/quartus_projects/first/alu.v Line: 9
Info (12128): Elaborating entity "shifter" for hierarchy "datapath:inst|func_unit:func|shifter:sh" File: C:/quartus_projects/first/func_unit.v Line: 8
Info (12128): Elaborating entity "multiplex2sh" for hierarchy "datapath:inst|func_unit:func|shifter:sh|multiplex2sh:centre" File: C:/quartus_projects/first/shifter.v Line: 17
Info (12128): Elaborating entity "_edge" for hierarchy "datapath:inst|func_unit:func|shifter:sh|_edge:left" File: C:/quartus_projects/first/shifter.v Line: 18
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.07.27.19:28:46 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/quartus_projects/project/db/ip/sld3172de05/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/quartus_projects/project/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch control_unit:inst1|A_SEL[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|A_SEL[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|A_SEL[2] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|A_SEL[3] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|B_SEL[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|B_SEL[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|B_SEL[2] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|B_SEL[3] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[15] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_SEL has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[14] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[13] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[12] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[11] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[10] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[9] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[8] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[7] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[6] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[5] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[4] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[3] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[2] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|CONST_IN[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|OP_SEL[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|OP_SEL[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|OP_SEL[2] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|OP_SEL[3] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|DATA_SEL has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|DEST_SEL[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|DEST_SEL[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|DEST_SEL[2] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|DEST_SEL[3] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|LOAD_EN has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|MODE[1] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|MODE[0] has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Warning (13012): Latch control_unit:inst1|OFFSET_SEL has unsafe behavior File: C:/quartus_projects/first/control_unit.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:inst11|altsyncram:altsyncram_component|altsyncram_8sj1:auto_generated|altsyncram_uhl2:altsyncram1|address_reg_a[2] File: C:/quartus_projects/project/db/altsyncram_uhl2.tdf Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "pllmem" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pllmem -sip pllmem.sip -library lib_pllmem was ignored
Warning (20013): Ignored 317 assignments for entity "pllmem_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/quartus_projects/project/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 1476 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1196 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 981 megabytes
    Info: Processing ended: Wed Jul 27 18:29:07 2016
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/quartus_projects/project/output_files/project.map.smsg.


