
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -22.62

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.23

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.23

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rd_data_o[18]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input140/A (BUF_X4)
    39   95.46    0.05    0.06    0.50 ^ input140/Z (BUF_X4)
                                         net168 (net)
                  0.05    0.00    0.51 ^ cs_registers_i.u_dscratch0_csr.rd_data_o[18]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rd_data_o[18]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.19    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _22306_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _22306_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/CK (DFFR_X1)
     3    4.71    0.02    0.07    0.07 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/QN (DFFR_X1)
                                         _00091_ (net)
                  0.02    0.00    0.07 ^ _22458_/B2 (AOI21_X1)
     1    1.18    0.01    0.02    0.09 v _22458_/ZN (AOI21_X1)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s[1] (net)
                  0.01    0.00    0.09 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input140/A (BUF_X4)
    39   95.46    0.05    0.06    0.50 ^ input140/Z (BUF_X4)
                                         net168 (net)
                  0.05    0.00    0.51 ^ max_cap263/A (BUF_X4)
    55  134.85    0.07    0.10    0.60 ^ max_cap263/Z (BUF_X4)
                                         net291 (net)
                  0.07    0.01    0.61 ^ max_cap261/A (BUF_X4)
    73  181.24    0.10    0.11    0.72 ^ max_cap261/Z (BUF_X4)
                                         net289 (net)
                  0.10    0.03    0.75 ^ max_cap260/A (BUF_X4)
    80  181.23    0.09    0.10    0.86 ^ max_cap260/Z (BUF_X4)
                                         net288 (net)
                  0.10    0.04    0.90 ^ max_cap259/A (BUF_X4)
    81  178.72    0.10    0.12    1.02 ^ max_cap259/Z (BUF_X4)
                                         net287 (net)
                  0.10    0.01    1.03 ^ max_cap258/A (BUF_X4)
    70  149.28    0.08    0.10    1.13 ^ max_cap258/Z (BUF_X4)
                                         net286 (net)
                  0.08    0.02    1.15 ^ max_cap257/A (BUF_X4)
    85  181.93    0.10    0.13    1.28 ^ max_cap257/Z (BUF_X4)
                                         net285 (net)
                  0.10    0.01    1.29 ^ max_cap255/A (BUF_X4)
    84  176.93    0.09    0.11    1.40 ^ max_cap255/Z (BUF_X4)
                                         net283 (net)
                  0.10    0.03    1.44 ^ gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _22306_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _22306_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     2    5.41    0.02    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.09 ^ _22693_/A (BUF_X4)
     6   30.35    0.02    0.04    0.13 ^ _22693_/Z (BUF_X4)
                                         _10821_ (net)
                  0.02    0.00    0.13 ^ _22708_/A (BUF_X16)
     7   55.03    0.01    0.03    0.16 ^ _22708_/Z (BUF_X16)
                                         _10836_ (net)
                  0.01    0.00    0.16 ^ _22744_/A (BUF_X32)
     7   59.05    0.01    0.02    0.18 ^ _22744_/Z (BUF_X32)
                                         _10872_ (net)
                  0.01    0.01    0.19 ^ _22806_/A (BUF_X32)
     5   46.53    0.01    0.02    0.21 ^ _22806_/Z (BUF_X32)
                                         _10932_ (net)
                  0.01    0.01    0.22 ^ _24244_/A (BUF_X32)
     6   46.33    0.01    0.02    0.24 ^ _24244_/Z (BUF_X32)
                                         _12306_ (net)
                  0.01    0.01    0.24 ^ _24245_/A (BUF_X32)
     6   82.73    0.01    0.02    0.27 ^ _24245_/Z (BUF_X32)
                                         _12307_ (net)
                  0.01    0.01    0.27 ^ _24248_/A (BUF_X16)
    10   37.92    0.01    0.02    0.30 ^ _24248_/Z (BUF_X16)
                                         _12310_ (net)
                  0.01    0.00    0.30 ^ _24249_/A (BUF_X4)
    10   26.54    0.02    0.03    0.33 ^ _24249_/Z (BUF_X4)
                                         _12311_ (net)
                  0.02    0.00    0.33 ^ _24351_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.39 v _24351_/Z (MUX2_X1)
                                         _12410_ (net)
                  0.01    0.00    0.39 v _24353_/A (MUX2_X1)
     1    1.23    0.01    0.06    0.45 v _24353_/Z (MUX2_X1)
                                         _12412_ (net)
                  0.01    0.00    0.45 v _24354_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.51 v _24354_/Z (MUX2_X1)
                                         _12413_ (net)
                  0.01    0.00    0.51 v _24362_/A (MUX2_X2)
     1   10.83    0.01    0.06    0.57 v _24362_/Z (MUX2_X2)
                                         _12421_ (net)
                  0.01    0.00    0.57 v _24363_/B1 (AOI21_X4)
     8   29.70    0.05    0.06    0.63 ^ _24363_/ZN (AOI21_X4)
                                         _12422_ (net)
                  0.05    0.01    0.63 ^ _26727_/A1 (AND2_X1)
     1    6.27    0.02    0.05    0.69 ^ _26727_/ZN (AND2_X1)
                                         _03841_ (net)
                  0.02    0.00    0.69 ^ _26728_/A (AOI21_X4)
     8   16.66    0.02    0.02    0.70 v _26728_/ZN (AOI21_X4)
                                         _03842_ (net)
                  0.02    0.00    0.71 v _26729_/A (CLKBUF_X3)
    10   20.03    0.02    0.05    0.76 v _26729_/Z (CLKBUF_X3)
                                         _03843_ (net)
                  0.02    0.00    0.76 v _26745_/A2 (NOR2_X1)
     1    3.93    0.03    0.04    0.80 ^ _26745_/ZN (NOR2_X1)
                                         _14976_ (net)
                  0.03    0.00    0.80 ^ _30237_/A (FA_X1)
     1    1.91    0.02    0.09    0.89 v _30237_/S (FA_X1)
                                         _14980_ (net)
                  0.02    0.00    0.89 v _27233_/A (INV_X1)
     1    4.27    0.01    0.02    0.91 ^ _27233_/ZN (INV_X1)
                                         _14981_ (net)
                  0.01    0.00    0.91 ^ _30238_/A (FA_X1)
     1    1.67    0.01    0.09    1.00 v _30238_/S (FA_X1)
                                         _14983_ (net)
                  0.01    0.00    1.00 v _27454_/A (INV_X1)
     1    2.93    0.01    0.02    1.02 ^ _27454_/ZN (INV_X1)
                                         _14985_ (net)
                  0.01    0.00    1.02 ^ _30239_/CI (FA_X1)
     1    1.91    0.02    0.09    1.11 v _30239_/S (FA_X1)
                                         _14988_ (net)
                  0.02    0.00    1.11 v _27220_/A (INV_X1)
     1    2.92    0.01    0.02    1.13 ^ _27220_/ZN (INV_X1)
                                         _14989_ (net)
                  0.01    0.00    1.13 ^ _30240_/CI (FA_X1)
     1    4.11    0.02    0.09    1.22 v _30240_/S (FA_X1)
                                         _14991_ (net)
                  0.02    0.00    1.22 v _30241_/B (FA_X1)
     1    3.41    0.01    0.13    1.35 ^ _30241_/S (FA_X1)
                                         _14994_ (net)
                  0.01    0.00    1.35 ^ _27590_/A (INV_X2)
     1    3.67    0.01    0.01    1.36 v _27590_/ZN (INV_X2)
                                         _14997_ (net)
                  0.01    0.00    1.36 v _30242_/B (FA_X1)
     1    5.14    0.02    0.10    1.46 v _30242_/S (FA_X1)
                                         _14999_ (net)
                  0.02    0.00    1.46 v _30579_/B (HA_X1)
     4    9.47    0.02    0.07    1.53 v _30579_/S (HA_X1)
                                         _16139_ (net)
                  0.02    0.00    1.53 v _17692_/A1 (AND2_X1)
     3    5.71    0.01    0.04    1.57 v _17692_/ZN (AND2_X1)
                                         _07303_ (net)
                  0.01    0.00    1.57 v _17693_/B2 (AOI221_X2)
     1    3.32    0.04    0.08    1.65 ^ _17693_/ZN (AOI221_X2)
                                         _07304_ (net)
                  0.04    0.00    1.65 ^ _17695_/A (OAI21_X2)
     2    8.92    0.02    0.03    1.68 v _17695_/ZN (OAI21_X2)
                                         _07306_ (net)
                  0.02    0.00    1.68 v _17770_/B1 (OAI221_X2)
     3    8.88    0.05    0.07    1.75 ^ _17770_/ZN (OAI221_X2)
                                         _07379_ (net)
                  0.05    0.00    1.75 ^ _17874_/B1 (OAI21_X2)
     3    6.81    0.02    0.03    1.77 v _17874_/ZN (OAI21_X2)
                                         _07480_ (net)
                  0.02    0.00    1.77 v _17985_/B1 (OAI221_X2)
     2    5.69    0.04    0.06    1.83 ^ _17985_/ZN (OAI221_X2)
                                         _07587_ (net)
                  0.04    0.00    1.83 ^ _18057_/B1 (OAI21_X2)
     2    5.54    0.02    0.02    1.85 v _18057_/ZN (OAI21_X2)
                                         _07657_ (net)
                  0.02    0.00    1.85 v _18110_/B1 (OAI221_X2)
     3    6.86    0.04    0.06    1.91 ^ _18110_/ZN (OAI221_X2)
                                         _07708_ (net)
                  0.04    0.00    1.91 ^ _18270_/B1 (OAI21_X1)
     1    1.31    0.01    0.02    1.93 v _18270_/ZN (OAI21_X1)
                                         _07863_ (net)
                  0.01    0.00    1.93 v _18271_/A1 (OR2_X1)
     1    3.07    0.01    0.05    1.98 v _18271_/ZN (OR2_X1)
                                         _07864_ (net)
                  0.01    0.00    1.98 v _18272_/B2 (AOI21_X2)
     2    6.36    0.03    0.04    2.02 ^ _18272_/ZN (AOI21_X2)
                                         _07865_ (net)
                  0.03    0.00    2.02 ^ _18273_/A (XOR2_X2)
     1    3.58    0.02    0.05    2.07 ^ _18273_/Z (XOR2_X2)
                                         _07866_ (net)
                  0.02    0.00    2.07 ^ _18274_/B (MUX2_X1)
     2    7.93    0.02    0.06    2.13 ^ _18274_/Z (MUX2_X1)
                                         _07867_ (net)
                  0.02    0.00    2.13 ^ _18275_/B2 (AOI221_X2)
     1    5.07    0.02    0.03    2.16 v _18275_/ZN (AOI221_X2)
                                         _07868_ (net)
                  0.02    0.00    2.16 v _18293_/B2 (OAI33_X1)
     1    1.56    0.06    0.08    2.24 ^ _18293_/ZN (OAI33_X1)
                                         _07886_ (net)
                  0.06    0.00    2.24 ^ wire14/A (CLKBUF_X3)
     4   22.47    0.02    0.06    2.29 ^ wire14/Z (CLKBUF_X3)
                                         net34 (net)
                  0.02    0.01    2.30 ^ max_cap13/A (CLKBUF_X2)
     4    8.94    0.01    0.04    2.34 ^ max_cap13/Z (CLKBUF_X2)
                                         net33 (net)
                  0.01    0.00    2.34 ^ clone1/A (BUF_X2)
     5    9.93    0.01    0.03    2.37 ^ clone1/Z (BUF_X2)
                                         net1 (net)
                  0.01    0.00    2.37 ^ _18597_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.39 v _18597_/ZN (OAI21_X1)
                                         _01755_ (net)
                  0.01    0.00    2.39 v gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.39   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
     1    4.07    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ input140/A (BUF_X4)
    39   95.46    0.05    0.06    0.50 ^ input140/Z (BUF_X4)
                                         net168 (net)
                  0.05    0.00    0.51 ^ max_cap263/A (BUF_X4)
    55  134.85    0.07    0.10    0.60 ^ max_cap263/Z (BUF_X4)
                                         net291 (net)
                  0.07    0.01    0.61 ^ max_cap261/A (BUF_X4)
    73  181.24    0.10    0.11    0.72 ^ max_cap261/Z (BUF_X4)
                                         net289 (net)
                  0.10    0.03    0.75 ^ max_cap260/A (BUF_X4)
    80  181.23    0.09    0.10    0.86 ^ max_cap260/Z (BUF_X4)
                                         net288 (net)
                  0.10    0.04    0.90 ^ max_cap259/A (BUF_X4)
    81  178.72    0.10    0.12    1.02 ^ max_cap259/Z (BUF_X4)
                                         net287 (net)
                  0.10    0.01    1.03 ^ max_cap258/A (BUF_X4)
    70  149.28    0.08    0.10    1.13 ^ max_cap258/Z (BUF_X4)
                                         net286 (net)
                  0.08    0.02    1.15 ^ max_cap257/A (BUF_X4)
    85  181.93    0.10    0.13    1.28 ^ max_cap257/Z (BUF_X4)
                                         net285 (net)
                  0.10    0.01    1.29 ^ max_cap255/A (BUF_X4)
    84  176.93    0.09    0.11    1.40 ^ max_cap255/Z (BUF_X4)
                                         net283 (net)
                  0.10    0.03    1.44 ^ gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[848]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.11    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _22306_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _22306_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     2    5.41    0.02    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.09 ^ _22693_/A (BUF_X4)
     6   30.35    0.02    0.04    0.13 ^ _22693_/Z (BUF_X4)
                                         _10821_ (net)
                  0.02    0.00    0.13 ^ _22708_/A (BUF_X16)
     7   55.03    0.01    0.03    0.16 ^ _22708_/Z (BUF_X16)
                                         _10836_ (net)
                  0.01    0.00    0.16 ^ _22744_/A (BUF_X32)
     7   59.05    0.01    0.02    0.18 ^ _22744_/Z (BUF_X32)
                                         _10872_ (net)
                  0.01    0.01    0.19 ^ _22806_/A (BUF_X32)
     5   46.53    0.01    0.02    0.21 ^ _22806_/Z (BUF_X32)
                                         _10932_ (net)
                  0.01    0.01    0.22 ^ _24244_/A (BUF_X32)
     6   46.33    0.01    0.02    0.24 ^ _24244_/Z (BUF_X32)
                                         _12306_ (net)
                  0.01    0.01    0.24 ^ _24245_/A (BUF_X32)
     6   82.73    0.01    0.02    0.27 ^ _24245_/Z (BUF_X32)
                                         _12307_ (net)
                  0.01    0.01    0.27 ^ _24248_/A (BUF_X16)
    10   37.92    0.01    0.02    0.30 ^ _24248_/Z (BUF_X16)
                                         _12310_ (net)
                  0.01    0.00    0.30 ^ _24249_/A (BUF_X4)
    10   26.54    0.02    0.03    0.33 ^ _24249_/Z (BUF_X4)
                                         _12311_ (net)
                  0.02    0.00    0.33 ^ _24351_/S (MUX2_X1)
     1    1.13    0.01    0.06    0.39 v _24351_/Z (MUX2_X1)
                                         _12410_ (net)
                  0.01    0.00    0.39 v _24353_/A (MUX2_X1)
     1    1.23    0.01    0.06    0.45 v _24353_/Z (MUX2_X1)
                                         _12412_ (net)
                  0.01    0.00    0.45 v _24354_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.51 v _24354_/Z (MUX2_X1)
                                         _12413_ (net)
                  0.01    0.00    0.51 v _24362_/A (MUX2_X2)
     1   10.83    0.01    0.06    0.57 v _24362_/Z (MUX2_X2)
                                         _12421_ (net)
                  0.01    0.00    0.57 v _24363_/B1 (AOI21_X4)
     8   29.70    0.05    0.06    0.63 ^ _24363_/ZN (AOI21_X4)
                                         _12422_ (net)
                  0.05    0.01    0.63 ^ _26727_/A1 (AND2_X1)
     1    6.27    0.02    0.05    0.69 ^ _26727_/ZN (AND2_X1)
                                         _03841_ (net)
                  0.02    0.00    0.69 ^ _26728_/A (AOI21_X4)
     8   16.66    0.02    0.02    0.70 v _26728_/ZN (AOI21_X4)
                                         _03842_ (net)
                  0.02    0.00    0.71 v _26729_/A (CLKBUF_X3)
    10   20.03    0.02    0.05    0.76 v _26729_/Z (CLKBUF_X3)
                                         _03843_ (net)
                  0.02    0.00    0.76 v _26745_/A2 (NOR2_X1)
     1    3.93    0.03    0.04    0.80 ^ _26745_/ZN (NOR2_X1)
                                         _14976_ (net)
                  0.03    0.00    0.80 ^ _30237_/A (FA_X1)
     1    1.91    0.02    0.09    0.89 v _30237_/S (FA_X1)
                                         _14980_ (net)
                  0.02    0.00    0.89 v _27233_/A (INV_X1)
     1    4.27    0.01    0.02    0.91 ^ _27233_/ZN (INV_X1)
                                         _14981_ (net)
                  0.01    0.00    0.91 ^ _30238_/A (FA_X1)
     1    1.67    0.01    0.09    1.00 v _30238_/S (FA_X1)
                                         _14983_ (net)
                  0.01    0.00    1.00 v _27454_/A (INV_X1)
     1    2.93    0.01    0.02    1.02 ^ _27454_/ZN (INV_X1)
                                         _14985_ (net)
                  0.01    0.00    1.02 ^ _30239_/CI (FA_X1)
     1    1.91    0.02    0.09    1.11 v _30239_/S (FA_X1)
                                         _14988_ (net)
                  0.02    0.00    1.11 v _27220_/A (INV_X1)
     1    2.92    0.01    0.02    1.13 ^ _27220_/ZN (INV_X1)
                                         _14989_ (net)
                  0.01    0.00    1.13 ^ _30240_/CI (FA_X1)
     1    4.11    0.02    0.09    1.22 v _30240_/S (FA_X1)
                                         _14991_ (net)
                  0.02    0.00    1.22 v _30241_/B (FA_X1)
     1    3.41    0.01    0.13    1.35 ^ _30241_/S (FA_X1)
                                         _14994_ (net)
                  0.01    0.00    1.35 ^ _27590_/A (INV_X2)
     1    3.67    0.01    0.01    1.36 v _27590_/ZN (INV_X2)
                                         _14997_ (net)
                  0.01    0.00    1.36 v _30242_/B (FA_X1)
     1    5.14    0.02    0.10    1.46 v _30242_/S (FA_X1)
                                         _14999_ (net)
                  0.02    0.00    1.46 v _30579_/B (HA_X1)
     4    9.47    0.02    0.07    1.53 v _30579_/S (HA_X1)
                                         _16139_ (net)
                  0.02    0.00    1.53 v _17692_/A1 (AND2_X1)
     3    5.71    0.01    0.04    1.57 v _17692_/ZN (AND2_X1)
                                         _07303_ (net)
                  0.01    0.00    1.57 v _17693_/B2 (AOI221_X2)
     1    3.32    0.04    0.08    1.65 ^ _17693_/ZN (AOI221_X2)
                                         _07304_ (net)
                  0.04    0.00    1.65 ^ _17695_/A (OAI21_X2)
     2    8.92    0.02    0.03    1.68 v _17695_/ZN (OAI21_X2)
                                         _07306_ (net)
                  0.02    0.00    1.68 v _17770_/B1 (OAI221_X2)
     3    8.88    0.05    0.07    1.75 ^ _17770_/ZN (OAI221_X2)
                                         _07379_ (net)
                  0.05    0.00    1.75 ^ _17874_/B1 (OAI21_X2)
     3    6.81    0.02    0.03    1.77 v _17874_/ZN (OAI21_X2)
                                         _07480_ (net)
                  0.02    0.00    1.77 v _17985_/B1 (OAI221_X2)
     2    5.69    0.04    0.06    1.83 ^ _17985_/ZN (OAI221_X2)
                                         _07587_ (net)
                  0.04    0.00    1.83 ^ _18057_/B1 (OAI21_X2)
     2    5.54    0.02    0.02    1.85 v _18057_/ZN (OAI21_X2)
                                         _07657_ (net)
                  0.02    0.00    1.85 v _18110_/B1 (OAI221_X2)
     3    6.86    0.04    0.06    1.91 ^ _18110_/ZN (OAI221_X2)
                                         _07708_ (net)
                  0.04    0.00    1.91 ^ _18270_/B1 (OAI21_X1)
     1    1.31    0.01    0.02    1.93 v _18270_/ZN (OAI21_X1)
                                         _07863_ (net)
                  0.01    0.00    1.93 v _18271_/A1 (OR2_X1)
     1    3.07    0.01    0.05    1.98 v _18271_/ZN (OR2_X1)
                                         _07864_ (net)
                  0.01    0.00    1.98 v _18272_/B2 (AOI21_X2)
     2    6.36    0.03    0.04    2.02 ^ _18272_/ZN (AOI21_X2)
                                         _07865_ (net)
                  0.03    0.00    2.02 ^ _18273_/A (XOR2_X2)
     1    3.58    0.02    0.05    2.07 ^ _18273_/Z (XOR2_X2)
                                         _07866_ (net)
                  0.02    0.00    2.07 ^ _18274_/B (MUX2_X1)
     2    7.93    0.02    0.06    2.13 ^ _18274_/Z (MUX2_X1)
                                         _07867_ (net)
                  0.02    0.00    2.13 ^ _18275_/B2 (AOI221_X2)
     1    5.07    0.02    0.03    2.16 v _18275_/ZN (AOI221_X2)
                                         _07868_ (net)
                  0.02    0.00    2.16 v _18293_/B2 (OAI33_X1)
     1    1.56    0.06    0.08    2.24 ^ _18293_/ZN (OAI33_X1)
                                         _07886_ (net)
                  0.06    0.00    2.24 ^ wire14/A (CLKBUF_X3)
     4   22.47    0.02    0.06    2.29 ^ wire14/Z (CLKBUF_X3)
                                         net34 (net)
                  0.02    0.01    2.30 ^ max_cap13/A (CLKBUF_X2)
     4    8.94    0.01    0.04    2.34 ^ max_cap13/Z (CLKBUF_X2)
                                         net33 (net)
                  0.01    0.00    2.34 ^ clone1/A (BUF_X2)
     5    9.93    0.01    0.03    2.37 ^ clone1/Z (BUF_X2)
                                         net1 (net)
                  0.01    0.00    2.37 ^ _18597_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.39 v _18597_/ZN (OAI21_X1)
                                         _01755_ (net)
                  0.01    0.00    2.39 v gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.39   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07236916571855545

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3645

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.4495830535888672

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0392

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 437

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _22693_/Z (BUF_X4)
   0.03    0.16 ^ _22708_/Z (BUF_X16)
   0.02    0.18 ^ _22744_/Z (BUF_X32)
   0.03    0.21 ^ _22806_/Z (BUF_X32)
   0.03    0.24 ^ _24244_/Z (BUF_X32)
   0.03    0.27 ^ _24245_/Z (BUF_X32)
   0.03    0.30 ^ _24248_/Z (BUF_X16)
   0.03    0.33 ^ _24249_/Z (BUF_X4)
   0.06    0.39 v _24351_/Z (MUX2_X1)
   0.06    0.45 v _24353_/Z (MUX2_X1)
   0.06    0.51 v _24354_/Z (MUX2_X1)
   0.06    0.57 v _24362_/Z (MUX2_X2)
   0.06    0.63 ^ _24363_/ZN (AOI21_X4)
   0.06    0.69 ^ _26727_/ZN (AND2_X1)
   0.02    0.70 v _26728_/ZN (AOI21_X4)
   0.05    0.76 v _26729_/Z (CLKBUF_X3)
   0.04    0.80 ^ _26745_/ZN (NOR2_X1)
   0.09    0.89 v _30237_/S (FA_X1)
   0.02    0.91 ^ _27233_/ZN (INV_X1)
   0.09    1.00 v _30238_/S (FA_X1)
   0.02    1.02 ^ _27454_/ZN (INV_X1)
   0.09    1.11 v _30239_/S (FA_X1)
   0.02    1.13 ^ _27220_/ZN (INV_X1)
   0.09    1.22 v _30240_/S (FA_X1)
   0.13    1.35 ^ _30241_/S (FA_X1)
   0.01    1.36 v _27590_/ZN (INV_X2)
   0.10    1.46 v _30242_/S (FA_X1)
   0.07    1.53 v _30579_/S (HA_X1)
   0.04    1.57 v _17692_/ZN (AND2_X1)
   0.08    1.65 ^ _17693_/ZN (AOI221_X2)
   0.03    1.68 v _17695_/ZN (OAI21_X2)
   0.07    1.75 ^ _17770_/ZN (OAI221_X2)
   0.03    1.77 v _17874_/ZN (OAI21_X2)
   0.06    1.83 ^ _17985_/ZN (OAI221_X2)
   0.02    1.85 v _18057_/ZN (OAI21_X2)
   0.06    1.91 ^ _18110_/ZN (OAI221_X2)
   0.02    1.93 v _18270_/ZN (OAI21_X1)
   0.05    1.98 v _18271_/ZN (OR2_X1)
   0.04    2.02 ^ _18272_/ZN (AOI21_X2)
   0.05    2.07 ^ _18273_/Z (XOR2_X2)
   0.06    2.13 ^ _18274_/Z (MUX2_X1)
   0.03    2.16 v _18275_/ZN (AOI221_X2)
   0.08    2.24 ^ _18293_/ZN (OAI33_X1)
   0.06    2.29 ^ wire14/Z (CLKBUF_X3)
   0.05    2.34 ^ max_cap13/Z (CLKBUF_X2)
   0.03    2.37 ^ clone1/Z (BUF_X2)
   0.02    2.39 v _18597_/ZN (OAI21_X1)
   0.00    2.39 v gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/D (DFFR_X1)
           2.39   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg[191]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.39   data arrival time
---------------------------------------------------------
          -0.23   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/CK (DFFR_X1)
   0.07    0.07 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/QN (DFFR_X1)
   0.02    0.09 v _22458_/ZN (AOI21_X1)
   0.00    0.09 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.3894

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2301

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-9.630033

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   1.68e-03   1.64e-04   1.34e-02  13.1%
Combinational          4.13e-02   4.66e-02   6.09e-04   8.85e-02  86.5%
Clock                  1.64e-06   3.75e-04   2.97e-08   3.77e-04   0.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.28e-02   4.86e-02   7.72e-04   1.02e-01 100.0%
                          51.7%      47.6%       0.8%
