{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492685117052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492685117057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 18:45:16 2017 " "Processing started: Thu Apr 20 18:45:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492685117057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492685117057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map holastop -c holastop --generate_functional_sim_netlist " "Command: quartus_map holastop -c holastop --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492685117058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492685117230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neged.v 1 1 " "Found 1 design units, including 1 entities, in source file neged.v" { { "Info" "ISGN_ENTITY_NAME" "1 neged " "Found entity 1: neged" {  } { { "neged.v" "" { Text "/home/kmash/altera/projects/week4/holastop/neged.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file clk1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1sec " "Found entity 1: clk1sec" {  } { { "clk1sec.v" "" { Text "/home/kmash/altera/projects/week4/holastop/clk1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1mhz " "Found entity 1: clk1mhz" {  } { { "clk1mhz.v" "" { Text "/home/kmash/altera/projects/week4/holastop/clk1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4.v 1 1 " "Found 1 design units, including 1 entities, in source file decode4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode4 " "Found entity 1: decode4" {  } { { "decode4.v" "" { Text "/home/kmash/altera/projects/week4/holastop/decode4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shaketohell.v(8) " "Verilog HDL information at shaketohell.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "shaketohell.v" "" { Text "/home/kmash/altera/projects/week4/holastop/shaketohell.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492685117332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shaketohell.v 1 1 " "Found 1 design units, including 1 entities, in source file shaketohell.v" { { "Info" "ISGN_ENTITY_NAME" "1 shaketohell " "Found entity 1: shaketohell" {  } { { "shaketohell.v" "" { Text "/home/kmash/altera/projects/week4/holastop/shaketohell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492685117335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492685117335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492685117403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4 decode4:inst3 " "Elaborating entity \"decode4\" for hierarchy \"decode4:inst3\"" {  } { { "Block2.bdf" "inst3" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { { 104 792 936 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492685117412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neged neged:inst4 " "Elaborating entity \"neged\" for hierarchy \"neged:inst4\"" {  } { { "Block2.bdf" "inst4" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { { 104 600 760 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492685117424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shaketohell shaketohell:inst2 " "Elaborating entity \"shaketohell\" for hierarchy \"shaketohell:inst2\"" {  } { { "Block2.bdf" "inst2" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { { 232 408 560 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492685117427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 shaketohell.v(9) " "Verilog HDL assignment warning at shaketohell.v(9): truncated value with size 32 to match size of target (17)" {  } { { "shaketohell.v" "" { Text "/home/kmash/altera/projects/week4/holastop/shaketohell.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492685117428 "|Block2|shaketohell:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1mhz clk1mhz:inst " "Elaborating entity \"clk1mhz\" for hierarchy \"clk1mhz:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { { 232 224 376 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492685117434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1sec clk1sec:inst1 " "Elaborating entity \"clk1sec\" for hierarchy \"clk1sec:inst1\"" {  } { { "Block2.bdf" "inst1" { Schematic "/home/kmash/altera/projects/week4/holastop/Block2.bdf" { { 112 224 368 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492685117437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492685117521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 18:45:17 2017 " "Processing ended: Thu Apr 20 18:45:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492685117521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492685117521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492685117521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492685117521 ""}
