$date
	Wed Mar 21 23:05:40 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#8
0"
#12
1!
#16
1"
#24
0"
0!
#36
1"
1!
#44
0"
#48
0!
#52
1"
#60
0"
1!
#72
1"
0!
#80
0"
#84
1!
#88
1"
#96
0"
0!
#108
1"
1!
#116
0"
#120
0!
