=====
SETUP
6.544
4.347
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n_fsm_state_0_s10
3.063
3.633
rx/n_fsm_state_0_s8
3.777
4.347
rx/fsm_state_0_s0
4.347
=====
SETUP
6.553
4.338
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.823
n72_s8
2.828
3.345
n73_s7
3.768
4.338
state_rx_0_s3
4.338
=====
SETUP
6.574
4.317
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.823
n72_s8
2.828
3.345
n72_s10
3.768
4.317
state_rx_1_s5
4.317
=====
SETUP
6.586
4.305
10.891
clk_ibuf
0.000
0.683
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
0.926
1.158
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n178_s2
1.585
2.038
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n174_s2
2.056
2.611
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s4
2.868
3.438
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s3
3.612
4.161
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1
4.305
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_7_s0
4.224
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_8_s0
4.224
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_9_s0
4.224
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_10_s0
4.224
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_11_s0
4.224
=====
SETUP
6.666
4.224
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_12_s0
4.224
=====
SETUP
6.732
4.159
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_2_s0
0.926
1.158
tx/n453_s2
1.407
1.956
tx/n453_s1
2.129
2.684
tx/data_to_send_5_s3
3.101
3.428
tx/data_to_send_0_s1
4.159
=====
SETUP
6.732
4.159
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_2_s0
0.926
1.158
tx/n453_s2
1.407
1.956
tx/n453_s1
2.129
2.684
tx/data_to_send_5_s3
3.101
3.428
tx/data_to_send_1_s1
4.159
=====
SETUP
6.732
4.159
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_2_s0
0.926
1.158
tx/n453_s2
1.407
1.956
tx/n453_s1
2.129
2.684
tx/data_to_send_5_s3
3.101
3.428
tx/data_to_send_2_s1
4.159
=====
SETUP
6.732
4.159
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_2_s0
0.926
1.158
tx/n453_s2
1.407
1.956
tx/n453_s1
2.129
2.684
tx/data_to_send_5_s3
3.101
3.428
tx/data_to_send_3_s1
4.159
=====
SETUP
6.732
4.159
10.891
clk_ibuf
0.000
0.683
tx/cycle_counter_2_s0
0.926
1.158
tx/n453_s2
1.407
1.956
tx/n453_s1
2.129
2.684
tx/data_to_send_5_s3
3.101
3.428
tx/data_to_send_4_s1
4.159
=====
SETUP
6.844
4.047
10.891
clk_ibuf
0.000
0.683
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
0.926
1.158
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n178_s2
1.585
2.038
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n174_s2
2.056
2.611
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s4
2.868
3.438
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s3
3.441
3.903
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
4.047
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_1_s0
4.041
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_2_s0
4.041
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_3_s0
4.041
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_4_s0
4.041
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_5_s0
4.041
=====
SETUP
6.850
4.041
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_6_s0
4.041
=====
SETUP
6.857
4.033
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n476_s0
3.213
3.675
rx/cycle_counter_0_s1
4.033
=====
SETUP
6.917
3.974
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n93_s4
3.063
3.612
rx/bit_counter_1_s0
3.974
=====
SETUP
6.917
3.974
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_9_s0
0.926
1.158
rx/n93_s3
1.322
1.877
rx/n93_s2
2.274
2.791
rx/n93_s4
3.063
3.612
rx/bit_counter_2_s0
3.974
=====
HOLD
-0.432
1.530
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/n923_s1
1.186
1.530
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.530
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_15_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_6_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_3_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.077
1.186
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_20_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.186
=====
HOLD
0.201
1.309
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_3_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.309
=====
HOLD
0.201
1.309
1.109
clk_ibuf
0.000
0.675
rx/o_uart_rx_data_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.309
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_5_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_0_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.203
1.312
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_23_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.312
=====
HOLD
0.203
1.312
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_16_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.312
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_14_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_13_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_12_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_10_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_8_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_4_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_1_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_22_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_21_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_19_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_18_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_17_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
