# do MC68K.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:55 on Mar 01,2022
# vlog -work work MC68K.vo 
# -- Compiling module MC68K
# 
# Top level modules:
# 	MC68K
# End time: 23:27:56 on Mar 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:56 on Mar 01,2022
# vlog -work work Waveform68k-V15.0-DE1SoC.vwf.vt 
# -- Compiling module MC68K_vlg_vec_tst
# 
# Top level modules:
# 	MC68K_vlg_vec_tst
# End time: 23:27:56 on Mar 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.MC68K_vlg_vec_tst 
# Start time: 23:27:57 on Mar 01,2022
# Loading work.MC68K_vlg_vec_tst
# Loading work.MC68K
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_pll_refclk_select
# Loading cyclonev_ver.cyclonev_fractional_pll
# Loading cyclonev_ver.cyclonev_pll_reconfig
# Loading cyclonev_ver.cyclonev_pll_output_counter
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform68k-V15.0-DE1SoC.vwf.vt(109): [TFMPC] - Too few port connections. Expected 72, found 68.
#    Time: 0 ps  Iteration: 0  Instance: /MC68K_vlg_vec_tst/i1 File: MC68K.vo
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC.vwf.vt(109): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC.vwf.vt(109): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC.vwf.vt(109): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC.vwf.vt(109): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3017) MC68K.vo(10708): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) MC68K.vo(10708): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) MC68K.vo(10746): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) MC68K.vo(10746): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/<protected> File: nofile
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) MC68K.vo(12706): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /MC68K_vlg_vec_tst/i1/altera_internal_jtag File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) MC68K.vo(12706): [TFMPC] - Missing connection for port 'tdocore'.
# Loading altera_ver.PRIM_GDFF_HIGH
# ** Warning: Design size of 47483 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 3806560 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 8707330 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 13413335 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 18213660 ps
# Simulation time: 23080310 ps
# Simulation time: 23080310 ps
# Simulation time: 23080310 ps
# ** Note: $finish    : Waveform68k-V15.0-DE1SoC.vwf.vt(182)
#    Time: 25 us  Iteration: 0  Instance: /MC68K_vlg_vec_tst
# End time: 23:29:47 on Mar 01,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 23
