

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Nov 26 20:17:05 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_padding2d_fix16_fu_247       |padding2d_fix16       |    ?|    ?|    ?|    ?|   none  |
        |grp_depthwise_conv2d_fix_fu_256  |depthwise_conv2d_fix  |    ?|    ?|    ?|    ?|   none  |
        |grp_pointwise_conv2d_fix_fu_269  |pointwise_conv2d_fix  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      ?|      ?|         3|          -|          -|      ?|    no    |
        |- Loop 2  |  25088|  25088|         2|          -|          -|  12544|    no    |
        |- Loop 3  |  12545|  12545|         3|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      2|       0|    229|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|    1815|   2490|
|Memory           |       48|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    479|
|Register         |        -|      -|     272|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       48|     15|    2087|   3198|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       17|      6|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------+---------+-------+-----+------+
    |             Instance            |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+------------------------+---------+-------+-----+------+
    |grp_depthwise_conv2d_fix_fu_256  |depthwise_conv2d_fix    |        0|      5|  596|   733|
    |network_AXILiteS_s_axi_U         |network_AXILiteS_s_axi  |        0|      0|   68|   104|
    |grp_padding2d_fix16_fu_247       |padding2d_fix16         |        0|      2|  571|  1012|
    |grp_pointwise_conv2d_fix_fu_269  |pointwise_conv2d_fix    |        0|      5|  580|   641|
    +---------------------------------+------------------------+---------+-------+-----+------+
    |Total                            |                        |        0|     12| 1815|  2490|
    +---------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |network_mul_mul_16ns_16ns_32_1_1_U28  |network_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |MemBank_A_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U  |network_MemBank_Out  |       16|  0|   0|  12544|   16|     1|       200704|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                     |       48|  0|   0|  41344|   48|     3|       661504|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_40_fu_341_p2                       |     *    |      2|  0|  20|          32|           5|
    |i_3_fu_351_p2                          |     +    |      0|  0|  39|          32|           1|
    |i_4_fu_388_p2                          |     +    |      0|  0|  19|          14|           1|
    |i_5_fu_405_p2                          |     +    |      0|  0|  19|          14|           1|
    |ap_block_state13_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                        |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_41_fu_346_p2                       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_43_fu_382_p2                       |   icmp   |      0|  0|  13|          14|          13|
    |tmp_45_fu_399_p2                       |   icmp   |      0|  0|  13|          14|          13|
    |tmp_last_V_fu_422_p2                   |   icmp   |      0|  0|  13|          14|          13|
    |tmp_user_V_fu_416_p2                   |   icmp   |      0|  0|  13|          14|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      2|  0| 229|         204|         100|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |MemBank_A_address0               |  27|          5|   14|         70|
    |MemBank_A_ce0                    |  27|          5|    1|          5|
    |MemBank_A_d0                     |  15|          3|   16|         48|
    |MemBank_A_we0                    |  15|          3|    1|          3|
    |MemBank_B_address0               |  27|          5|   14|         70|
    |MemBank_B_ce0                    |  27|          5|    1|          5|
    |MemBank_B_d0                     |  15|          3|   16|         48|
    |MemBank_B_we0                    |  15|          3|    1|          3|
    |MemBank_Out_address0             |  15|          3|   14|         42|
    |ap_NS_fsm                        |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |i1_reg_225                       |   9|          2|   14|         28|
    |i2_reg_236                       |   9|          2|   14|         28|
    |i_reg_214                        |   9|          2|   32|         64|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 479|         99|  195|        559|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Padding2D_0_depth                             |   0|   0|   16|         16|
    |Padding2D_0_height                            |   0|   0|   16|         16|
    |Padding2D_0_width                             |   0|   0|   16|         16|
    |SeparableConv2D_0_de                          |   0|   0|   16|         16|
    |SeparableConv2D_0_he                          |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                          |   0|   0|   16|         16|
    |ap_CS_fsm                                     |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_247_ap_start_reg       |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_269_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_225                                    |  14|   0|   14|          0|
    |i2_reg_236                                    |  14|   0|   14|          0|
    |i_4_reg_486                                   |  14|   0|   14|          0|
    |i_reg_214                                     |  32|   0|   32|          0|
    |input_0_depth                                 |   0|   0|   16|         16|
    |input_0_height                                |   0|   0|   16|         16|
    |input_0_width                                 |   0|   0|   16|         16|
    |input_data_V_data_V_0_payload_A               |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B               |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                   |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A              |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B              |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                  |   2|   0|    2|          0|
    |reg_299                                       |   0|   0|   16|         16|
    |reg_305                                       |   0|   0|   16|         16|
    |reg_311                                       |   0|   0|   16|         16|
    |tmp1_reg_444                                  |  32|   0|   32|          0|
    |tmp_40_reg_454                                |  30|   0|   32|          2|
    |tmp_44_reg_491                                |  14|   0|   64|         50|
    |tmp_45_reg_501                                |   1|   0|    1|          0|
    |tmp_45_reg_501_pp0_iter1_reg                  |   1|   0|    1|          0|
    |tmp_last_V_reg_515                            |   1|   0|    1|          0|
    |tmp_user_V_reg_510                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 272|   0|  516|        244|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

