min_power1 : 2
max_power1 : 100
min_power2 : 40
max_power2 : 100
min_tanh_factor : 6 # k when the nonlinearity is ktanh(x/k)
max_tanh_factor : 10 # k when the nonlinearity is ktanh(x/k)
min_tanh_factor_2 : 4 # k when the nonlinearity is ktanh(x/k) for User 2
max_tanh_factor_2 : 5 # k when the nonlinearity is ktanh(x/k) for User 2
min_int_ratio : 1
max_int_ratio : 4
change : 'pw1' # pw1: change the power1, pw2: change the power2, k: change the tanh factor, a:int_ratio # Not changed one is minimum
sigma_11 : 1 
sigma_12 : 1
sigma_21 : 1
sigma_22 : 1
min_samples: 100 # minimum number of samples to represent alphabets - to update delta if the sample number is lower than this
cons_type : 1 # 0:peak power, 1:average power, 2:first moment
n_change : 10 # number of SNRs
nonlinearity : 3 # 0:linear, 1:nonlinear C1 (sgn(X)sqrt(abs(X))), 2: nonlinear C2 (sgn(X)abs(X)^{0.9}), 3:nonlinear tanh(X), 4:nonlinear x4: x/(1 + x^4)^1/4 # 5: nonlinear clip
clipping_limit_x : 3 # the limit for the clipping if nonlinear is clip (5)
clipping_limit_y : 3 # the limit for the clipping if nonlinear is clip (5)
output_dir : 'Res-Int-H' # file name to save the results
regime : 3 # 1: first regime phi(X)+N , 2: second regime phi(IX+N), 3: third regime phi(X+Z_1)+Z_2
stop_sd : 4 # the length of the sigma, alphabet_x, pdf_x, powerl is taken as stop_sd*sigma extra while calculating the alphabet
gd_active : True
epsilon : 0.000005 #convergence criteria
lr : [0.0001] # learning rate
max_iter : 10000 # maximum number of iterations
n_lmbd : 10  # number of lambdas  - when x2 not fixed
x2_fixed : True # if True, px2 is fixed and px1 is updated
x2_type : 1 # 0: Gaussian, 1: Optimized
gd_nostop_cond : False # if True, the gd will not stop until max_iter
complex : False # if True, the complex alphabet is used
complex : False # if True, the complex alphabet is used
# New params for the hardware integration
hardware_params_active : True # hardware parameters are active for the nonlinearity
noise_figure1 : 4.53 # dB noise figure of the first amplifier
noise_figure2 : 15 # dB noise figure of the remaining circuits
gain : 15.83 # dB gain of the LNA
iip3 : -6.3 # dBm IIP3 of the LNA
bandwidth : 500000000 # Hz bandwidth of the signal
snr_range : 30
SNR_min_dB : -5 #-170 -> This makes sense for Regime 1
bits : 5 # bits of the ADC !! Currently not active
ADC : False
hd_change : 'pw1' # pw1: change the power1, pw2: change the power2, a:int_ratio # Not changed one is minimum
snr_not_change : 25 #-160-> This makes sense for Regime 1
gain_later : True