# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../02_3.add6_sub6.srcs/sources_1/new/add6_sub6.v" \
"../../../../02_3.add6_sub6.srcs/sources_1/imports/new/full_adder.v" \
"../../../../02_3.add6_sub6.srcs/sources_1/imports/new/hadder.v" \
"../../../../02_3.add6_sub6.srcs/sources_1/new/xor_gate.v" \
"../../../../02_3.add6_sub6.srcs/sim_1/new/tb_add6_sub6.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
