Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/wei/Software/Vivado/install/Vivado/2018.3/patches/AR71948/vivado/bin/unwrapped/lnx64.o/xelab -wto 9e2ae4b569da41bcb3d78932ea3aa3da --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_18 -L axis_switch_v1_1_18 -L xil_defaultlib -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_AXI_Stream_Switch_behav xil_defaultlib.sim_AXI_Stream_Switch xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's1_axis_tdata' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's1_axis_tkeep' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_axis_tready' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/AXI_Stream_Switch/AXI_Stream_Switch.srcs/sim_1/new/sim_AXI_Stream_Switch.v:177]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.FIFO_for_AXIS
Compiling module xil_defaultlib.FIFO_for_AXIS_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_decode...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_arb_re...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_mux_e...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_mux_e...
Compiling module axis_register_slice_v1_1_18.axis_register_slice_v1_1_18_axis...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axisc_transf...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_dynamic_prio...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_dynamic_prio...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_arb_rr(C_FAM...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axis_switch_...
Compiling module axis_switch_v1_1_18.axis_switch_v1_1_18_axis_switch(...
Compiling module xil_defaultlib.axis_switch_0
Compiling module xil_defaultlib.AXI_Stream_Switch
Compiling module xil_defaultlib.sim_AXI_Stream_Switch
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_AXI_Stream_Switch_behav
