Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id C45BD5FA0F4
	for <lists+qemu-devel@lfdr.de>; Mon, 10 Oct 2022 17:12:42 +0200 (CEST)
Received: from localhost ([::1]:42518 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1ohuSN-0007Ml-Je
	for lists+qemu-devel@lfdr.de; Mon, 10 Oct 2022 11:12:39 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:46992)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <liweiwei@iscas.ac.cn>)
 id 1ohtyT-00087n-JE; Mon, 10 Oct 2022 10:41:45 -0400
Received: from smtp84.cstnet.cn ([159.226.251.84]:36572 helo=cstnet.cn)
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <liweiwei@iscas.ac.cn>)
 id 1ohtyP-0007eq-PL; Mon, 10 Oct 2022 10:41:45 -0400
Received: from [192.168.124.8] (unknown [139.227.114.201])
 by APP-05 (Coremail) with SMTP id zQCowAAnGHUVL0RjJiYmBA--.6343S2;
 Mon, 10 Oct 2022 22:41:27 +0800 (CST)
Content-Type: multipart/alternative;
 boundary="------------xqIUx69n00BN0kw9IuxY4YNo"
Message-ID: <9c30ea29-324e-55a8-363e-b174e5d38ab5@iscas.ac.cn>
Date: Mon, 10 Oct 2022 22:41:25 +0800
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.2.2
Subject: Re: [PATCH v10 4/5] target/riscv: smstateen check for fcsr
Content-Language: en-US
To: mchitale@ventanamicro.com, weiwei <liweiwei@iscas.ac.cn>,
 qemu-devel@nongnu.org, qemu-riscv@nongnu.org
Cc: alistair.francis@wdc.com
References: <20221003114718.30659-1-mchitale@ventanamicro.com>
 <20221003114718.30659-5-mchitale@ventanamicro.com>
 <404205f5-9626-23b3-d388-b2288293c7d1@iscas.ac.cn>
 <d7c8fc4fc255a23850d78da6c937e57e85ce09c7.camel@ventanamicro.com>
 <b719c988-6990-419a-7ca4-cb4e73ccc27d@iscas.ac.cn>
 <d71922fec571b4aca2266de29eb4b8e4be9769c7.camel@ventanamicro.com>
From: weiwei <liweiwei@iscas.ac.cn>
In-Reply-To: <d71922fec571b4aca2266de29eb4b8e4be9769c7.camel@ventanamicro.com>
X-CM-TRANSID: zQCowAAnGHUVL0RjJiYmBA--.6343S2
X-Coremail-Antispam: 1UD129KBjvJXoW3Xr1DCFy8Gw18Zr1DZw43Wrg_yoWxJw4Dpr
 s5CFy3C3s5GryIvan3JFn8AFnxJws7GrZ7t3Z7tw4kta9rGrZ0qFs7try2grn8XFykXr1a
 vayYvF98ur47ZFDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2
 9KBjDU0xBIdaVrnRJUUUkq14x267AKxVWUJVW8JwAFc2x0x2IEx4CE42xK8VAvwI8IcIk0
 rVWrJVCq3wAFIxvE14AKwVWUJVWUGwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xGY2AK02
 1l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14v26r1j
 6r4UM28EF7xvwVC2z280aVAFwI0_Cr1j6rxdM28EF7xvwVC2z280aVCY1x0267AKxVW0oV
 Cq3wAS0I0E0xvYzxvE52x082IY62kv0487McIj6xIIjxv20xvE14v26r1j6r18McIj6I8E
 87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41lF7I21c0EjI
 I2zVCS5cI20VAGYxC7Mx8GjcxK6IxK0xIIj40E5I8CrwCYjI0SjxkI62AI1cAE67vIY487
 MxAIw28IcxkI7VAKI48JMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr
 I_JrWlx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x0E
 wIxGrwCI42IY6xIIjxv20xvE14v26r1j6r1xMIIF0xvE2Ix0cI8IcVCY1x0267AKxVWUJV
 W8JwCI42IY6xAIw20EY4v20xvaj40_Jr0_JF4lIxAIcVC2z280aVAFwI0_Jr0_Gr1lIxAI
 cVC2z280aVCY1x0267AKxVW8JVW8JrUvcSsGvfC2KfnxnUUI43ZEXa7VUb_gA7UUUUU==
X-Originating-IP: [139.227.114.201]
X-CM-SenderInfo: 5olzvxxzhlqxpvfd2hldfou0/
Received-SPF: pass client-ip=159.226.251.84; envelope-from=liweiwei@iscas.ac.cn;
 helo=cstnet.cn
X-Spam_score_int: -38
X-Spam_score: -3.9
X-Spam_bar: ---
X-Spam_report: (-3.9 / 5.0 requ) BAYES_00=-1.9, HTML_MESSAGE=0.001,
 NICE_REPLY_A=-2.007, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

This is a multi-part message in MIME format.
--------------xqIUx69n00BN0kw9IuxY4YNo
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit


On 2022/10/7 01:06, mchitale@ventanamicro.com wrote:
> On Tue, 2022-10-04 at 21:23 +0800, weiwei wrote:
>>
>>
>> On 2022/10/4 14:51, mchitale@ventanamicro.com wrote:
>>> On Mon, 2022-10-03 at 21:02 +0800, weiwei wrote:
>>>> On 2022/10/3 19:47, Mayuresh Chitale wrote:
>>>>> If smstateen is implemented and sstateen0.fcsr is clear then the
>>>>> floating point
>>>>> operations must return illegal instruction exception or virtual
>>>>> instruction
>>>>> trap, if relevant.
>>>>> Signed-off-by: Mayuresh Chitale
>>>>> <mchitale@ventanamicro.com>
>>>>> ---
>>>>>    target/riscv/csr.c                        | 23 ++++++++++++
>>>>>    target/riscv/insn_trans/trans_rvf.c.inc   | 43
>>>>> +++++++++++++++++++++--
>>>>>    target/riscv/insn_trans/trans_rvzfh.c.inc | 12 +++++++
>>>>>    3 files changed, 75 insertions(+), 3 deletions(-)
>>>>> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>>>>> index 71236f2b5d..8b25f885ec 100644
>>>>> --- a/target/riscv/csr.c
>>>>> +++ b/target/riscv/csr.c
>>>>> @@ -84,6 +84,10 @@ static RISCVException fs(CPURISCVState *env, int
>>>>> csrno)
>>>>>            !RISCV_CPU(env_cpu(env))->cfg.ext_zfinx) {
>>>>>            return RISCV_EXCP_ILLEGAL_INST;
>>>>>        }
>>>>> +
>>>>> +    if (!env->debugger && !riscv_cpu_fp_enabled(env)) {
>>>>> +        return smstateen_acc_ok(env, 0, SMSTATEEN0_FCSR);
>>>>> +    }
>>>>>    #endif
>>>>>        return RISCV_EXCP_NONE;
>>>>>    }
>>>>> @@ -2023,6 +2027,9 @@ static RISCVException
>>>>> write_mstateen0(CPURISCVState *env, int csrno,
>>>>>                                          target_ulong new_val)
>>>>>    {
>>>>>        uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;
>>>>> +    if (!riscv_has_ext(env, RVF)) {
>>>>> +        wr_mask |= SMSTATEEN0_FCSR;
>>>>> +    }
>>>>>    
>>>>>        return write_mstateen(env, csrno, wr_mask, new_val);
>>>>>    }
>>>>> @@ -2059,6 +2066,10 @@ static RISCVException
>>>>> write_mstateen0h(CPURISCVState *env, int csrno,
>>>>>    {
>>>>>        uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;
>>>>>    
>>>>> +    if (!riscv_has_ext(env, RVF)) {
>>>>> +        wr_mask |= SMSTATEEN0_FCSR;
>>>>> +    }
>>>>> +
>>>>>        return write_mstateenh(env, csrno, wr_mask, new_val);
>>>>>    }
>>>>>    
>>>>> @@ -2096,6 +2107,10 @@ static RISCVException
>>>>> write_hstateen0(CPURISCVState *env, int csrno,
>>>>>    {
>>>>>        uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;
>>>>>    
>>>>> +    if (!riscv_has_ext(env, RVF)) {
>>>>> +        wr_mask |= SMSTATEEN0_FCSR;
>>>>> +    }
>>>>> +
>>>>>        return write_hstateen(env, csrno, wr_mask, new_val);
>>>>>    }
>>>>>    
>>>>> @@ -2135,6 +2150,10 @@ static RISCVException
>>>>> write_hstateen0h(CPURISCVState *env, int csrno,
>>>>>    {
>>>>>        uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;
>>>>>    
>>>>> +    if (!riscv_has_ext(env, RVF)) {
>>>>> +        wr_mask |= SMSTATEEN0_FCSR;
>>>>> +    }
>>>>> +
>>>>>        return write_hstateenh(env, csrno, wr_mask, new_val);
>>>>>    }
>>>>>    
>>>>> @@ -2182,6 +2201,10 @@ static RISCVException
>>>>> write_sstateen0(CPURISCVState *env, int csrno,
>>>>>    {
>>>>>        uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;
>>>>>    
>>>>> +    if (!riscv_has_ext(env, RVF)) {
>>>>> +        wr_mask |= SMSTATEEN0_FCSR;
>>>>> +    }
>>>>> +
>>>>>        return write_sstateen(env, csrno, wr_mask, new_val);
>>>>>    }
>>>>>    
>>>>> diff --git a/target/riscv/insn_trans/trans_rvf.c.inc
>>>>> b/target/riscv/insn_trans/trans_rvf.c.inc
>>>>> index a1d3eb52ad..93657680c6 100644
>>>>> --- a/target/riscv/insn_trans/trans_rvf.c.inc
>>>>> +++ b/target/riscv/insn_trans/trans_rvf.c.inc
>>>>> @@ -24,9 +24,46 @@
>>>>>                return false; \
>>>>>    } while (0)
>>>>>    
>>>>> -#define REQUIRE_ZFINX_OR_F(ctx) do {\
>>>>> -    if (!ctx->cfg_ptr->ext_zfinx) { \
>>>>> -        REQUIRE_EXT(ctx, RVF); \
>>>>> +#ifndef CONFIG_USER_ONLY
>>>>> +static inline bool smstateen_fcsr_check(DisasContext *ctx, int
>>>>> index)
>>>>> +{
>>>>> +    CPUState *cpu = ctx->cs;
>>>>> +    CPURISCVState *env = cpu->env_ptr;
>>>>> +    uint64_t stateen = env->mstateen[index];
>>>>> +
>>>>> +    if (!ctx->cfg_ptr->ext_smstateen || env->priv == PRV_M) {
>>>>> +        return true;
>>>>> +    }
>>>>> +
>>>>> +    if (ctx->virt_enabled) {
>>>>> +        stateen &= env->hstateen[index];
>>>>> +    }
>>>>> +
>>>>> +    if (env->priv == PRV_U && has_ext(ctx, RVS)) {
>>>>> +        stateen &= env->sstateen[index];
>>>>> +    }
>>>>> +
>>>>> +    if (!(stateen & SMSTATEEN0_FCSR)) {
>>>>> +        if (ctx->virt_enabled) {
>>>>> +            ctx->virt_inst_excp = true;
>>>>> +        }
>>>> Are there any considerations for adding  virt_inst_excp instead of
>>>> directly
>>>> "generate_exception(ctx, RISCV_EXCP_VIRT_INSTRUCTION_FAULT)" here?
>>>> Regards,
>>>> Weiwei Li
>>> I had considered it but I think this is a simpler approach as the rest
>>> of the code path stays the same as generating an illegal instruction
>>> exception, for e.g setting the bins value (tval).
>>
>> OK,Â  we did need to set bins value for virt instruction exception. 
>> However I prefer directly call a
>>
>> new gen_exception_virt function(similar togen_exception_illegal) here.
>>
>>>   Also we need to
>>> return true from all the caller trans_* functions even if the smstateen
>>> check has failed.
>>
>> False is returned when smstateen check fails currently.
>>
> Yes, however if we make this change then should return true if the 
> check fails so that the decode_opc doesnt fall through and generate 
> another exception. It can be done but it would be contrary to the 
> general convention.

OK.Â  Acceptable to me.

Reviewed-by: Weiwei Li <liweiwei@iscas.ac.cn>

Regards,

Weiwei Li

>> Regards,
>>
>> Weiwei Li
>>
>>>>> +        return false;
>>>>> +    }
>>>>> +
>>>>> +    return true;
>>>>> +}
>>>>> +#else
>>>>> +#define smstateen_fcsr_check(ctx, index) (true)
>>>>> +#endif
>>>>> +
>>>>> +#define REQUIRE_ZFINX_OR_F(ctx) do { \
>>>>> +    if (!has_ext(ctx, RVF)) { \
>>>>> +        if (!ctx->cfg_ptr->ext_zfinx) { \
>>>>> +            return false; \
>>>>> +        } \
>>>>> +        if (!smstateen_fcsr_check(ctx, 0)) { \
>>>>> +            return false; \
>>>>> +        } \
>>>>>        } \
>>>>>    } while (0)
>>>>>    
>>>>> diff --git a/target/riscv/insn_trans/trans_rvzfh.c.inc
>>>>> b/target/riscv/insn_trans/trans_rvzfh.c.inc
>>>>> index 5d07150cd0..6c2e338c0a 100644
>>>>> --- a/target/riscv/insn_trans/trans_rvzfh.c.inc
>>>>> +++ b/target/riscv/insn_trans/trans_rvzfh.c.inc
>>>>> @@ -20,18 +20,27 @@
>>>>>        if (!ctx->cfg_ptr->ext_zfh) {      \
>>>>>            return false;         \
>>>>>        }                         \
>>>>> +    if (!smstateen_fcsr_check(ctx, 0)) { \
>>>>> +        return false; \
>>>>> +    } \
>>>>>    } while (0)
>>>>>    
>>>>>    #define REQUIRE_ZHINX_OR_ZFH(ctx) do { \
>>>>>        if (!ctx->cfg_ptr->ext_zhinx && !ctx->cfg_ptr->ext_zfh) { \
>>>>>            return false;                  \
>>>>>        }                                  \
>>>>> +    if (!smstateen_fcsr_check(ctx, 0)) { \
>>>>> +        return false; \
>>>>> +    } \
>>>>>    } while (0)
>>>>>    
>>>>>    #define REQUIRE_ZFH_OR_ZFHMIN(ctx) do {       \
>>>>>        if (!(ctx->cfg_ptr->ext_zfh || ctx->cfg_ptr->ext_zfhmin)) { \
>>>>>            return false;                         \
>>>>>        }                                         \
>>>>> +    if (!smstateen_fcsr_check(ctx, 0)) { \
>>>>> +        return false; \
>>>>> +    } \
>>>>>    } while (0)
>>>>>    
>>>>>    #define REQUIRE_ZFH_OR_ZFHMIN_OR_ZHINX_OR_ZHINXMIN(ctx) do { \
>>>>> @@ -39,6 +48,9 @@
>>>>>              ctx->cfg_ptr->ext_zhinx || ctx->cfg_ptr->ext_zhinxmin))
>>>>> {     \
>>>>>            return false;                                        \
>>>>>        }                                                        \
>>>>> +    if (!smstateen_fcsr_check(ctx, 0)) { \
>>>>> +        return false; \
>>>>> +    } \
>>>>>    } while (0)
>>>>>    
>>>>>    static bool trans_flh(DisasContext *ctx, arg_flh *a)
--------------xqIUx69n00BN0kw9IuxY4YNo
Content-Type: text/html; charset=UTF-8
Content-Transfer-Encoding: 8bit

<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  </head>
  <body>
    <p><br>
    </p>
    <div class="moz-cite-prefix">On 2022/10/7 01:06,
      <a class="moz-txt-link-abbreviated" href="mailto:mchitale@ventanamicro.com">mchitale@ventanamicro.com</a> wrote:<br>
    </div>
    <blockquote type="cite"
cite="mid:d71922fec571b4aca2266de29eb4b8e4be9769c7.camel@ventanamicro.com">
      <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
      <div>On Tue, 2022-10-04 at 21:23 +0800, weiwei wrote:</div>
      <blockquote type="cite" style="margin:0 0 0 .8ex; border-left:2px
        #729fcf solid;padding-left:1ex">
        <p><br>
        </p>
        <div class="moz-cite-prefix">On 2022/10/4 14:51, <a
            class="moz-txt-link-abbreviated moz-txt-link-freetext"
            href="mailto:mchitale@ventanamicro.com"
            moz-do-not-send="true">mchitale@ventanamicro.com</a> wrote:<br>
        </div>
        <blockquote type="cite"
cite="mid:d7c8fc4fc255a23850d78da6c937e57e85ce09c7.camel@ventanamicro.com"
          style="margin:0 0 0 .8ex; border-left:2px #729fcf
          solid;padding-left:1ex">
          <pre>On Mon, 2022-10-03 at 21:02 +0800, weiwei wrote:</pre>
          <blockquote type="cite" style="margin:0 0 0 .8ex;
            border-left:2px #729fcf solid;padding-left:1ex">
            <pre>On 2022/10/3 19:47, Mayuresh Chitale wrote:</pre>
            <blockquote type="cite" style="margin:0 0 0 .8ex;
              border-left:2px #729fcf solid;padding-left:1ex">
              <pre>If smstateen is implemented and sstateen0.fcsr is clear then the</pre>
              <pre>floating point</pre>
              <pre>operations must return illegal instruction exception or virtual</pre>
              <pre>instruction</pre>
              <pre>trap, if relevant.</pre>
              <pre>
</pre>
              <pre>Signed-off-by: Mayuresh Chitale </pre>
              <a class="moz-txt-link-rfc2396E"
                href="mailto:mchitale@ventanamicro.com"
                moz-do-not-send="true">
                <pre>&lt;mchitale@ventanamicro.com&gt;</pre>
              </a>
              <pre>
</pre>
              <pre>---</pre>
              <pre>  target/riscv/csr.c                        | 23 ++++++++++++</pre>
              <pre>  target/riscv/insn_trans/trans_rvf.c.inc   | 43</pre>
              <pre>+++++++++++++++++++++--</pre>
              <pre>  target/riscv/insn_trans/trans_rvzfh.c.inc | 12 +++++++</pre>
              <pre>  3 files changed, 75 insertions(+), 3 deletions(-)</pre>
              <pre>
</pre>
              <pre>diff --git a/target/riscv/csr.c b/target/riscv/csr.c</pre>
              <pre>index 71236f2b5d..8b25f885ec 100644</pre>
              <pre>--- a/target/riscv/csr.c</pre>
              <pre>+++ b/target/riscv/csr.c</pre>
              <pre>@@ -84,6 +84,10 @@ static RISCVException fs(CPURISCVState *env, int</pre>
              <pre>csrno)</pre>
              <pre>          !RISCV_CPU(env_cpu(env))-&gt;cfg.ext_zfinx) {</pre>
              <pre>          return RISCV_EXCP_ILLEGAL_INST;</pre>
              <pre>      }</pre>
              <pre>+</pre>
              <pre>+    if (!env-&gt;debugger &amp;&amp; !riscv_cpu_fp_enabled(env)) {</pre>
              <pre>+        return smstateen_acc_ok(env, 0, SMSTATEEN0_FCSR);</pre>
              <pre>+    }</pre>
              <pre>  #endif</pre>
              <pre>      return RISCV_EXCP_NONE;</pre>
              <pre>  }</pre>
              <pre>@@ -2023,6 +2027,9 @@ static RISCVException</pre>
              <pre>write_mstateen0(CPURISCVState *env, int csrno,</pre>
              <pre>                                        target_ulong new_val)</pre>
              <pre>  {</pre>
              <pre>      uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;</pre>
              <pre>+    if (!riscv_has_ext(env, RVF)) {</pre>
              <pre>+        wr_mask |= SMSTATEEN0_FCSR;</pre>
              <pre>+    }</pre>
              <pre>  </pre>
              <pre>      return write_mstateen(env, csrno, wr_mask, new_val);</pre>
              <pre>  }</pre>
              <pre>@@ -2059,6 +2066,10 @@ static RISCVException</pre>
              <pre>write_mstateen0h(CPURISCVState *env, int csrno,</pre>
              <pre>  {</pre>
              <pre>      uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;</pre>
              <pre>  </pre>
              <pre>+    if (!riscv_has_ext(env, RVF)) {</pre>
              <pre>+        wr_mask |= SMSTATEEN0_FCSR;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>      return write_mstateenh(env, csrno, wr_mask, new_val);</pre>
              <pre>  }</pre>
              <pre>  </pre>
              <pre>@@ -2096,6 +2107,10 @@ static RISCVException</pre>
              <pre>write_hstateen0(CPURISCVState *env, int csrno,</pre>
              <pre>  {</pre>
              <pre>      uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;</pre>
              <pre>  </pre>
              <pre>+    if (!riscv_has_ext(env, RVF)) {</pre>
              <pre>+        wr_mask |= SMSTATEEN0_FCSR;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>      return write_hstateen(env, csrno, wr_mask, new_val);</pre>
              <pre>  }</pre>
              <pre>  </pre>
              <pre>@@ -2135,6 +2150,10 @@ static RISCVException</pre>
              <pre>write_hstateen0h(CPURISCVState *env, int csrno,</pre>
              <pre>  {</pre>
              <pre>      uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;</pre>
              <pre>  </pre>
              <pre>+    if (!riscv_has_ext(env, RVF)) {</pre>
              <pre>+        wr_mask |= SMSTATEEN0_FCSR;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>      return write_hstateenh(env, csrno, wr_mask, new_val);</pre>
              <pre>  }</pre>
              <pre>  </pre>
              <pre>@@ -2182,6 +2201,10 @@ static RISCVException</pre>
              <pre>write_sstateen0(CPURISCVState *env, int csrno,</pre>
              <pre>  {</pre>
              <pre>      uint64_t wr_mask = SMSTATEEN_STATEEN | SMSTATEEN0_HSENVCFG;</pre>
              <pre>  </pre>
              <pre>+    if (!riscv_has_ext(env, RVF)) {</pre>
              <pre>+        wr_mask |= SMSTATEEN0_FCSR;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>      return write_sstateen(env, csrno, wr_mask, new_val);</pre>
              <pre>  }</pre>
              <pre>  </pre>
              <pre>diff --git a/target/riscv/insn_trans/trans_rvf.c.inc</pre>
              <pre>b/target/riscv/insn_trans/trans_rvf.c.inc</pre>
              <pre>index a1d3eb52ad..93657680c6 100644</pre>
              <pre>--- a/target/riscv/insn_trans/trans_rvf.c.inc</pre>
              <pre>+++ b/target/riscv/insn_trans/trans_rvf.c.inc</pre>
              <pre>@@ -24,9 +24,46 @@</pre>
              <pre>              return false; \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>-#define REQUIRE_ZFINX_OR_F(ctx) do {\</pre>
              <pre>-    if (!ctx-&gt;cfg_ptr-&gt;ext_zfinx) { \</pre>
              <pre>-        REQUIRE_EXT(ctx, RVF); \</pre>
              <pre>+#ifndef CONFIG_USER_ONLY</pre>
              <pre>+static inline bool smstateen_fcsr_check(DisasContext *ctx, int</pre>
              <pre>index)</pre>
              <pre>+{</pre>
              <pre>+    CPUState *cpu = ctx-&gt;cs;</pre>
              <pre>+    CPURISCVState *env = cpu-&gt;env_ptr;</pre>
              <pre>+    uint64_t stateen = env-&gt;mstateen[index];</pre>
              <pre>+</pre>
              <pre>+    if (!ctx-&gt;cfg_ptr-&gt;ext_smstateen || env-&gt;priv == PRV_M) {</pre>
              <pre>+        return true;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>+    if (ctx-&gt;virt_enabled) {</pre>
              <pre>+        stateen &amp;= env-&gt;hstateen[index];</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>+    if (env-&gt;priv == PRV_U &amp;&amp; has_ext(ctx, RVS)) {</pre>
              <pre>+        stateen &amp;= env-&gt;sstateen[index];</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>+    if (!(stateen &amp; SMSTATEEN0_FCSR)) {</pre>
              <pre>+        if (ctx-&gt;virt_enabled) {</pre>
              <pre>+            ctx-&gt;virt_inst_excp = true;</pre>
              <pre>+        }</pre>
            </blockquote>
            <pre>Are there any considerations for adding  virt_inst_excp instead of</pre>
            <pre>directly</pre>
            <pre>
</pre>
            <pre>"generate_exception(ctx, RISCV_EXCP_VIRT_INSTRUCTION_FAULT)" here?</pre>
            <pre>
</pre>
            <pre>Regards,</pre>
            <pre>
</pre>
            <pre>Weiwei Li</pre>
          </blockquote>
          <pre>I had considered it but I think this is a simpler approach as the rest</pre>
          <pre>of the code path stays the same as generating an illegal instruction</pre>
          <pre>exception, for e.g setting the bins value (tval).</pre>
        </blockquote>
        <p>OK,Â  we did need to set bins value for virt instruction
          exception. However I prefer directly call a <br>
        </p>
        <p>new gen_exception_virt function(similar to<span style="color:
            #000000;"> gen_exception_illegal</span>) here.</p>
        <blockquote type="cite"
cite="mid:d7c8fc4fc255a23850d78da6c937e57e85ce09c7.camel@ventanamicro.com"
          style="margin:0 0 0 .8ex; border-left:2px #729fcf
          solid;padding-left:1ex">
          <pre> Also we need to</pre>
          <pre>return true from all the caller trans_* functions even if the smstateen</pre>
          <pre>check has failed.</pre>
        </blockquote>
        <p>False is returned when smstateen check fails currently.</p>
      </blockquote>
      <div>Yes, however if we make this change then should return true
        if the check fails so that the decode_opc doesnt fall through
        and generate another exception. It can be done but it would be
        contrary to the general convention.</div>
    </blockquote>
    <p>OK.Â  Acceptable to me.</p>
    <p>Reviewed-by: Weiwei Li <a class="moz-txt-link-rfc2396E"
        href="mailto:liweiwei@iscas.ac.cn">&lt;liweiwei@iscas.ac.cn&gt;</a></p>
    <p>Regards,</p>
    <p>Weiwei Li</p>
    <p></p>
    <blockquote type="cite"
cite="mid:d71922fec571b4aca2266de29eb4b8e4be9769c7.camel@ventanamicro.com">
      <blockquote type="cite" style="margin:0 0 0 .8ex; border-left:2px
        #729fcf solid;padding-left:1ex">
        <p>Regards,</p>
        <p>Weiwei Li<br>
        </p>
        <blockquote type="cite"
cite="mid:d7c8fc4fc255a23850d78da6c937e57e85ce09c7.camel@ventanamicro.com"
          style="margin:0 0 0 .8ex; border-left:2px #729fcf
          solid;padding-left:1ex">
          <blockquote type="cite" style="margin:0 0 0 .8ex;
            border-left:2px #729fcf solid;padding-left:1ex">
            <blockquote type="cite" style="margin:0 0 0 .8ex;
              border-left:2px #729fcf solid;padding-left:1ex">
              <pre>+        return false;</pre>
              <pre>+    }</pre>
              <pre>+</pre>
              <pre>+    return true;</pre>
              <pre>+}</pre>
              <pre>+#else</pre>
              <pre>+#define smstateen_fcsr_check(ctx, index) (true)</pre>
              <pre>+#endif</pre>
              <pre>+</pre>
              <pre>+#define REQUIRE_ZFINX_OR_F(ctx) do { \</pre>
              <pre>+    if (!has_ext(ctx, RVF)) { \</pre>
              <pre>+        if (!ctx-&gt;cfg_ptr-&gt;ext_zfinx) { \</pre>
              <pre>+            return false; \</pre>
              <pre>+        } \</pre>
              <pre>+        if (!smstateen_fcsr_check(ctx, 0)) { \</pre>
              <pre>+            return false; \</pre>
              <pre>+        } \</pre>
              <pre>      } \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>diff --git a/target/riscv/insn_trans/trans_rvzfh.c.inc</pre>
              <pre>b/target/riscv/insn_trans/trans_rvzfh.c.inc</pre>
              <pre>index 5d07150cd0..6c2e338c0a 100644</pre>
              <pre>--- a/target/riscv/insn_trans/trans_rvzfh.c.inc</pre>
              <pre>+++ b/target/riscv/insn_trans/trans_rvzfh.c.inc</pre>
              <pre>@@ -20,18 +20,27 @@</pre>
              <pre>      if (!ctx-&gt;cfg_ptr-&gt;ext_zfh) {      \</pre>
              <pre>          return false;         \</pre>
              <pre>      }                         \</pre>
              <pre>+    if (!smstateen_fcsr_check(ctx, 0)) { \</pre>
              <pre>+        return false; \</pre>
              <pre>+    } \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>  #define REQUIRE_ZHINX_OR_ZFH(ctx) do { \</pre>
              <pre>      if (!ctx-&gt;cfg_ptr-&gt;ext_zhinx &amp;&amp; !ctx-&gt;cfg_ptr-&gt;ext_zfh) { \</pre>
              <pre>          return false;                  \</pre>
              <pre>      }                                  \</pre>
              <pre>+    if (!smstateen_fcsr_check(ctx, 0)) { \</pre>
              <pre>+        return false; \</pre>
              <pre>+    } \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>  #define REQUIRE_ZFH_OR_ZFHMIN(ctx) do {       \</pre>
              <pre>      if (!(ctx-&gt;cfg_ptr-&gt;ext_zfh || ctx-&gt;cfg_ptr-&gt;ext_zfhmin)) { \</pre>
              <pre>          return false;                         \</pre>
              <pre>      }                                         \</pre>
              <pre>+    if (!smstateen_fcsr_check(ctx, 0)) { \</pre>
              <pre>+        return false; \</pre>
              <pre>+    } \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>  #define REQUIRE_ZFH_OR_ZFHMIN_OR_ZHINX_OR_ZHINXMIN(ctx) do { \</pre>
              <pre>@@ -39,6 +48,9 @@</pre>
              <pre>            ctx-&gt;cfg_ptr-&gt;ext_zhinx || ctx-&gt;cfg_ptr-&gt;ext_zhinxmin)) </pre>
              <pre>{     \</pre>
              <pre>          return false;                                        \</pre>
              <pre>      }                                                        \</pre>
              <pre>+    if (!smstateen_fcsr_check(ctx, 0)) { \</pre>
              <pre>+        return false; \</pre>
              <pre>+    } \</pre>
              <pre>  } while (0)</pre>
              <pre>  </pre>
              <pre>  static bool trans_flh(DisasContext *ctx, arg_flh *a)</pre>
            </blockquote>
          </blockquote>
        </blockquote>
      </blockquote>
    </blockquote>
  </body>
</html>

--------------xqIUx69n00BN0kw9IuxY4YNo--


