{"Source Block": ["oh/elink/dv/elink_e16_model.v@2888:2898@HdlIdDef", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2652:2662", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   // ################################\n"], ["oh/elink/dv/elink_e16_model.v@2886:2896", "   output [3:0]      c3_mesh_ctrlmode_out;// ctrl mode to the mesh\n\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n"], ["oh/elink/dv/elink_e16_model.v@2653:2663", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   // ################################\n   // # Receiver buffer instantiation\n"], ["oh/elink/dv/elink_e16_model.v@2651:2661", "   input\t\tc3_fifo_full_rlc;\t// To link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n"], ["oh/elink/dv/elink_e16_model.v@2891:2901", "   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   //##########\n   //# WIRES\n"], ["oh/elink/dv/elink_e16_model.v@2654:2664", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   // ################################\n   // # Receiver buffer instantiation\n   // ################################\n"], ["oh/elink/dv/elink_e16_model.v@2887:2897", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"], ["oh/elink/dv/elink_e16_model.v@2650:2660", "   input\t\tc2_fifo_full_rlc;\t// To link_rxi_buffer of link_rxi_buffer.v\n   input\t\tc3_fifo_full_rlc;\t// To link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n"], ["oh/elink/dv/elink_e16_model.v@2890:2900", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   //##########\n"], ["oh/elink/dv/elink_e16_model.v@2889:2899", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n"], ["oh/elink/dv/elink_e16_model.v@2654:2664", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n   // End of automatics\n\n   // ################################\n   // # Receiver buffer instantiation\n   // ################################\n"]], "Diff Content": {"Delete": [[2893, "   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n"]], "Add": []}}