[
  {
	"ports": [
	  {
		"direction": "output",
		"name": "sim_trace",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "sys_clk",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_valid",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_source_ready",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_valid",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_sink_ready",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "serial_sink_data[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "serial_source_data[0]",
		"type": "WIRE"
	  }
	],
	"topModule": "vexriscv_uart"
  }
]
