Analysis & Synthesis report for cpu
Fri Jul 07 16:39:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |cpu|Multiplicador:MULT|CONTROL:control|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Top-level Entity: |cpu
 16. Source assignments for instructionmemory:inst_mem|altsyncram:memoria_rtl_0|altsyncram_br71:auto_generated
 17. Source assignments for datamemory:MEM_DADOS|altsyncram:memory_rtl_0|altsyncram_t3d1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: instructionmemory:inst_mem
 20. Parameter Settings for User Entity Instance: extend:EX
 21. Parameter Settings for User Entity Instance: Register:A
 22. Parameter Settings for User Entity Instance: Register:B
 23. Parameter Settings for User Entity Instance: Register:CTRL1
 24. Parameter Settings for User Entity Instance: Register:IMM
 25. Parameter Settings for User Entity Instance: Multiplicador:MULT|CONTROL:control
 26. Parameter Settings for User Entity Instance: Register:D1
 27. Parameter Settings for User Entity Instance: Register:B2
 28. Parameter Settings for User Entity Instance: Register:CTRL2
 29. Parameter Settings for User Entity Instance: datamemory:MEM_DADOS
 30. Parameter Settings for User Entity Instance: Register:RegM
 31. Parameter Settings for User Entity Instance: Register:D2
 32. Parameter Settings for User Entity Instance: Register:CTRL3
 33. Parameter Settings for Inferred Entity Instance: instructionmemory:inst_mem|altsyncram:memoria_rtl_0
 34. Parameter Settings for Inferred Entity Instance: datamemory:MEM_DADOS|altsyncram:memory_rtl_0
 35. altpll Parameter Settings by Entity Instance
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "Register:CTRL3"
 38. Port Connectivity Checks: "Multiplicador:MULT|ACC:acc"
 39. Port Connectivity Checks: "Multiplicador:MULT"
 40. Port Connectivity Checks: "extend:EX"
 41. Port Connectivity Checks: "pc:program_counter"
 42. Port Connectivity Checks: "pll:pll_inst"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 07 16:39:01 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 3,134                                       ;
;     Total combinational functions  ; 2,141                                       ;
;     Dedicated logic registers      ; 1,325                                       ;
; Total registers                    ; 1325                                        ;
; Total pins                         ; 100                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31I7AD  ;                    ;
; Top-level entity name                                            ; cpu                ; cpu                ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; Multiplicador/Counter/Counter.v                ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v                 ;         ;
; Multiplicador/CONTROL/CONTROL.v                ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v                 ;         ;
; Multiplicador/Adder/Adder.v                    ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v                     ;         ;
; Multiplicador/ACC/ACC.v                        ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v                         ;         ;
; RegisterFile/registerfile.v                    ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v                     ;         ;
; Register/Register.v                            ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Register/Register.v                             ;         ;
; PLL/pll.v                                      ; yes             ; User Wizard-Generated File                            ; C:/Quartus/MIPS_CPU/MIPS_CPU/PLL/pll.v                                       ;         ;
; PC/pc.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/PC/pc.v                                         ;         ;
; MUX/mux.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/MUX/mux.v                                       ;         ;
; Multiplicador/Multiplicador.v                  ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v                   ;         ;
; InstructionMemory/instructionmemory.v          ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/InstructionMemory/instructionmemory.v           ;         ;
; Extend/extend.v                                ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Extend/extend.v                                 ;         ;
; DataMemory/datamemory.v                        ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/DataMemory/datamemory.v                         ;         ;
; Control/control.v                              ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/Control/control.v                               ;         ;
; ALU/alu.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/ALU/alu.v                                       ;         ;
; ADDRDecoding/ADDRDecoding.v                    ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/ADDRDecoding/ADDRDecoding.v                     ;         ;
; cpu.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v                                           ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                                ; yes             ; Auto-Generated Megafunction                           ; C:/Quartus/MIPS_CPU/MIPS_CPU/db/pll_altpll.v                                 ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_br71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Quartus/MIPS_CPU/MIPS_CPU/db/altsyncram_br71.tdf                          ;         ;
; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Quartus/MIPS_CPU/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif  ;         ;
; db/altsyncram_t3d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Quartus/MIPS_CPU/MIPS_CPU/db/altsyncram_t3d1.tdf                          ;         ;
; db/cpu.ram0_datamemory_1d545f57.hdl.mif        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Quartus/MIPS_CPU/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif         ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 100              ;
; Total memory bits        ; 65536            ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out node     ; CLK_MUL          ;
; Maximum fan-out          ; 1390             ;
; Total fan-out            ; 12951            ;
; Average fan-out          ; 3.47             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
; |cpu                                      ; 2141 (594)          ; 1325 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 0         ; 100  ; 0            ; |cpu                                                                                    ; cpu               ; work         ;
;    |ADDRDecoding:ADD|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ADDRDecoding:ADD                                                                   ; ADDRDecoding      ; work         ;
;    |Multiplicador:MULT|                   ; 101 (0)             ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULT                                                                 ; Multiplicador     ; work         ;
;       |ACC:acc|                           ; 36 (36)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULT|ACC:acc                                                         ; ACC               ; work         ;
;       |Adder:adder|                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULT|Adder:adder                                                     ; Adder             ; work         ;
;       |CONTROL:control|                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULT|CONTROL:control                                                 ; CONTROL           ; work         ;
;       |Counter:counter|                   ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULT|Counter:counter                                                 ; Counter           ; work         ;
;    |Register:A|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:A                                                                         ; Register          ; work         ;
;    |Register:B2|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:B2                                                                        ; Register          ; work         ;
;    |Register:B|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:B                                                                         ; Register          ; work         ;
;    |Register:CTRL1|                       ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:CTRL1                                                                     ; Register          ; work         ;
;    |Register:CTRL2|                       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:CTRL2                                                                     ; Register          ; work         ;
;    |Register:CTRL3|                       ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:CTRL3                                                                     ; Register          ; work         ;
;    |Register:D1|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:D1                                                                        ; Register          ; work         ;
;    |Register:D2|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:D2                                                                        ; Register          ; work         ;
;    |Register:IMM|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:IMM                                                                       ; Register          ; work         ;
;    |Register:RegM|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Register:RegM                                                                      ; Register          ; work         ;
;    |alu:ALU|                              ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|alu:ALU                                                                            ; alu               ; work         ;
;    |control:CONTROL|                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:CONTROL                                                                    ; control           ; work         ;
;    |datamemory:MEM_DADOS|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:MEM_DADOS                                                               ; datamemory        ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:MEM_DADOS|altsyncram:memory_rtl_0                                       ; altsyncram        ; work         ;
;          |altsyncram_t3d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:MEM_DADOS|altsyncram:memory_rtl_0|altsyncram_t3d1:auto_generated        ; altsyncram_t3d1   ; work         ;
;    |instructionmemory:inst_mem|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:inst_mem                                                         ; instructionmemory ; work         ;
;       |altsyncram:memoria_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:inst_mem|altsyncram:memoria_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_br71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|instructionmemory:inst_mem|altsyncram:memoria_rtl_0|altsyncram_br71:auto_generated ; altsyncram_br71   ; work         ;
;    |pc:program_counter|                   ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pc:program_counter                                                                 ; pc                ; work         ;
;    |pll:pll_inst|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pll:pll_inst                                                                       ; pll               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pll:pll_inst|altpll:altpll_component                                               ; altpll            ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                     ; pll_altpll        ; work         ;
;    |registerfile:RF|                      ; 1320 (1320)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|registerfile:RF                                                                    ; registerfile      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; datamemory:MEM_DADOS|altsyncram:memory_rtl_0|altsyncram_t3d1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; db/cpu.ram0_datamemory_1d545f57.hdl.mif        ;
; instructionmemory:inst_mem|altsyncram:memoria_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |cpu|Multiplicador:MULT|CONTROL:control|state ;
+----------+----------+----------+----------+-------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0          ;
+----------+----------+----------+----------+-------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                 ;
; state.S1 ; 0        ; 0        ; 1        ; 1                 ;
; state.S2 ; 0        ; 1        ; 0        ; 1                 ;
; state.S3 ; 1        ; 0        ; 0        ; 1                 ;
+----------+----------+----------+----------+-------------------+


+-----------------------------------------------------------------+
; Registers Removed During Synthesis                              ;
+--------------------------------------------+--------------------+
; Register name                              ; Reason for Removal ;
+--------------------------------------------+--------------------+
; Multiplicador:MULT|CONTROL:control|state~4 ; Lost fanout        ;
; Multiplicador:MULT|CONTROL:control|state~5 ; Lost fanout        ;
; pc:program_counter|regpc[10..31]           ; Lost fanout        ;
; Total Number of Removed Registers = 24     ;                    ;
+--------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1325  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1255  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1056  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pc:program_counter|regpc[8]            ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                ;
+-------------------------------------------+------------------------------------------+------+
; Register Name                             ; Megafunction                             ; Type ;
+-------------------------------------------+------------------------------------------+------+
; instructionmemory:inst_mem|dataOut[0..31] ; instructionmemory:inst_mem|memoria_rtl_0 ; RAM  ;
; datamemory:MEM_DADOS|dout[0..31]          ; datamemory:MEM_DADOS|memory_rtl_0        ; RAM  ;
+-------------------------------------------+------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu|Multiplicador:MULT|ACC:acc|Saidas[15] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cpu|Multiplicador:MULT|ACC:acc|Saidas[18] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|Mux19                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |cpu|registerfile:RF|Mux50                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |cpu|registerfile:RF|Mux29                 ;
; 64:1               ; 5 bits    ; 210 LEs       ; 10 LEs               ; 200 LEs                ; No         ; |cpu|control:CONTROL|Selector2             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |cpu                           ;
+------------------------------+-------+------+---------------------------+
; Assignment                   ; Value ; From ; To                        ;
+------------------------------+-------+------+---------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[9] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[9] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[9] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[9] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[8] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[8] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[31]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[31]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[30]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[30]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[29]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[29]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[28]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[28]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[27]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[27]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[26]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[26]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[25]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[25]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[24]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[24]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[23]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[23]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[22]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[22]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[21]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[21]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[20]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[20]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[19]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[19]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[18]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[18]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[17]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[17]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[16]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[16]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_inst_mem[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_inst_mem[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[9]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[9]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[8]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[8]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[7]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[7]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[6]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[6]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[5]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[5]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_PC[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_PC[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_MUL                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_MUL                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_SYS                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_SYS                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[22]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[22]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[21]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[21]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[20]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[20]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[19]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[19]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[18]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[18]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[17]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[17]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[16]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[16]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[15]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[15]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[14]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[14]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[13]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[13]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[12]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[12]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[11]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[11]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[10]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[10]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[9]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[9]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[8]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[8]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[7]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[7]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[6]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[6]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[5]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[5]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[4]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[4]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[22]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[22]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[21]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[21]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[20]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[20]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[19]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[19]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[18]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[18]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[17]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[17]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[16]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[16]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[15]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[15]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[14]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[14]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[13]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[13]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[12]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[12]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[11]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[11]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[10]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[10]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[9]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[9]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[8]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[8]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[7]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[7]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[6]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[6]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[5]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[5]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[4]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[4]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[22]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[22]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[21]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[21]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[20]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[20]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[19]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[19]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[18]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[18]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[17]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[17]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[16]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[16]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[15]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[15]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[14]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[14]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[13]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[13]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[12]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[12]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[11]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[11]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[10]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[10]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[9]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[9]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[8]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[8]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[7]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[7]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[6]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[6]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[5]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[5]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[4]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[4]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl2[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl2[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[12]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[12]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[11]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[11]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[10]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[10]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[9]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[9]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[8]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[8]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[7]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[7]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile1[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile1[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regFile2[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regFile2[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regB[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regB[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[31]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[31]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[30]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[30]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[29]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[29]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[28]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[28]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[27]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[27]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[26]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[26]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[25]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[25]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[24]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[24]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[23]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[23]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[22]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[22]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[21]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[21]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[20]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[20]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[19]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[19]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[18]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[18]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[17]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[17]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[16]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[16]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[15]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[15]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[14]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[14]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[13]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[13]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[12]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[12]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[11]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[11]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[10]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[10]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[9]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[9]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[8]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[8]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[7]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[7]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[6]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[6]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[5]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[5]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ex_out[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ex_out[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_imm_out[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_imm_out[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux1_out[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux1_out[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[31]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[31]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[30]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[30]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[29]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[29]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[28]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[28]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[27]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[27]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[26]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[26]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[25]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[25]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[24]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[24]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[23]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[23]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[22]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[22]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[21]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[21]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[20]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[20]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[19]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[19]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[18]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[18]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[17]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[17]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[16]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[16]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[15]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[15]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[14]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[14]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[13]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[13]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[12]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[12]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[11]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[11]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[10]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[10]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[9]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[9]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[8]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[8]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[7]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[7]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[6]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[6]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[5]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[5]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[4]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[4]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[3]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[3]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[2]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[2]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[1]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[1]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_ALU[0]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_ALU[0]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; out_MULT[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; out_MULT[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mux2_out[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mux2_out[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d1_out[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d1_out[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[31]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[31]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[30]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[30]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[29]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[29]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[28]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[28]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[27]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[27]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[26]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[26]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutMUX3[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutMUX3[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reg_d2_out[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reg_d2_out[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOutM                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOutM                  ;
+------------------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for instructionmemory:inst_mem|altsyncram:memoria_rtl_0|altsyncram_br71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for datamemory:MEM_DADOS|altsyncram:memory_rtl_0|altsyncram_t3d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 3333                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 34                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX         ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionmemory:inst_mem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_WIDTH     ; 32    ; Signed Integer                                 ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: extend:EX ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:A ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:B ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:CTRL1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 23    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:IMM ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplicador:MULT|CONTROL:control ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                         ;
; S1             ; 1     ; Signed Integer                                         ;
; S2             ; 2     ; Signed Integer                                         ;
; S3             ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:D1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:B2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:CTRL2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 23    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamemory:MEM_DADOS ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:RegM ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:D2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:CTRL3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 23    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instructionmemory:inst_mem|altsyncram:memoria_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 10                                             ; Untyped        ;
; NUMWORDS_A                         ; 1024                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/cpu.ram0_instructionmemory_56655cf4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_br71                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datamemory:MEM_DADOS|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 10                                      ; Untyped        ;
; NUMWORDS_A                         ; 1024                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 1                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/cpu.ram0_datamemory_1d545f57.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t3d1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 3333                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; instructionmemory:inst_mem|altsyncram:memoria_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; datamemory:MEM_DADOS|altsyncram:memory_rtl_0        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:CTRL3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out[22..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[6..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:MULT|ACC:acc"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Saidas[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:MULT"                                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Done  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Idle  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Reset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extend:EX"                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:program_counter"                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; address ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (10 bits) it drives; bit(s) "address[31..10]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; cycloneiii_ff         ; 1325                        ;
;     CLR               ; 231                         ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 1024                        ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 2141                        ;
;     arith             ; 87                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 79                          ;
;     normal            ; 2054                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 358                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 264                         ;
;         4 data inputs ; 1394                        ;
; cycloneiii_ram_block  ; 64                          ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 5.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jul 07 16:38:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v
    Info (12023): Found entity 1: Counter File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/control/control.v
    Info (12023): Found entity 1: CONTROL File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v
    Info (12023): Found entity 1: Adder File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v
    Info (12023): Found entity 1: ACC File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile/registerfile.v
    Info (12023): Found entity 1: registerfile File: C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register/register.v
    Info (12023): Found entity 1: Register File: C:/Quartus/MIPS_CPU/MIPS_CPU/Register/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Quartus/MIPS_CPU/MIPS_CPU/PLL/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pc/pc.v
    Info (12023): Found entity 1: pc File: C:/Quartus/MIPS_CPU/MIPS_CPU/PC/pc.v Line: 1
Warning (12090): Entity "mux" obtained from "MUX/mux.v" instead of from Quartus Prime megafunction library File: C:/Quartus/MIPS_CPU/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux.v
    Info (12023): Found entity 1: mux File: C:/Quartus/MIPS_CPU/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v
    Info (12023): Found entity 1: Multiplicador File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v
    Info (12023): Found entity 1: instructionmemory File: C:/Quartus/MIPS_CPU/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend/extend.v
    Info (12023): Found entity 1: extend File: C:/Quartus/MIPS_CPU/MIPS_CPU/Extend/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory/datamemory.v
    Info (12023): Found entity 1: datamemory File: C:/Quartus/MIPS_CPU/MIPS_CPU/DataMemory/datamemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control/control.v
    Info (12023): Found entity 1: control File: C:/Quartus/MIPS_CPU/MIPS_CPU/Control/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: C:/Quartus/MIPS_CPU/MIPS_CPU/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v
    Info (12023): Found entity 1: ADDRDecoding File: C:/Quartus/MIPS_CPU/MIPS_CPU/ADDRDecoding/ADDRDecoding.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at cpu.v(85): ignored dangling comma in List of Port Connections File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: TB File: C:/Quartus/MIPS_CPU/MIPS_CPU/TB.v Line: 2
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Quartus/MIPS_CPU/MIPS_CPU/PLL/pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Quartus/MIPS_CPU/MIPS_CPU/PLL/pll.v Line: 107
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Quartus/MIPS_CPU/MIPS_CPU/PLL/pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "34"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "3333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Quartus/MIPS_CPU/MIPS_CPU/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "instructionmemory" for hierarchy "instructionmemory:inst_mem" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 99
Warning (10030): Net "memoria.data_a" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0' File: C:/Quartus/MIPS_CPU/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 9
Warning (10030): Net "memoria.waddr_a" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0' File: C:/Quartus/MIPS_CPU/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 9
Warning (10030): Net "memoria.we_a" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0' File: C:/Quartus/MIPS_CPU/MIPS_CPU/InstructionMemory/instructionmemory.v Line: 9
Info (12128): Elaborating entity "pc" for hierarchy "pc:program_counter" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 106
Info (12128): Elaborating entity "control" for hierarchy "control:CONTROL" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 116
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:RF" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(13): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v Line: 13
Info (12128): Elaborating entity "extend" for hierarchy "extend:EX" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 135
Info (12128): Elaborating entity "Register" for hierarchy "Register:A" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 143
Info (12128): Elaborating entity "Register" for hierarchy "Register:CTRL1" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 157
Info (12128): Elaborating entity "mux" for hierarchy "mux:MUX1" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 176
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 184
Info (12128): Elaborating entity "Multiplicador" for hierarchy "Multiplicador:MULT" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 193
Info (12128): Elaborating entity "ACC" for hierarchy "Multiplicador:MULT|ACC:acc" File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 18
Info (12128): Elaborating entity "Adder" for hierarchy "Multiplicador:MULT|Adder:adder" File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 20
Info (12128): Elaborating entity "CONTROL" for hierarchy "Multiplicador:MULT|CONTROL:control" File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 22
Info (12128): Elaborating entity "Counter" for hierarchy "Multiplicador:MULT|Counter:counter" File: C:/Quartus/MIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 24
Info (12128): Elaborating entity "ADDRDecoding" for hierarchy "ADDRDecoding:ADD" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 234
Info (12128): Elaborating entity "datamemory" for hierarchy "datamemory:MEM_DADOS" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 243
Info (12128): Elaborating entity "Register" for hierarchy "Register:RegM" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 266
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instructionmemory:inst_mem|memoria_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datamemory:MEM_DADOS|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif
Info (12130): Elaborated megafunction instantiation "instructionmemory:inst_mem|altsyncram:memoria_rtl_0"
Info (12133): Instantiated megafunction "instructionmemory:inst_mem|altsyncram:memoria_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf
    Info (12023): Found entity 1: altsyncram_br71 File: C:/Quartus/MIPS_CPU/MIPS_CPU/db/altsyncram_br71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "datamemory:MEM_DADOS|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "datamemory:MEM_DADOS|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cpu.ram0_datamemory_1d545f57.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3d1.tdf
    Info (12023): Found entity 1: altsyncram_t3d1 File: C:/Quartus/MIPS_CPU/MIPS_CPU/db/altsyncram_t3d1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "reg_d1_out[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "reg_d1_out[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 74
    Info (17048): Logic cell "ctrl2[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "regB[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regB[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "ctrl1[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "out_MULT[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "ctrl1[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "out_MULT[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "out_MULT[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 72
    Info (17048): Logic cell "ctrl1[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "regA[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "regA[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 67
    Info (17048): Logic cell "ctrl0[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "reg_imm_out[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "ctrl1[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "reg_imm_out[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "reg_imm_out[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 69
    Info (17048): Logic cell "ctrl3[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl3[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl3[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl3[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl3[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl3[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "out_inst_mem[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "reg_d2_out[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "ctrl3[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "reg_d2_out[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "reg_d2_out[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 77
    Info (17048): Logic cell "ex_out[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ctrl0[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl0[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ex_out[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "ex_out[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 68
    Info (17048): Logic cell "dout[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dataOutM" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 78
    Info (17048): Logic cell "ctrl2[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl2[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl2[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl2[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl2[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl2[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "addressCorrection_mem1[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem1[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "dout[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[16]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[17]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[18]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[19]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[20]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[26]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[27]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[28]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[29]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[30]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "dout[31]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 75
    Info (17048): Logic cell "out_inst_mem[23]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[24]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[22]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[21]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[25]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[13]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[14]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "out_inst_mem[15]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 61
    Info (17048): Logic cell "ctrl2[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "out_PC[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "out_PC[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 62
    Info (17048): Logic cell "addressCorrection_mem2[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[1]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[2]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[3]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[4]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[5]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[6]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "addressCorrection_mem2[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 60
    Info (17048): Logic cell "ctrl1[7]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[8]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[9]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[10]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[12]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[11]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
    Info (17048): Logic cell "ctrl1[0]" File: C:/Quartus/MIPS_CPU/MIPS_CPU/cpu.v Line: 64
Info (144001): Generated suppressed messages file C:/Quartus/MIPS_CPU/MIPS_CPU/output_files/cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3396 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 3231 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Fri Jul 07 16:39:02 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Quartus/MIPS_CPU/MIPS_CPU/output_files/cpu.map.smsg.


