Analysis & Synthesis report for pwm_controller
Fri Dec 18 17:14:09 2020
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component
 12. Parameter Settings for User Entity Instance: meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component
 13. Parameter Settings for User Entity Instance: sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component
 14. Parameter Settings for Inferred Entity Instance: frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0
 15. Parameter Settings for Inferred Entity Instance: frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 18 17:14:09 2020         ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name               ; pwm_controller                                ;
; Top-level Entity Name       ; pwm_controller                                ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 1,572                                         ;
; Total pins                  ; 35                                            ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 0                                             ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T144C7        ;                    ;
; Top-level entity name                                                      ; pwm_controller     ; pwm_controller     ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+
; pwm_controller.vhd               ; yes             ; User VHDL File               ; D:/altera/projects/pwm_control/pwm_controller.vhd                 ;
; meandr_counter.vhd               ; yes             ; User Wizard-Generated File   ; D:/altera/projects/pwm_control/meandr_counter.vhd                 ;
; frequency_block.vhd              ; yes             ; User VHDL File               ; D:/altera/projects/pwm_control/frequency_block.vhd                ;
; sawtooth.vhd                     ; yes             ; User Wizard-Generated File   ; D:/altera/projects/pwm_control/sawtooth.vhd                       ;
; sawtooth_breaker.vhd             ; yes             ; User VHDL File               ; D:/altera/projects/pwm_control/sawtooth_breaker.vhd               ;
; comparator.vhd                   ; yes             ; User Wizard-Generated File   ; D:/altera/projects/pwm_control/comparator.vhd                     ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_compare.tdf         ;
; comptree.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/comptree.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altshift.inc            ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/aglobal110.inc          ;
; db/cmpr_heg.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/cmpr_heg.tdf                    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; db/cntr_ihi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/cntr_ihi.tdf                    ;
; db/cntr_rsh.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/cntr_rsh.tdf                    ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_j8m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/lpm_divide_j8m.tdf              ;
; db/sign_div_unsign_fnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/sign_div_unsign_fnh.tdf         ;
; db/alt_u_div_eue.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/alt_u_div_eue.tdf               ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_3dc.tdf                 ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_4dc.tdf                 ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_kec.tdf                 ;
; db/add_sub_lec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_lec.tdf                 ;
; db/add_sub_mec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_mec.tdf                 ;
; db/add_sub_nec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_nec.tdf                 ;
; db/add_sub_oec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_oec.tdf                 ;
; db/add_sub_pec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_pec.tdf                 ;
; db/add_sub_qec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_qec.tdf                 ;
; db/add_sub_rec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_rec.tdf                 ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_5dc.tdf                 ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_6dc.tdf                 ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_7dc.tdf                 ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_8dc.tdf                 ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_9dc.tdf                 ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_adc.tdf                 ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_bdc.tdf                 ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_jec.tdf                 ;
; db/lpm_divide_8mo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/lpm_divide_8mo.tdf              ;
; db/abs_divider_7dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/abs_divider_7dg.tdf             ;
; db/alt_u_div_8ue.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/alt_u_div_8ue.tdf               ;
; db/lpm_abs_hk9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/lpm_abs_hk9.tdf                 ;
; db/lpm_abs_ek9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/lpm_abs_ek9.tdf                 ;
; db/add_sub_e6f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_e6f.tdf                 ;
; db/add_sub_h6f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/projects/pwm_control/db/add_sub_h6f.tdf                 ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Total logic elements                        ; 1572                                              ;
;     -- Combinational with no register       ; 1524                                              ;
;     -- Register only                        ; 0                                                 ;
;     -- Combinational with a register        ; 48                                                ;
;                                             ;                                                   ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 284                                               ;
;     -- 3 input functions                    ; 764                                               ;
;     -- 2 input functions                    ; 390                                               ;
;     -- 1 input functions                    ; 134                                               ;
;     -- 0 input functions                    ; 0                                                 ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 854                                               ;
;     -- arithmetic mode                      ; 718                                               ;
;     -- qfbk mode                            ; 0                                                 ;
;     -- register cascade mode                ; 0                                                 ;
;     -- synchronous clear/load mode          ; 0                                                 ;
;     -- asynchronous clear/load mode         ; 32                                                ;
;                                             ;                                                   ;
; Total registers                             ; 48                                                ;
; Total logic cells in carry chains           ; 796                                               ;
; I/O pins                                    ; 35                                                ;
; Maximum fan-out node                        ; frequency_block:b2v_frequency_counter_inst|Add2~0 ;
; Maximum fan-out                             ; 45                                                ;
; Total fan-out                               ; 4439                                              ;
; Average fan-out                             ; 2.76                                              ;
+---------------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                               ; Library Name ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pwm_controller                                 ; 1572 (0)    ; 48           ; 0           ; 35   ; 0            ; 1524 (0)     ; 0 (0)             ; 48 (0)           ; 796 (0)         ; 0 (0)      ; |pwm_controller                                                                                                                                                                   ;              ;
;    |comparator:b2v_comparator_inst|             ; 27 (0)      ; 0            ; 0           ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |pwm_controller|comparator:b2v_comparator_inst                                                                                                                                    ;              ;
;       |lpm_compare:LPM_COMPARE_component|       ; 27 (0)      ; 0            ; 0           ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |pwm_controller|comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component                                                                                                  ;              ;
;          |cmpr_heg:auto_generated|              ; 27 (27)     ; 0            ; 0           ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |pwm_controller|comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component|cmpr_heg:auto_generated                                                                          ;              ;
;    |frequency_block:b2v_frequency_counter_inst| ; 1505 (90)   ; 16           ; 0           ; 0    ; 0            ; 1489 (74)    ; 0 (0)             ; 16 (16)          ; 748 (74)        ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst                                                                                                                        ;              ;
;       |lpm_divide:Div0|                         ; 618 (0)     ; 0            ; 0           ; 0    ; 0            ; 618 (0)      ; 0 (0)             ; 0 (0)            ; 325 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0                                                                                                        ;              ;
;          |lpm_divide_j8m:auto_generated|        ; 618 (0)     ; 0            ; 0           ; 0    ; 0            ; 618 (0)      ; 0 (0)             ; 0 (0)            ; 325 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated                                                                          ;              ;
;             |sign_div_unsign_fnh:divider|       ; 618 (0)     ; 0            ; 0           ; 0    ; 0            ; 618 (0)      ; 0 (0)             ; 0 (0)            ; 325 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider                                              ;              ;
;                |alt_u_div_eue:divider|          ; 618 (293)   ; 0            ; 0           ; 0    ; 0            ; 618 (293)    ; 0 (0)             ; 0 (0)            ; 325 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider                        ;              ;
;                   |add_sub_5dc:add_sub_2|       ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_5dc:add_sub_2  ;              ;
;                   |add_sub_6dc:add_sub_3|       ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_6dc:add_sub_3  ;              ;
;                   |add_sub_7dc:add_sub_4|       ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_7dc:add_sub_4  ;              ;
;                   |add_sub_8dc:add_sub_5|       ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_8dc:add_sub_5  ;              ;
;                   |add_sub_9dc:add_sub_6|       ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_9dc:add_sub_6  ;              ;
;                   |add_sub_adc:add_sub_7|       ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_adc:add_sub_7  ;              ;
;                   |add_sub_bdc:add_sub_8|       ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_bdc:add_sub_8  ;              ;
;                   |add_sub_jec:add_sub_9|       ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_jec:add_sub_9  ;              ;
;                   |add_sub_kec:add_sub_10|      ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_kec:add_sub_10 ;              ;
;                   |add_sub_lec:add_sub_11|      ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_lec:add_sub_11 ;              ;
;                   |add_sub_mec:add_sub_12|      ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_mec:add_sub_12 ;              ;
;                   |add_sub_nec:add_sub_13|      ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 13 (13)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_nec:add_sub_13 ;              ;
;                   |add_sub_oec:add_sub_14|      ; 14 (14)     ; 0            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_oec:add_sub_14 ;              ;
;                   |add_sub_pec:add_sub_15|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_pec:add_sub_15 ;              ;
;                   |add_sub_qec:add_sub_16|      ; 19 (19)     ; 0            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 19 (19)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_qec:add_sub_16 ;              ;
;                   |add_sub_rec:add_sub_17|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_17 ;              ;
;                   |add_sub_rec:add_sub_18|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_18 ;              ;
;                   |add_sub_rec:add_sub_19|      ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_19 ;              ;
;                   |add_sub_rec:add_sub_20|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_20 ;              ;
;                   |add_sub_rec:add_sub_21|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_21 ;              ;
;                   |add_sub_rec:add_sub_22|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_22 ;              ;
;                   |add_sub_rec:add_sub_23|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_23 ;              ;
;                   |add_sub_rec:add_sub_24|      ; 20 (20)     ; 0            ; 0           ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 20 (20)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_24 ;              ;
;                   |add_sub_rec:add_sub_25|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0|lpm_divide_j8m:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_eue:divider|add_sub_rec:add_sub_25 ;              ;
;       |lpm_divide:Div1|                         ; 797 (0)     ; 0            ; 0           ; 0    ; 0            ; 797 (0)      ; 0 (0)             ; 0 (0)            ; 349 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1                                                                                                        ;              ;
;          |lpm_divide_8mo:auto_generated|        ; 797 (0)     ; 0            ; 0           ; 0    ; 0            ; 797 (0)      ; 0 (0)             ; 0 (0)            ; 349 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated                                                                          ;              ;
;             |abs_divider_7dg:divider|           ; 797 (0)     ; 0            ; 0           ; 0    ; 0            ; 797 (0)      ; 0 (0)             ; 0 (0)            ; 349 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider                                                  ;              ;
;                |add_sub_e6f:compl_add_quot|     ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|add_sub_e6f:compl_add_quot                       ;              ;
;                |alt_u_div_8ue:divider|          ; 750 (448)   ; 0            ; 0           ; 0    ; 0            ; 750 (448)    ; 0 (0)             ; 0 (0)            ; 302 (0)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider                            ;              ;
;                   |add_sub_pec:add_sub_15|      ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_pec:add_sub_15     ;              ;
;                   |add_sub_qec:add_sub_16|      ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 17 (17)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_qec:add_sub_16     ;              ;
;                   |add_sub_rec:add_sub_17|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_17     ;              ;
;                   |add_sub_rec:add_sub_18|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_18     ;              ;
;                   |add_sub_rec:add_sub_19|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_19     ;              ;
;                   |add_sub_rec:add_sub_20|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_20     ;              ;
;                   |add_sub_rec:add_sub_21|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_21     ;              ;
;                   |add_sub_rec:add_sub_22|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_22     ;              ;
;                   |add_sub_rec:add_sub_23|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_23     ;              ;
;                   |add_sub_rec:add_sub_24|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_24     ;              ;
;                   |add_sub_rec:add_sub_25|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_25     ;              ;
;                   |add_sub_rec:add_sub_26|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_26     ;              ;
;                   |add_sub_rec:add_sub_27|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_27     ;              ;
;                   |add_sub_rec:add_sub_28|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_28     ;              ;
;                   |add_sub_rec:add_sub_29|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_29     ;              ;
;                   |add_sub_rec:add_sub_30|      ; 18 (18)     ; 0            ; 0           ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 18 (18)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_30     ;              ;
;                   |add_sub_rec:add_sub_31|      ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|alt_u_div_8ue:divider|add_sub_rec:add_sub_31     ;              ;
;                |lpm_abs_ek9:my_abs_num|         ; 30 (30)     ; 0            ; 0           ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |pwm_controller|frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1|lpm_divide_8mo:auto_generated|abs_divider_7dg:divider|lpm_abs_ek9:my_abs_num                           ;              ;
;    |meandr_counter:b2v_meander_inst|            ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; 0 (0)      ; |pwm_controller|meandr_counter:b2v_meander_inst                                                                                                                                   ;              ;
;       |lpm_counter:LPM_COUNTER_component|       ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; 0 (0)      ; |pwm_controller|meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component                                                                                                 ;              ;
;          |cntr_ihi:auto_generated|              ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |pwm_controller|meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component|cntr_ihi:auto_generated                                                                         ;              ;
;    |sawtooth:b2v_saw_inst|                      ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; 0 (0)      ; |pwm_controller|sawtooth:b2v_saw_inst                                                                                                                                             ;              ;
;       |lpm_counter:LPM_COUNTER_component|       ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; 0 (0)      ; |pwm_controller|sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component                                                                                                           ;              ;
;          |cntr_rsh:auto_generated|              ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |pwm_controller|sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component|cntr_rsh:auto_generated                                                                                   ;              ;
;    |sawtooth_breaker:b2v_saw_break_inst|        ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pwm_controller|sawtooth_breaker:b2v_saw_break_inst                                                                                                                               ;              ;
+-------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------------------------+
; Altera ; LPM_COMPARE  ; 11.0    ; N/A          ; N/A          ; |pwm_controller|comparator:b2v_comparator_inst  ; D:/altera/projects/pwm_control/comparator.vhd     ;
; Altera ; LPM_COUNTER  ; 11.0    ; N/A          ; N/A          ; |pwm_controller|meandr_counter:b2v_meander_inst ; D:/altera/projects/pwm_control/meandr_counter.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-------------------------------------------------------+---------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal ; Free of Timing Hazards ;
+-------------------------------------------------------+---------------------+------------------------+
; sawtooth_breaker:b2v_saw_break_inst|asynchroniusbreak ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1     ;                     ;                        ;
+-------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component ;
+------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                      ;
+------------------------+----------+---------------------------------------------------------------------------+
; lpm_width              ; 16       ; Signed Integer                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0        ; Untyped                                                                   ;
; CHAIN_SIZE             ; 8        ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO       ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                   ;
; CASCADE_CHAIN          ; MANUAL   ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2        ; CASCADE_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone  ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cmpr_heg ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                            ;
+------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                 ;
; CBXI_PARAMETER         ; cntr_ihi    ; Untyped                                                                 ;
+------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                          ;
+------------------------+-------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                ;
; LPM_DIRECTION          ; UP          ; Untyped                                                       ;
; LPM_MODULUS            ; 0           ; Untyped                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                       ;
; CBXI_PARAMETER         ; cntr_rsh    ; Untyped                                                       ;
+------------------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                           ;
; LPM_WIDTHD             ; 17             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_j8m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                           ;
; LPM_WIDTHD             ; 17             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_8mo ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 18 17:13:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_controller -c pwm_controller
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file pwm_controller.vhd
    Info: Found design unit 1: pwm_controller-bdf_type
    Info: Found entity 1: pwm_controller
Info: Found 2 design units, including 1 entities, in source file meandr_counter.vhd
    Info: Found design unit 1: meandr_counter-SYN
    Info: Found entity 1: meandr_counter
Info: Found 2 design units, including 1 entities, in source file frequency_block.vhd
    Info: Found design unit 1: frequency_block-Behaviroral
    Info: Found entity 1: frequency_block
Info: Found 2 design units, including 1 entities, in source file sawtooth.vhd
    Info: Found design unit 1: sawtooth-SYN
    Info: Found entity 1: sawtooth
Info: Found 2 design units, including 1 entities, in source file sawtooth_breaker.vhd
    Info: Found design unit 1: sawtooth_breaker-Behavioral
    Info: Found entity 1: sawtooth_breaker
Info: Found 2 design units, including 1 entities, in source file comparator.vhd
    Info: Found design unit 1: comparator-SYN
    Info: Found entity 1: comparator
Info: Elaborating entity "pwm_controller" for the top level hierarchy
Info: Elaborating entity "comparator" for hierarchy "comparator:b2v_comparator_inst"
Info: Elaborating entity "lpm_compare" for hierarchy "comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component"
Info: Elaborated megafunction instantiation "comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component"
Info: Instantiated megafunction "comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf
    Info: Found entity 1: cmpr_heg
Info: Elaborating entity "cmpr_heg" for hierarchy "comparator:b2v_comparator_inst|lpm_compare:LPM_COMPARE_component|cmpr_heg:auto_generated"
Info: Elaborating entity "frequency_block" for hierarchy "frequency_block:b2v_frequency_counter_inst"
Info: Elaborating entity "meandr_counter" for hierarchy "meandr_counter:b2v_meander_inst"
Info: Elaborating entity "lpm_counter" for hierarchy "meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ihi.tdf
    Info: Found entity 1: cntr_ihi
Info: Elaborating entity "cntr_ihi" for hierarchy "meandr_counter:b2v_meander_inst|lpm_counter:LPM_COUNTER_component|cntr_ihi:auto_generated"
Info: Elaborating entity "sawtooth_breaker" for hierarchy "sawtooth_breaker:b2v_saw_break_inst"
Warning (10631): VHDL Process Statement warning at sawtooth_breaker.vhd(16): inferring latch(es) for signal or variable "asynchroniusbreak", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "asynchroniusbreak" at sawtooth_breaker.vhd(16)
Info: Elaborating entity "sawtooth" for hierarchy "sawtooth:b2v_saw_inst"
Info: Elaborating entity "lpm_counter" for hierarchy "sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rsh.tdf
    Info: Found entity 1: cntr_rsh
Info: Elaborating entity "cntr_rsh" for hierarchy "sawtooth:b2v_saw_inst|lpm_counter:LPM_COUNTER_component|cntr_rsh:auto_generated"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_block:b2v_frequency_counter_inst|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frequency_block:b2v_frequency_counter_inst|Div1"
Info: Elaborated megafunction instantiation "frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0"
Info: Instantiated megafunction "frequency_block:b2v_frequency_counter_inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "26"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_j8m.tdf
    Info: Found entity 1: lpm_divide_j8m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info: Found entity 1: sign_div_unsign_fnh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eue.tdf
    Info: Found entity 1: alt_u_div_eue
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info: Found entity 1: add_sub_kec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf
    Info: Found entity 1: add_sub_lec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf
    Info: Found entity 1: add_sub_mec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf
    Info: Found entity 1: add_sub_nec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf
    Info: Found entity 1: add_sub_oec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf
    Info: Found entity 1: add_sub_pec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qec.tdf
    Info: Found entity 1: add_sub_qec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_rec.tdf
    Info: Found entity 1: add_sub_rec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info: Found entity 1: add_sub_bdc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info: Found entity 1: add_sub_jec
Info: Elaborated megafunction instantiation "frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1"
Info: Instantiated megafunction "frequency_block:b2v_frequency_counter_inst|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8mo.tdf
    Info: Found entity 1: lpm_divide_8mo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_7dg.tdf
    Info: Found entity 1: abs_divider_7dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8ue.tdf
    Info: Found entity 1: alt_u_div_8ue
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_hk9.tdf
    Info: Found entity 1: lpm_abs_hk9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_ek9.tdf
    Info: Found entity 1: lpm_abs_ek9
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e6f.tdf
    Info: Found entity 1: add_sub_e6f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h6f.tdf
    Info: Found entity 1: add_sub_h6f
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1607 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 33 output pins
    Info: Implemented 1572 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 319 megabytes
    Info: Processing ended: Fri Dec 18 17:14:09 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


