Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  8 20:52:51 2023
| Host         : DESKTOP-KHCG46H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           37 |
| No           | No                    | Yes                    |              87 |           30 |
| No           | Yes                   | No                     |               6 |            5 |
| Yes          | No                    | No                     |              96 |           31 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |              50 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                            Enable Signal                                            |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                                                                                                     | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                3 |              3 |
|  clk_IBUF_BUFG                     |                                                                                                     | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                2 |              3 |
|  clk_IBUF_BUFG                     | UART_TX/bit_cnt                                                                                     | SegmentDisplay/rst_n                                                                                                              |                2 |              4 |
|  clk_IBUF_BUFG                     | UART_RX/p_1_in                                                                                      | SegmentDisplay/rst_n                                                                                                              |                1 |              4 |
|  clk_IBUF_BUFG                     | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                5 |             20 |
|  clk_IBUF_BUFG                     | UART_RX/rx_start                                                                                    | SegmentDisplay/rst_n                                                                                                              |                5 |             20 |
|  UART_ABR/freq_cap_reg[19]_i_2_n_0 |                                                                                                     |                                                                                                                                   |                9 |             20 |
|  clk_IBUF_BUFG                     | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | UART_Control/FIFO_UART/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                6 |             30 |
|  clk_IBUF_BUFG                     | UART_ABR/cap_state                                                                                  | SegmentDisplay/rst_n                                                                                                              |                8 |             32 |
|  clk_IBUF_BUFG                     | UART_ABR/sequence_cap[0][31]_i_1_n_0                                                                |                                                                                                                                   |               10 |             32 |
|  clk_IBUF_BUFG                     | UART_ABR/sequence_cap                                                                               |                                                                                                                                   |                9 |             32 |
|  clk_IBUF_BUFG                     | UART_ABR/sequence_cap[1][31]_i_1_n_0                                                                |                                                                                                                                   |               12 |             32 |
|  clk_IBUF_BUFG                     |                                                                                                     | SegmentDisplay/rst_n                                                                                                              |               30 |             87 |
|  clk_IBUF_BUFG                     |                                                                                                     |                                                                                                                                   |               28 |            141 |
+------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


