#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 16 14:44:59 2024
# Process ID: 25208
# Current directory: D:/vivado/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11156 D:\vivado\CPU_project\CPU_project.xpr
# Log file: D:/vivado/CPU_project/vivado.log
# Journal file: D:/vivado/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project/CPU_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 787.727 ; gain = 56.367
update_compile_order -fileset sources_1
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v] -no_script -reset -force -quiet
remove_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/vivado/CPU_project/prgrom32.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/prgrom32.coe' provided. It will be converted relative to IP Instance files '../../../../prgrom32.coe'
generate_target all [get_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
[Thu May 16 15:12:37 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/vivado/CPU_project/CPU_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v w ]
add_files -fileset sim_1 D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v
update_compile_order -fileset sim_1
set_property top Ifetch_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top IFetch [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net instruction is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:54]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1118.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net instruction is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:53]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1118.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net instruction is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:54]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1118.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Ifetch_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 16 15:35:47 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.ifc.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1118.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:30]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.ifc.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1119.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.ifc.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1119.984 ; gain = 0.000
set_property top top [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:38]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Branch is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:39]
ERROR: [VRFC 10-529] concurrent assignment to a non-net read_data1 is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.301 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.664 ; gain = 3.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Ifetch_sim/top/decoder/immgen/instruction}} 
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1138.238 ; gain = 1.797
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
save_wave_config {D:/vivado/CPU_project/Ifetch_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/vivado/CPU_project/Ifetch_sim_behav.wcfg
set_property xsim.view D:/vivado/CPU_project/Ifetch_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
ERROR: [VRFC 10-529] concurrent assignment to a non-net instruction is not permitted [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project D:/vivado/piano/piano.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/little_star.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/flower.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
current_project CPU_project
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -view {D:/vivado/CPU_project/Ifetch_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/vivado/CPU_project/Ifetch_sim_behav.wcfg
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1279.379 ; gain = 7.629
export_ip_user_files -of_objects  [get_files D:/vivado/CPU_project/Ifetch_sim_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivado/CPU_project/Ifetch_sim_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Ifetch_sim/top/decoder/immgen/instruction}} 
add_wave {{/Ifetch_sim/top/decoder/immgen/immediate}} 
add_wave {{/Ifetch_sim/top/decoder/immgen/opcode}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1283.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.180 ; gain = 0.527
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
ERROR: [VRFC 10-29] ALUMain expects 0 arguments [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:46]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1286.852 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1299.668 ; gain = 12.816
add_wave {{/Ifetch_sim/top/decoder/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.992 ; gain = 0.000
current_project piano
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.391 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/RF/read_data1}} 
add_wave {{/Ifetch_sim/top/decoder/RF/read_data2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port instruction [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:71]
ERROR: [VRFC 10-29] Decoder expects 11 arguments [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:60]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:73]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1304.105 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/RF/read_data1}} 
add_wave {{/Ifetch_sim/top/decoder/RF/read_data2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2458] undeclared symbol writeback, assumed default net type wire [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:60]
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port writeback [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:60]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port write_data [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:73]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.105 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/testrom.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/testrom.coe' provided. It will be converted relative to IP Instance files '../../../../testrom.coe'
generate_target all [get_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Fri May 17 20:09:17 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.848 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Ifetch_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 51.590 ; gain = 1.027
INFO: [Common 17-206] Exiting Webtalk at Fri May 17 20:10:21 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1331.848 ; gain = 0.000
add_wave {{/Ifetch_sim/top/if1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/test_rom.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/test_rom.coe' provided. It will be converted relative to IP Instance files '../../../../Test/uart_tools/test_rom.coe'
generate_target all [get_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Fri May 17 20:41:13 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.848 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.102 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Ifetch_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 19 10:46:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1442.395 ; gain = 0.000
add_wave {{/Ifetch_sim/top}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.395 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_slt.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/Test_slt.coe' provided. It will be converted relative to IP Instance files '../../../../Test/uart_tools/Test_slt.coe'
generate_target all [get_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Sun May 19 10:51:39 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Ifetch_sim/top/decoder/instruction}} 
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
add_wave {{/Ifetch_sim/top/alu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.367 ; gain = 13.117
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.570 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/test_R_U.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/test_R_U.coe' provided. It will be converted relative to IP Instance files '../../../../Test/uart_tools/test_R_U.coe'
generate_target all [get_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Sun May 19 11:57:07 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.172 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/alu/alumain/ALUResult}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/clk_generate.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/clk_generate.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/clk_generate.v] -no_script -reset -force -quiet
remove_files  D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/clk_generate.v
file delete -force D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/clk_generate.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/controller/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/PC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/old_clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 300 ns : File "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/clk_sim.v w ]
add_files -fileset sim_1 D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/clk_sim.v
update_compile_order -fileset sim_1
set_property top clk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj clk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/clk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot clk_sim_behav xil_defaultlib.clk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.clk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/xsim.dir/clk_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 19 14:51:38 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_sim_behav -key {Behavioral:sim_1:Functional:clk_sim} -tclbatch {clk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source clk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.172 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:02:50 . Memory (MB): peak = 1517.172 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property top Ifetch_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_18
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.172 ; gain = 0.000
add_wave {{/Ifetch_sim/top/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.172 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.172 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
open_project D:/vivado/piano/piano.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/little_star.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/flower.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
current_project CPU_project
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/debounce_button.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/debounce_button.v
update_compile_order -fileset sources_1
current_project piano
current_project CPU_project
current_project piano
current_project CPU_project
