Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:36 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.247        0.000                      0                 3732        0.082        0.000                      0                 3732        1.220        0.000                       0                  2032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.884ns (23.669%)  route 2.851ns (76.331%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.407 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.407    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[13]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.850ns (22.968%)  route 2.851ns (77.032%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.373 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.373    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[28]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.826ns (22.465%)  route 2.851ns (77.535%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.349 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.349    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[9]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.810ns (22.126%)  route 2.851ns (77.874%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.333 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.333    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[12]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.807ns (22.062%)  route 2.851ns (77.938%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.330 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.330    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[14]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.792ns (21.741%)  route 2.851ns (78.259%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.315 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.315    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[11]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.768ns (21.226%)  route 2.850ns (78.774%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.290 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.290    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[5]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.752ns (20.872%)  route 2.851ns (79.128%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.275 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.275    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[8]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.749ns (20.806%)  route 2.851ns (79.194%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.272 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.272    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[10]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.734ns (20.479%)  route 2.850ns (79.521%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.256 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[7]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X11Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[12]/Q
                         net (fo=1, routed)           0.056     0.440    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg_n_1_[12]
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X10Y134        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/r_stage_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X11Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]
    SLICE_X11Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X11Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.163%)  route 0.081ns (44.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X11Y129        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[15]/Q
                         net (fo=1, routed)           0.081     0.465    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[15]
    SLICE_X10Y129        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X10Y129        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y129        FDRE (Hold_fdre_C_D)         0.063     0.361    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/beta_reg_1710_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/beta_1_reg_1736_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.935%)  route 0.056ns (36.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y117         FDRE                                         r  bd_0_i/hls_inst/inst/beta_reg_1710_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/beta_reg_1710_reg[2]/Q
                         net (fo=1, routed)           0.056     0.440    bd_0_i/hls_inst/inst/beta_reg_1710_reg_n_1_[2]
    SLICE_X0Y117         FDRE                                         r  bd_0_i/hls_inst/inst/beta_1_reg_1736_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y117         FDRE                                         r  bd_0_i/hls_inst/inst/beta_1_reg_1736_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.033     0.331    bd_0_i/hls_inst/inst/beta_1_reg_1736_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[5]/Q
                         net (fo=1, routed)           0.055     0.456    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg_n_1_[5]
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.045     0.343    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[7]/Q
                         net (fo=1, routed)           0.055     0.456    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg_n_1_[7]
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.045     0.343    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[11]/Q
                         net (fo=1, routed)           0.055     0.456    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg_n_1_[11]
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[11]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.042     0.340    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[4]/Q
                         net (fo=1, routed)           0.055     0.456    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg_n_1_[4]
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/ap_clk
    SLICE_X12Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.038     0.336    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff4_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/dividend0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/dividend0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.551%)  route 0.094ns (42.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/ap_clk
    SLICE_X7Y128         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/dividend0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/dividend0_reg[3]/Q
                         net (fo=2, routed)           0.094     0.478    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/dividend0_reg_n_1_[3]
    SLICE_X6Y128         LUT3 (Prop_lut3_I2_O)        0.028     0.506 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/dividend0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.506    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/D[3]
    SLICE_X6Y128         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/dividend0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X6Y128         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/dividend0_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/dividend0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X15Y133        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[17]/Q
                         net (fo=3, routed)           0.095     0.478    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp[17]
    SLICE_X14Y133        LUT4 (Prop_lut4_I0_O)        0.028     0.506 r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     0.506    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp[18]_i_1_n_1
    SLICE_X14Y133        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/ap_clk
    SLICE_X14Y133        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/loop_imperfect_sdfYi_U5/loop_imperfect_sdfYi_div_U/loop_imperfect_sdfYi_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X1Y48    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X1Y49    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X0Y51    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X0Y50    bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]__0/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X11Y130  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[-1111111106]__0/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X11Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U3/loop_imperfect_mudEe_MulnS_0_U/buff3_reg[-1111111107]__0/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X23Y120  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff2[7]__0_i_2_psdsp_1/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X23Y118  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff2[7]__0_i_2_psdsp_10/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[2]_srl2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X10Y128  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff2_reg[-1111111111]__0/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         2.000       1.220      SLICE_X14Y124  bd_0_i/hls_inst/inst/loop_imperfect_mudEe_U1/loop_imperfect_mudEe_MulnS_0_U/buff0_reg[2]_srl2/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X3Y120   bd_0_i/hls_inst/inst/A_addr_reg_1705_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X3Y120   bd_0_i/hls_inst/inst/A_addr_reg_1705_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X3Y123   bd_0_i/hls_inst/inst/A_addr_reg_1705_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X3Y123   bd_0_i/hls_inst/inst/A_addr_reg_1705_reg[1]/C



