$date
	Tue Oct 22 09:37:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DMux_tb $end
$var wire 1 ! a_cmp $end
$var wire 1 " b_cmp $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 1 % fail $end
$var reg 1 & in $end
$var reg 1 ' sel $end
$scope module DMUX $end
$var wire 1 & in $end
$var wire 1 ' sel $end
$var wire 1 ( not_sel $end
$var wire 1 # b $end
$var wire 1 $ a $end
$scope module and_1 $end
$var wire 1 & a $end
$var wire 1 ) n_out $end
$var wire 1 $ out $end
$var wire 1 ( b $end
$upscope $end
$scope module and_2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * n_out $end
$var wire 1 # out $end
$upscope $end
$scope module not_1 $end
$var wire 1 ' in $end
$var wire 1 ( out $end
$scope module Nand_1 $end
$var wire 1 ' a $end
$var wire 1 ' b $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$upscope $end
$scope task check $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#1
0(
1'
#2
1$
0)
1!
1(
0'
1&
#3
0$
1#
1)
0!
0*
0(
1"
1'
#4
