
lab3_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002e8c  08002e8c  00012e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eac  08002eac  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08002eac  08002eac  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eac  08002eac  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eac  08002eac  00012eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002eb0  08002eb0  00012eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  2000006c  08002f20  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08002f20  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000978e  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bac  00000000  00000000  00029823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0002b3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002be80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc1  00000000  00000000  0002c828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc84  00000000  00000000  000434e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824d1  00000000  00000000  0004f16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d163e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e0  00000000  00000000  000d1694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e74 	.word	0x08002e74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08002e74 	.word	0x08002e74

0800014c <display7SEG_1>:
        0x07,  // 7
        0x7f,  // 8
        0x67   // 9
};

void display7SEG_1(uint8_t number){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, ((number>>0)&0x01)^0x01);
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	f003 0301 	and.w	r3, r3, #1
 800015c:	2b00      	cmp	r3, #0
 800015e:	bf0c      	ite	eq
 8000160:	2301      	moveq	r3, #1
 8000162:	2300      	movne	r3, #0
 8000164:	b2db      	uxtb	r3, r3
 8000166:	461a      	mov	r2, r3
 8000168:	2101      	movs	r1, #1
 800016a:	4830      	ldr	r0, [pc, #192]	; (800022c <display7SEG_1+0xe0>)
 800016c:	f001 fe59 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, ((number>>1)&0x01)^0x01);
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	085b      	lsrs	r3, r3, #1
 8000174:	b2db      	uxtb	r3, r3
 8000176:	f003 0301 	and.w	r3, r3, #1
 800017a:	2b00      	cmp	r3, #0
 800017c:	bf0c      	ite	eq
 800017e:	2301      	moveq	r3, #1
 8000180:	2300      	movne	r3, #0
 8000182:	b2db      	uxtb	r3, r3
 8000184:	461a      	mov	r2, r3
 8000186:	2102      	movs	r1, #2
 8000188:	4828      	ldr	r0, [pc, #160]	; (800022c <display7SEG_1+0xe0>)
 800018a:	f001 fe4a 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, ((number>>2)&0x01)^0x01);
 800018e:	79fb      	ldrb	r3, [r7, #7]
 8000190:	089b      	lsrs	r3, r3, #2
 8000192:	b2db      	uxtb	r3, r3
 8000194:	f003 0301 	and.w	r3, r3, #1
 8000198:	2b00      	cmp	r3, #0
 800019a:	bf0c      	ite	eq
 800019c:	2301      	moveq	r3, #1
 800019e:	2300      	movne	r3, #0
 80001a0:	b2db      	uxtb	r3, r3
 80001a2:	461a      	mov	r2, r3
 80001a4:	2104      	movs	r1, #4
 80001a6:	4821      	ldr	r0, [pc, #132]	; (800022c <display7SEG_1+0xe0>)
 80001a8:	f001 fe3b 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, ((number>>3)&0x01)^0x01);
 80001ac:	79fb      	ldrb	r3, [r7, #7]
 80001ae:	08db      	lsrs	r3, r3, #3
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	f003 0301 	and.w	r3, r3, #1
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	bf0c      	ite	eq
 80001ba:	2301      	moveq	r3, #1
 80001bc:	2300      	movne	r3, #0
 80001be:	b2db      	uxtb	r3, r3
 80001c0:	461a      	mov	r2, r3
 80001c2:	2108      	movs	r1, #8
 80001c4:	4819      	ldr	r0, [pc, #100]	; (800022c <display7SEG_1+0xe0>)
 80001c6:	f001 fe2c 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, ((number>>4)&0x01)^0x01);
 80001ca:	79fb      	ldrb	r3, [r7, #7]
 80001cc:	091b      	lsrs	r3, r3, #4
 80001ce:	b2db      	uxtb	r3, r3
 80001d0:	f003 0301 	and.w	r3, r3, #1
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	bf0c      	ite	eq
 80001d8:	2301      	moveq	r3, #1
 80001da:	2300      	movne	r3, #0
 80001dc:	b2db      	uxtb	r3, r3
 80001de:	461a      	mov	r2, r3
 80001e0:	2110      	movs	r1, #16
 80001e2:	4812      	ldr	r0, [pc, #72]	; (800022c <display7SEG_1+0xe0>)
 80001e4:	f001 fe1d 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, ((number>>5)&0x01)^0x01);
 80001e8:	79fb      	ldrb	r3, [r7, #7]
 80001ea:	095b      	lsrs	r3, r3, #5
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0301 	and.w	r3, r3, #1
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	bf0c      	ite	eq
 80001f6:	2301      	moveq	r3, #1
 80001f8:	2300      	movne	r3, #0
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	461a      	mov	r2, r3
 80001fe:	2120      	movs	r1, #32
 8000200:	480a      	ldr	r0, [pc, #40]	; (800022c <display7SEG_1+0xe0>)
 8000202:	f001 fe0e 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, ((number>>6)&0x01)^0x01);
 8000206:	79fb      	ldrb	r3, [r7, #7]
 8000208:	099b      	lsrs	r3, r3, #6
 800020a:	b2db      	uxtb	r3, r3
 800020c:	f003 0301 	and.w	r3, r3, #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	bf0c      	ite	eq
 8000214:	2301      	moveq	r3, #1
 8000216:	2300      	movne	r3, #0
 8000218:	b2db      	uxtb	r3, r3
 800021a:	461a      	mov	r2, r3
 800021c:	2140      	movs	r1, #64	; 0x40
 800021e:	4803      	ldr	r0, [pc, #12]	; (800022c <display7SEG_1+0xe0>)
 8000220:	f001 fdff 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000224:	bf00      	nop
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}
 800022c:	40010c00 	.word	0x40010c00

08000230 <getTimeAtIndex0>:

//}
int getTimeAtIndex0(int time) {
 8000230:	b480      	push	{r7}
 8000232:	b085      	sub	sp, #20
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	int temp = time/10;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	4a06      	ldr	r2, [pc, #24]	; (8000254 <getTimeAtIndex0+0x24>)
 800023c:	fb82 1203 	smull	r1, r2, r2, r3
 8000240:	1092      	asrs	r2, r2, #2
 8000242:	17db      	asrs	r3, r3, #31
 8000244:	1ad3      	subs	r3, r2, r3
 8000246:	60fb      	str	r3, [r7, #12]
	return temp;
 8000248:	68fb      	ldr	r3, [r7, #12]
}
 800024a:	4618      	mov	r0, r3
 800024c:	3714      	adds	r7, #20
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	66666667 	.word	0x66666667

08000258 <getTimeAtIndex1>:
int getTimeAtIndex1(int time) {
 8000258:	b480      	push	{r7}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
	return time%10;
 8000260:	687a      	ldr	r2, [r7, #4]
 8000262:	4b08      	ldr	r3, [pc, #32]	; (8000284 <getTimeAtIndex1+0x2c>)
 8000264:	fb83 1302 	smull	r1, r3, r3, r2
 8000268:	1099      	asrs	r1, r3, #2
 800026a:	17d3      	asrs	r3, r2, #31
 800026c:	1ac9      	subs	r1, r1, r3
 800026e:	460b      	mov	r3, r1
 8000270:	009b      	lsls	r3, r3, #2
 8000272:	440b      	add	r3, r1
 8000274:	005b      	lsls	r3, r3, #1
 8000276:	1ad1      	subs	r1, r2, r3
 8000278:	460b      	mov	r3, r1
}
 800027a:	4618      	mov	r0, r3
 800027c:	370c      	adds	r7, #12
 800027e:	46bd      	mov	sp, r7
 8000280:	bc80      	pop	{r7}
 8000282:	4770      	bx	lr
 8000284:	66666667 	.word	0x66666667

08000288 <fsm_automatic_run1>:
//			}
//			break;
//	}
//}

void fsm_automatic_run1() {
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	switch(LANE1_STATUS) { //for lane 1
 800028c:	4bb0      	ldr	r3, [pc, #704]	; (8000550 <fsm_automatic_run1+0x2c8>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	3b01      	subs	r3, #1
 8000292:	2b03      	cmp	r3, #3
 8000294:	f200 8197 	bhi.w	80005c6 <fsm_automatic_run1+0x33e>
 8000298:	a201      	add	r2, pc, #4	; (adr r2, 80002a0 <fsm_automatic_run1+0x18>)
 800029a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800029e:	bf00      	nop
 80002a0:	080002b1 	.word	0x080002b1
 80002a4:	080002db 	.word	0x080002db
 80002a8:	080003cb 	.word	0x080003cb
 80002ac:	080004b3 	.word	0x080004b3
		case LANE1_INIT:
			initTrafficLight1();
 80002b0:	f000 fb56 	bl	8000960 <initTrafficLight1>
			LANE1_STATUS = LANE1_RED;
 80002b4:	4ba6      	ldr	r3, [pc, #664]	; (8000550 <fsm_automatic_run1+0x2c8>)
 80002b6:	2202      	movs	r2, #2
 80002b8:	601a      	str	r2, [r3, #0]
			setTimer1(led_duration[0]*1000); //
 80002ba:	4ba6      	ldr	r3, [pc, #664]	; (8000554 <fsm_automatic_run1+0x2cc>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002c2:	fb02 f303 	mul.w	r3, r2, r3
 80002c6:	4618      	mov	r0, r3
 80002c8:	f001 f91c 	bl	8001504 <setTimer1>
			timer4_flag = 1;
 80002cc:	4ba2      	ldr	r3, [pc, #648]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	601a      	str	r2, [r3, #0]
			led7SegState = 1;
 80002d2:	4ba2      	ldr	r3, [pc, #648]	; (800055c <fsm_automatic_run1+0x2d4>)
 80002d4:	2201      	movs	r2, #1
 80002d6:	601a      	str	r2, [r3, #0]
			break;
 80002d8:	e17c      	b.n	80005d4 <fsm_automatic_run1+0x34c>
		case LANE1_RED:
			setTrafficRed1();
 80002da:	f000 fb6d 	bl	80009b8 <setTrafficRed1>

			if (timer4_flag == 1) {
 80002de:	4b9e      	ldr	r3, [pc, #632]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	d156      	bne.n	8000394 <fsm_automatic_run1+0x10c>
				switch(led7SegState) {
 80002e6:	4b9d      	ldr	r3, [pc, #628]	; (800055c <fsm_automatic_run1+0x2d4>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	3b01      	subs	r3, #1
 80002ec:	2b03      	cmp	r3, #3
 80002ee:	f200 816a 	bhi.w	80005c6 <fsm_automatic_run1+0x33e>
 80002f2:	a201      	add	r2, pc, #4	; (adr r2, 80002f8 <fsm_automatic_run1+0x70>)
 80002f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002f8:	08000309 	.word	0x08000309
 80002fc:	08000337 	.word	0x08000337
 8000300:	08000365 	.word	0x08000365
 8000304:	08000377 	.word	0x08000377
				case 1:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg1();
 8000308:	f000 ff70 	bl	80011ec <enableLed7Seg1>
						display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[0]-countDownRed1)]);
 800030c:	4b91      	ldr	r3, [pc, #580]	; (8000554 <fsm_automatic_run1+0x2cc>)
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	4b93      	ldr	r3, [pc, #588]	; (8000560 <fsm_automatic_run1+0x2d8>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	1ad3      	subs	r3, r2, r3
 8000316:	4618      	mov	r0, r3
 8000318:	f7ff ff8a 	bl	8000230 <getTimeAtIndex0>
 800031c:	4603      	mov	r3, r0
 800031e:	4a91      	ldr	r2, [pc, #580]	; (8000564 <fsm_automatic_run1+0x2dc>)
 8000320:	5cd3      	ldrb	r3, [r2, r3]
 8000322:	4618      	mov	r0, r3
 8000324:	f7ff ff12 	bl	800014c <display7SEG_1>
						setTimer4(250);
 8000328:	20fa      	movs	r0, #250	; 0xfa
 800032a:	f001 f93f 	bl	80015ac <setTimer4>
						led7SegState = 2;
 800032e:	4b8b      	ldr	r3, [pc, #556]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000330:	2202      	movs	r2, #2
 8000332:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000334:	e02d      	b.n	8000392 <fsm_automatic_run1+0x10a>
				case 2:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg2();
 8000336:	f000 ff77 	bl	8001228 <enableLed7Seg2>
						display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[0]-countDownRed1)]);
 800033a:	4b86      	ldr	r3, [pc, #536]	; (8000554 <fsm_automatic_run1+0x2cc>)
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	4b88      	ldr	r3, [pc, #544]	; (8000560 <fsm_automatic_run1+0x2d8>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	1ad3      	subs	r3, r2, r3
 8000344:	4618      	mov	r0, r3
 8000346:	f7ff ff87 	bl	8000258 <getTimeAtIndex1>
 800034a:	4603      	mov	r3, r0
 800034c:	4a85      	ldr	r2, [pc, #532]	; (8000564 <fsm_automatic_run1+0x2dc>)
 800034e:	5cd3      	ldrb	r3, [r2, r3]
 8000350:	4618      	mov	r0, r3
 8000352:	f7ff fefb 	bl	800014c <display7SEG_1>
						setTimer4(250);
 8000356:	20fa      	movs	r0, #250	; 0xfa
 8000358:	f001 f928 	bl	80015ac <setTimer4>
						led7SegState = 3;
 800035c:	4b7f      	ldr	r3, [pc, #508]	; (800055c <fsm_automatic_run1+0x2d4>)
 800035e:	2203      	movs	r2, #3
 8000360:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000362:	e016      	b.n	8000392 <fsm_automatic_run1+0x10a>
				case 3:
//					if (timer4_flag == 1) {
						enableLed7Seg3();
 8000364:	f000 ff7e 	bl	8001264 <enableLed7Seg3>
						setTimer4(250);
 8000368:	20fa      	movs	r0, #250	; 0xfa
 800036a:	f001 f91f 	bl	80015ac <setTimer4>
						led7SegState = 4;
 800036e:	4b7b      	ldr	r3, [pc, #492]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000370:	2204      	movs	r2, #4
 8000372:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000374:	e00d      	b.n	8000392 <fsm_automatic_run1+0x10a>
				case 4:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg4();
 8000376:	f000 ff93 	bl	80012a0 <enableLed7Seg4>
						countDownRed1++;
 800037a:	4b79      	ldr	r3, [pc, #484]	; (8000560 <fsm_automatic_run1+0x2d8>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	3301      	adds	r3, #1
 8000380:	4a77      	ldr	r2, [pc, #476]	; (8000560 <fsm_automatic_run1+0x2d8>)
 8000382:	6013      	str	r3, [r2, #0]
						setTimer4(250);
 8000384:	20fa      	movs	r0, #250	; 0xfa
 8000386:	f001 f911 	bl	80015ac <setTimer4>
						led7SegState = 1;
 800038a:	4b74      	ldr	r3, [pc, #464]	; (800055c <fsm_automatic_run1+0x2d4>)
 800038c:	2201      	movs	r2, #1
 800038e:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000390:	bf00      	nop
				}
				default:
					break;
 8000392:	e118      	b.n	80005c6 <fsm_automatic_run1+0x33e>
//					break;
//				default:
//					break;
//				}
//			}
			if(timer1_flag == 1) {
 8000394:	4b74      	ldr	r3, [pc, #464]	; (8000568 <fsm_automatic_run1+0x2e0>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2b01      	cmp	r3, #1
 800039a:	f040 8116 	bne.w	80005ca <fsm_automatic_run1+0x342>
				setTimer1(led_duration[2]*1000); //
 800039e:	4b6d      	ldr	r3, [pc, #436]	; (8000554 <fsm_automatic_run1+0x2cc>)
 80003a0:	689b      	ldr	r3, [r3, #8]
 80003a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003a6:	fb02 f303 	mul.w	r3, r2, r3
 80003aa:	4618      	mov	r0, r3
 80003ac:	f001 f8aa 	bl	8001504 <setTimer1>
				LANE1_STATUS = LANE1_GREEN;
 80003b0:	4b67      	ldr	r3, [pc, #412]	; (8000550 <fsm_automatic_run1+0x2c8>)
 80003b2:	2203      	movs	r2, #3
 80003b4:	601a      	str	r2, [r3, #0]
				countDownRed1 = 0; //reset
 80003b6:	4b6a      	ldr	r3, [pc, #424]	; (8000560 <fsm_automatic_run1+0x2d8>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
				timer4_flag = 1;
 80003bc:	4b66      	ldr	r3, [pc, #408]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
				led7SegState = 1; //
 80003c2:	4b66      	ldr	r3, [pc, #408]	; (800055c <fsm_automatic_run1+0x2d4>)
 80003c4:	2201      	movs	r2, #1
 80003c6:	601a      	str	r2, [r3, #0]
//				setTimer3(500);
			}
			break;
 80003c8:	e0ff      	b.n	80005ca <fsm_automatic_run1+0x342>
		case LANE1_GREEN:
			setTrafficGreen1();
 80003ca:	f000 fb21 	bl	8000a10 <setTrafficGreen1>
//					break;
//				}
//			}


			if (timer4_flag == 1) {
 80003ce:	4b62      	ldr	r3, [pc, #392]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d151      	bne.n	800047a <fsm_automatic_run1+0x1f2>
				switch(led7SegState) {
 80003d6:	4b61      	ldr	r3, [pc, #388]	; (800055c <fsm_automatic_run1+0x2d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	3b01      	subs	r3, #1
 80003dc:	2b03      	cmp	r3, #3
 80003de:	d84d      	bhi.n	800047c <fsm_automatic_run1+0x1f4>
 80003e0:	a201      	add	r2, pc, #4	; (adr r2, 80003e8 <fsm_automatic_run1+0x160>)
 80003e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003e6:	bf00      	nop
 80003e8:	080003f9 	.word	0x080003f9
 80003ec:	08000427 	.word	0x08000427
 80003f0:	08000455 	.word	0x08000455
 80003f4:	08000463 	.word	0x08000463
				case 1:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg1();
 80003f8:	f000 fef8 	bl	80011ec <enableLed7Seg1>
						display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[2]-countDownGreen1)]);
 80003fc:	4b55      	ldr	r3, [pc, #340]	; (8000554 <fsm_automatic_run1+0x2cc>)
 80003fe:	689a      	ldr	r2, [r3, #8]
 8000400:	4b5a      	ldr	r3, [pc, #360]	; (800056c <fsm_automatic_run1+0x2e4>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	1ad3      	subs	r3, r2, r3
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ff12 	bl	8000230 <getTimeAtIndex0>
 800040c:	4603      	mov	r3, r0
 800040e:	4a55      	ldr	r2, [pc, #340]	; (8000564 <fsm_automatic_run1+0x2dc>)
 8000410:	5cd3      	ldrb	r3, [r2, r3]
 8000412:	4618      	mov	r0, r3
 8000414:	f7ff fe9a 	bl	800014c <display7SEG_1>
						setTimer4(250);
 8000418:	20fa      	movs	r0, #250	; 0xfa
 800041a:	f001 f8c7 	bl	80015ac <setTimer4>
						led7SegState = 2;
 800041e:	4b4f      	ldr	r3, [pc, #316]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000420:	2202      	movs	r2, #2
 8000422:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000424:	e02a      	b.n	800047c <fsm_automatic_run1+0x1f4>
				case 2:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg2();
 8000426:	f000 feff 	bl	8001228 <enableLed7Seg2>
						display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[2]-countDownGreen1)]);
 800042a:	4b4a      	ldr	r3, [pc, #296]	; (8000554 <fsm_automatic_run1+0x2cc>)
 800042c:	689a      	ldr	r2, [r3, #8]
 800042e:	4b4f      	ldr	r3, [pc, #316]	; (800056c <fsm_automatic_run1+0x2e4>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	1ad3      	subs	r3, r2, r3
 8000434:	4618      	mov	r0, r3
 8000436:	f7ff ff0f 	bl	8000258 <getTimeAtIndex1>
 800043a:	4603      	mov	r3, r0
 800043c:	4a49      	ldr	r2, [pc, #292]	; (8000564 <fsm_automatic_run1+0x2dc>)
 800043e:	5cd3      	ldrb	r3, [r2, r3]
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff fe83 	bl	800014c <display7SEG_1>
						setTimer4(250);
 8000446:	20fa      	movs	r0, #250	; 0xfa
 8000448:	f001 f8b0 	bl	80015ac <setTimer4>
						led7SegState = 3;
 800044c:	4b43      	ldr	r3, [pc, #268]	; (800055c <fsm_automatic_run1+0x2d4>)
 800044e:	2203      	movs	r2, #3
 8000450:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000452:	e013      	b.n	800047c <fsm_automatic_run1+0x1f4>
				case 3:
//					if (timer4_flag == 1) {
//						enableLed7Seg3();
						setTimer4(250);
 8000454:	20fa      	movs	r0, #250	; 0xfa
 8000456:	f001 f8a9 	bl	80015ac <setTimer4>
						led7SegState = 4;
 800045a:	4b40      	ldr	r3, [pc, #256]	; (800055c <fsm_automatic_run1+0x2d4>)
 800045c:	2204      	movs	r2, #4
 800045e:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000460:	e00c      	b.n	800047c <fsm_automatic_run1+0x1f4>
				case 4:
					//todo
//					if (timer4_flag == 1) {
//						enableLed7Seg4();
						countDownGreen1++;
 8000462:	4b42      	ldr	r3, [pc, #264]	; (800056c <fsm_automatic_run1+0x2e4>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	3301      	adds	r3, #1
 8000468:	4a40      	ldr	r2, [pc, #256]	; (800056c <fsm_automatic_run1+0x2e4>)
 800046a:	6013      	str	r3, [r2, #0]
						setTimer4(250);
 800046c:	20fa      	movs	r0, #250	; 0xfa
 800046e:	f001 f89d 	bl	80015ac <setTimer4>
						led7SegState = 1;
 8000472:	4b3a      	ldr	r3, [pc, #232]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000474:	2201      	movs	r2, #1
 8000476:	601a      	str	r2, [r3, #0]
//					}
					break;
 8000478:	e000      	b.n	800047c <fsm_automatic_run1+0x1f4>
				}
			}
 800047a:	bf00      	nop


			if(timer1_flag == 1) {
 800047c:	4b3a      	ldr	r3, [pc, #232]	; (8000568 <fsm_automatic_run1+0x2e0>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	f040 80a4 	bne.w	80005ce <fsm_automatic_run1+0x346>
				setTimer1(led_duration[1]*1000); //
 8000486:	4b33      	ldr	r3, [pc, #204]	; (8000554 <fsm_automatic_run1+0x2cc>)
 8000488:	685b      	ldr	r3, [r3, #4]
 800048a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800048e:	fb02 f303 	mul.w	r3, r2, r3
 8000492:	4618      	mov	r0, r3
 8000494:	f001 f836 	bl	8001504 <setTimer1>
				LANE1_STATUS = LANE1_YELLOW;
 8000498:	4b2d      	ldr	r3, [pc, #180]	; (8000550 <fsm_automatic_run1+0x2c8>)
 800049a:	2204      	movs	r2, #4
 800049c:	601a      	str	r2, [r3, #0]
				countDownGreen1 = 0; //reset
 800049e:	4b33      	ldr	r3, [pc, #204]	; (800056c <fsm_automatic_run1+0x2e4>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
				timer4_flag = 1;
 80004a4:	4b2c      	ldr	r3, [pc, #176]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	601a      	str	r2, [r3, #0]
				led7SegState = 1;//
 80004aa:	4b2c      	ldr	r3, [pc, #176]	; (800055c <fsm_automatic_run1+0x2d4>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	601a      	str	r2, [r3, #0]
//				setTimer3(500);
			}
			break;
 80004b0:	e08d      	b.n	80005ce <fsm_automatic_run1+0x346>

		case LANE1_YELLOW:
			setTrafficYellow1();
 80004b2:	f000 fad9 	bl	8000a68 <setTrafficYellow1>
//					break;
//				}
//			}


			if (timer4_flag == 1) {
 80004b6:	4b28      	ldr	r3, [pc, #160]	; (8000558 <fsm_automatic_run1+0x2d0>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d168      	bne.n	8000590 <fsm_automatic_run1+0x308>
				switch(led7SegState) {
 80004be:	4b27      	ldr	r3, [pc, #156]	; (800055c <fsm_automatic_run1+0x2d4>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	3b01      	subs	r3, #1
 80004c4:	2b03      	cmp	r3, #3
 80004c6:	d864      	bhi.n	8000592 <fsm_automatic_run1+0x30a>
 80004c8:	a201      	add	r2, pc, #4	; (adr r2, 80004d0 <fsm_automatic_run1+0x248>)
 80004ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004ce:	bf00      	nop
 80004d0:	080004e1 	.word	0x080004e1
 80004d4:	0800050f 	.word	0x0800050f
 80004d8:	0800053d 	.word	0x0800053d
 80004dc:	08000575 	.word	0x08000575
				case 1:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg1();
 80004e0:	f000 fe84 	bl	80011ec <enableLed7Seg1>
						display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[1]-countDownYellow1)]);
 80004e4:	4b1b      	ldr	r3, [pc, #108]	; (8000554 <fsm_automatic_run1+0x2cc>)
 80004e6:	685a      	ldr	r2, [r3, #4]
 80004e8:	4b21      	ldr	r3, [pc, #132]	; (8000570 <fsm_automatic_run1+0x2e8>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	1ad3      	subs	r3, r2, r3
 80004ee:	4618      	mov	r0, r3
 80004f0:	f7ff fe9e 	bl	8000230 <getTimeAtIndex0>
 80004f4:	4603      	mov	r3, r0
 80004f6:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <fsm_automatic_run1+0x2dc>)
 80004f8:	5cd3      	ldrb	r3, [r2, r3]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff fe26 	bl	800014c <display7SEG_1>
						setTimer4(250);
 8000500:	20fa      	movs	r0, #250	; 0xfa
 8000502:	f001 f853 	bl	80015ac <setTimer4>
						led7SegState = 2;
 8000506:	4b15      	ldr	r3, [pc, #84]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000508:	2202      	movs	r2, #2
 800050a:	601a      	str	r2, [r3, #0]
//					}
					break;
 800050c:	e041      	b.n	8000592 <fsm_automatic_run1+0x30a>
				case 2:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg2();
 800050e:	f000 fe8b 	bl	8001228 <enableLed7Seg2>
						display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[1]-countDownYellow1)]);
 8000512:	4b10      	ldr	r3, [pc, #64]	; (8000554 <fsm_automatic_run1+0x2cc>)
 8000514:	685a      	ldr	r2, [r3, #4]
 8000516:	4b16      	ldr	r3, [pc, #88]	; (8000570 <fsm_automatic_run1+0x2e8>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	4618      	mov	r0, r3
 800051e:	f7ff fe9b 	bl	8000258 <getTimeAtIndex1>
 8000522:	4603      	mov	r3, r0
 8000524:	4a0f      	ldr	r2, [pc, #60]	; (8000564 <fsm_automatic_run1+0x2dc>)
 8000526:	5cd3      	ldrb	r3, [r2, r3]
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff fe0f 	bl	800014c <display7SEG_1>
						setTimer4(250);
 800052e:	20fa      	movs	r0, #250	; 0xfa
 8000530:	f001 f83c 	bl	80015ac <setTimer4>
						led7SegState = 3;
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000536:	2203      	movs	r2, #3
 8000538:	601a      	str	r2, [r3, #0]
//					}
					break;
 800053a:	e02a      	b.n	8000592 <fsm_automatic_run1+0x30a>
				case 3:
//					if (timer4_flag == 1) {
						enableLed7Seg3();
 800053c:	f000 fe92 	bl	8001264 <enableLed7Seg3>
						setTimer4(250);
 8000540:	20fa      	movs	r0, #250	; 0xfa
 8000542:	f001 f833 	bl	80015ac <setTimer4>
						led7SegState = 4;
 8000546:	4b05      	ldr	r3, [pc, #20]	; (800055c <fsm_automatic_run1+0x2d4>)
 8000548:	2204      	movs	r2, #4
 800054a:	601a      	str	r2, [r3, #0]
//					}
					break;
 800054c:	e021      	b.n	8000592 <fsm_automatic_run1+0x30a>
 800054e:	bf00      	nop
 8000550:	20000020 	.word	0x20000020
 8000554:	2000000c 	.word	0x2000000c
 8000558:	200000d8 	.word	0x200000d8
 800055c:	20000018 	.word	0x20000018
 8000560:	20000088 	.word	0x20000088
 8000564:	20000000 	.word	0x20000000
 8000568:	200000c0 	.word	0x200000c0
 800056c:	20000090 	.word	0x20000090
 8000570:	2000008c 	.word	0x2000008c
				case 4:
					//todo
//					if (timer4_flag == 1) {
						enableLed7Seg4();
 8000574:	f000 fe94 	bl	80012a0 <enableLed7Seg4>
						countDownYellow1++;
 8000578:	4b17      	ldr	r3, [pc, #92]	; (80005d8 <fsm_automatic_run1+0x350>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	3301      	adds	r3, #1
 800057e:	4a16      	ldr	r2, [pc, #88]	; (80005d8 <fsm_automatic_run1+0x350>)
 8000580:	6013      	str	r3, [r2, #0]
						setTimer4(250);
 8000582:	20fa      	movs	r0, #250	; 0xfa
 8000584:	f001 f812 	bl	80015ac <setTimer4>
						led7SegState = 1;
 8000588:	4b14      	ldr	r3, [pc, #80]	; (80005dc <fsm_automatic_run1+0x354>)
 800058a:	2201      	movs	r2, #1
 800058c:	601a      	str	r2, [r3, #0]
//					}
					break;
 800058e:	e000      	b.n	8000592 <fsm_automatic_run1+0x30a>
				}
			}
 8000590:	bf00      	nop


			if(timer1_flag == 1) {
 8000592:	4b13      	ldr	r3, [pc, #76]	; (80005e0 <fsm_automatic_run1+0x358>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	2b01      	cmp	r3, #1
 8000598:	d11b      	bne.n	80005d2 <fsm_automatic_run1+0x34a>
				setTimer1(led_duration[0]*1000); //
 800059a:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <fsm_automatic_run1+0x35c>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005a2:	fb02 f303 	mul.w	r3, r2, r3
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 ffac 	bl	8001504 <setTimer1>
				LANE1_STATUS = LANE1_RED;
 80005ac:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <fsm_automatic_run1+0x360>)
 80005ae:	2202      	movs	r2, #2
 80005b0:	601a      	str	r2, [r3, #0]
				countDownYellow1 = 0; //reset
 80005b2:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <fsm_automatic_run1+0x350>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
				timer4_flag = 1;
 80005b8:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <fsm_automatic_run1+0x364>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	601a      	str	r2, [r3, #0]
				led7SegState = 1;//
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <fsm_automatic_run1+0x354>)
 80005c0:	2201      	movs	r2, #1
 80005c2:	601a      	str	r2, [r3, #0]
//				setTimer3(500);
			}
			break;
 80005c4:	e005      	b.n	80005d2 <fsm_automatic_run1+0x34a>
					break;
 80005c6:	bf00      	nop
 80005c8:	e004      	b.n	80005d4 <fsm_automatic_run1+0x34c>
			break;
 80005ca:	bf00      	nop
 80005cc:	e002      	b.n	80005d4 <fsm_automatic_run1+0x34c>
			break;
 80005ce:	bf00      	nop
 80005d0:	e000      	b.n	80005d4 <fsm_automatic_run1+0x34c>
			break;
 80005d2:	bf00      	nop
	}
}
 80005d4:	bf00      	nop
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	20000018 	.word	0x20000018
 80005e0:	200000c0 	.word	0x200000c0
 80005e4:	2000000c 	.word	0x2000000c
 80005e8:	20000020 	.word	0x20000020
 80005ec:	200000d8 	.word	0x200000d8

080005f0 <fsm_automatic_run2>:

void fsm_automatic_run2() {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	switch(LANE2_STATUS) { //for lane 2
 80005f4:	4bab      	ldr	r3, [pc, #684]	; (80008a4 <fsm_automatic_run2+0x2b4>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	3b0b      	subs	r3, #11
 80005fa:	2b03      	cmp	r3, #3
 80005fc:	f200 81a0 	bhi.w	8000940 <fsm_automatic_run2+0x350>
 8000600:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <fsm_automatic_run2+0x18>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	08000619 	.word	0x08000619
 800060c:	08000643 	.word	0x08000643
 8000610:	08000733 	.word	0x08000733
 8000614:	08000823 	.word	0x08000823
		case LANE2_INIT:
			initTrafficLight2();
 8000618:	f000 f9b8 	bl	800098c <initTrafficLight2>
			LANE2_STATUS = LANE2_GREEN;
 800061c:	4ba1      	ldr	r3, [pc, #644]	; (80008a4 <fsm_automatic_run2+0x2b4>)
 800061e:	220d      	movs	r2, #13
 8000620:	601a      	str	r2, [r3, #0]
			setTimer2(led_duration[2]*1000);
 8000622:	4ba1      	ldr	r3, [pc, #644]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800062a:	fb02 f303 	mul.w	r3, r2, r3
 800062e:	4618      	mov	r0, r3
 8000630:	f000 ff84 	bl	800153c <setTimer2>
			timer3_flag = 1; //
 8000634:	4b9d      	ldr	r3, [pc, #628]	; (80008ac <fsm_automatic_run2+0x2bc>)
 8000636:	2201      	movs	r2, #1
 8000638:	601a      	str	r2, [r3, #0]
			led7SegState2 = 1;
 800063a:	4b9d      	ldr	r3, [pc, #628]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800063c:	2201      	movs	r2, #1
 800063e:	601a      	str	r2, [r3, #0]
			break;
 8000640:	e17e      	b.n	8000940 <fsm_automatic_run2+0x350>
		case LANE2_RED:
			setTrafficRed2();
 8000642:	f000 f9cf 	bl	80009e4 <setTrafficRed2>
//					break;
//				default:
//					break;
//				}
//			}
			if (timer3_flag == 1) {
 8000646:	4b99      	ldr	r3, [pc, #612]	; (80008ac <fsm_automatic_run2+0x2bc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d155      	bne.n	80006fa <fsm_automatic_run2+0x10a>
				switch(led7SegState2) {
 800064e:	4b98      	ldr	r3, [pc, #608]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3b01      	subs	r3, #1
 8000654:	2b03      	cmp	r3, #3
 8000656:	d851      	bhi.n	80006fc <fsm_automatic_run2+0x10c>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <fsm_automatic_run2+0x70>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000671 	.word	0x08000671
 8000664:	08000683 	.word	0x08000683
 8000668:	08000695 	.word	0x08000695
 800066c:	080006c3 	.word	0x080006c3
				case 1:
					//todo
									enableLed7Seg1();
 8000670:	f000 fdbc 	bl	80011ec <enableLed7Seg1>
						setTimer3(250);
 8000674:	20fa      	movs	r0, #250	; 0xfa
 8000676:	f000 ff7d 	bl	8001574 <setTimer3>
						led7SegState2 = 2;
 800067a:	4b8d      	ldr	r3, [pc, #564]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800067c:	2202      	movs	r2, #2
 800067e:	601a      	str	r2, [r3, #0]
					break;
 8000680:	e03c      	b.n	80006fc <fsm_automatic_run2+0x10c>
				case 2:
					//todo
									enableLed7Seg2();
 8000682:	f000 fdd1 	bl	8001228 <enableLed7Seg2>
						setTimer3(250);
 8000686:	20fa      	movs	r0, #250	; 0xfa
 8000688:	f000 ff74 	bl	8001574 <setTimer3>
						led7SegState2 = 3;
 800068c:	4b88      	ldr	r3, [pc, #544]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800068e:	2203      	movs	r2, #3
 8000690:	601a      	str	r2, [r3, #0]
					break;
 8000692:	e033      	b.n	80006fc <fsm_automatic_run2+0x10c>
				case 3:
						display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[0]-countDownRed2)]);
 8000694:	4b84      	ldr	r3, [pc, #528]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	4b86      	ldr	r3, [pc, #536]	; (80008b4 <fsm_automatic_run2+0x2c4>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f7ff fdc6 	bl	8000230 <getTimeAtIndex0>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4a84      	ldr	r2, [pc, #528]	; (80008b8 <fsm_automatic_run2+0x2c8>)
 80006a8:	5cd3      	ldrb	r3, [r2, r3]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff fd4e 	bl	800014c <display7SEG_1>
						enableLed7Seg3();
 80006b0:	f000 fdd8 	bl	8001264 <enableLed7Seg3>
						setTimer3(250);
 80006b4:	20fa      	movs	r0, #250	; 0xfa
 80006b6:	f000 ff5d 	bl	8001574 <setTimer3>
						led7SegState2 = 4;
 80006ba:	4b7d      	ldr	r3, [pc, #500]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 80006bc:	2204      	movs	r2, #4
 80006be:	601a      	str	r2, [r3, #0]
					break;
 80006c0:	e01c      	b.n	80006fc <fsm_automatic_run2+0x10c>
				case 4:
					//todo
						display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[0]-countDownRed2)]);
 80006c2:	4b79      	ldr	r3, [pc, #484]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	4b7b      	ldr	r3, [pc, #492]	; (80008b4 <fsm_automatic_run2+0x2c4>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff fdc3 	bl	8000258 <getTimeAtIndex1>
 80006d2:	4603      	mov	r3, r0
 80006d4:	4a78      	ldr	r2, [pc, #480]	; (80008b8 <fsm_automatic_run2+0x2c8>)
 80006d6:	5cd3      	ldrb	r3, [r2, r3]
 80006d8:	4618      	mov	r0, r3
 80006da:	f7ff fd37 	bl	800014c <display7SEG_1>
						enableLed7Seg4();
 80006de:	f000 fddf 	bl	80012a0 <enableLed7Seg4>
						countDownRed2++;
 80006e2:	4b74      	ldr	r3, [pc, #464]	; (80008b4 <fsm_automatic_run2+0x2c4>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	3301      	adds	r3, #1
 80006e8:	4a72      	ldr	r2, [pc, #456]	; (80008b4 <fsm_automatic_run2+0x2c4>)
 80006ea:	6013      	str	r3, [r2, #0]
						setTimer3(250);
 80006ec:	20fa      	movs	r0, #250	; 0xfa
 80006ee:	f000 ff41 	bl	8001574 <setTimer3>
						led7SegState2 = 1;
 80006f2:	4b6f      	ldr	r3, [pc, #444]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	601a      	str	r2, [r3, #0]
					break;
 80006f8:	e000      	b.n	80006fc <fsm_automatic_run2+0x10c>
				}
			}
 80006fa:	bf00      	nop
			if(timer2_flag == 1) {
 80006fc:	4b6f      	ldr	r3, [pc, #444]	; (80008bc <fsm_automatic_run2+0x2cc>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2b01      	cmp	r3, #1
 8000702:	f040 8118 	bne.w	8000936 <fsm_automatic_run2+0x346>
				setTimer2(led_duration[2]*1000);
 8000706:	4b68      	ldr	r3, [pc, #416]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 8000708:	689b      	ldr	r3, [r3, #8]
 800070a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800070e:	fb02 f303 	mul.w	r3, r2, r3
 8000712:	4618      	mov	r0, r3
 8000714:	f000 ff12 	bl	800153c <setTimer2>
				LANE2_STATUS = LANE2_GREEN;
 8000718:	4b62      	ldr	r3, [pc, #392]	; (80008a4 <fsm_automatic_run2+0x2b4>)
 800071a:	220d      	movs	r2, #13
 800071c:	601a      	str	r2, [r3, #0]
				countDownRed2 = 0; //reset
 800071e:	4b65      	ldr	r3, [pc, #404]	; (80008b4 <fsm_automatic_run2+0x2c4>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
				led7SegState2 = 1; //
 8000724:	4b62      	ldr	r3, [pc, #392]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 8000726:	2201      	movs	r2, #1
 8000728:	601a      	str	r2, [r3, #0]
//				setTimer3(750);
				timer3_flag = 1;
 800072a:	4b60      	ldr	r3, [pc, #384]	; (80008ac <fsm_automatic_run2+0x2bc>)
 800072c:	2201      	movs	r2, #1
 800072e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000730:	e101      	b.n	8000936 <fsm_automatic_run2+0x346>
		case LANE2_GREEN:
			setTrafficGreen2();
 8000732:	f000 f983 	bl	8000a3c <setTrafficGreen2>
//					break;
//				}
//			}


						if (timer3_flag == 1) {
 8000736:	4b5d      	ldr	r3, [pc, #372]	; (80008ac <fsm_automatic_run2+0x2bc>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	2b01      	cmp	r3, #1
 800073c:	d155      	bne.n	80007ea <fsm_automatic_run2+0x1fa>
							switch(led7SegState2) {
 800073e:	4b5c      	ldr	r3, [pc, #368]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	3b01      	subs	r3, #1
 8000744:	2b03      	cmp	r3, #3
 8000746:	d851      	bhi.n	80007ec <fsm_automatic_run2+0x1fc>
 8000748:	a201      	add	r2, pc, #4	; (adr r2, 8000750 <fsm_automatic_run2+0x160>)
 800074a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800074e:	bf00      	nop
 8000750:	08000761 	.word	0x08000761
 8000754:	08000773 	.word	0x08000773
 8000758:	08000785 	.word	0x08000785
 800075c:	080007b3 	.word	0x080007b3
							case 1:
								//todo
									enableLed7Seg1();
 8000760:	f000 fd44 	bl	80011ec <enableLed7Seg1>
									setTimer3(250);
 8000764:	20fa      	movs	r0, #250	; 0xfa
 8000766:	f000 ff05 	bl	8001574 <setTimer3>
									led7SegState2 = 2;
 800076a:	4b51      	ldr	r3, [pc, #324]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800076c:	2202      	movs	r2, #2
 800076e:	601a      	str	r2, [r3, #0]
								break;
 8000770:	e03c      	b.n	80007ec <fsm_automatic_run2+0x1fc>
							case 2:
								//todo
									enableLed7Seg2();
 8000772:	f000 fd59 	bl	8001228 <enableLed7Seg2>
									setTimer3(250);
 8000776:	20fa      	movs	r0, #250	; 0xfa
 8000778:	f000 fefc 	bl	8001574 <setTimer3>
									led7SegState2 = 3;
 800077c:	4b4c      	ldr	r3, [pc, #304]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800077e:	2203      	movs	r2, #3
 8000780:	601a      	str	r2, [r3, #0]
								break;
 8000782:	e033      	b.n	80007ec <fsm_automatic_run2+0x1fc>
							case 3:
									display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[2]-countDownGreen2)]);
 8000784:	4b48      	ldr	r3, [pc, #288]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 8000786:	689a      	ldr	r2, [r3, #8]
 8000788:	4b4d      	ldr	r3, [pc, #308]	; (80008c0 <fsm_automatic_run2+0x2d0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff fd4e 	bl	8000230 <getTimeAtIndex0>
 8000794:	4603      	mov	r3, r0
 8000796:	4a48      	ldr	r2, [pc, #288]	; (80008b8 <fsm_automatic_run2+0x2c8>)
 8000798:	5cd3      	ldrb	r3, [r2, r3]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff fcd6 	bl	800014c <display7SEG_1>
									enableLed7Seg3();
 80007a0:	f000 fd60 	bl	8001264 <enableLed7Seg3>
									setTimer3(250);
 80007a4:	20fa      	movs	r0, #250	; 0xfa
 80007a6:	f000 fee5 	bl	8001574 <setTimer3>
									led7SegState2 = 4;
 80007aa:	4b41      	ldr	r3, [pc, #260]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 80007ac:	2204      	movs	r2, #4
 80007ae:	601a      	str	r2, [r3, #0]
								break;
 80007b0:	e01c      	b.n	80007ec <fsm_automatic_run2+0x1fc>
							case 4:
								//todo
									display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[2]-countDownGreen2)]);
 80007b2:	4b3d      	ldr	r3, [pc, #244]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 80007b4:	689a      	ldr	r2, [r3, #8]
 80007b6:	4b42      	ldr	r3, [pc, #264]	; (80008c0 <fsm_automatic_run2+0x2d0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff fd4b 	bl	8000258 <getTimeAtIndex1>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4a3c      	ldr	r2, [pc, #240]	; (80008b8 <fsm_automatic_run2+0x2c8>)
 80007c6:	5cd3      	ldrb	r3, [r2, r3]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff fcbf 	bl	800014c <display7SEG_1>
									enableLed7Seg4();
 80007ce:	f000 fd67 	bl	80012a0 <enableLed7Seg4>
									countDownGreen2++;
 80007d2:	4b3b      	ldr	r3, [pc, #236]	; (80008c0 <fsm_automatic_run2+0x2d0>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	3301      	adds	r3, #1
 80007d8:	4a39      	ldr	r2, [pc, #228]	; (80008c0 <fsm_automatic_run2+0x2d0>)
 80007da:	6013      	str	r3, [r2, #0]
									setTimer3(250);
 80007dc:	20fa      	movs	r0, #250	; 0xfa
 80007de:	f000 fec9 	bl	8001574 <setTimer3>
									led7SegState2 = 1;
 80007e2:	4b33      	ldr	r3, [pc, #204]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	601a      	str	r2, [r3, #0]
								break;
 80007e8:	e000      	b.n	80007ec <fsm_automatic_run2+0x1fc>
							}
						}
 80007ea:	bf00      	nop



			if(timer2_flag == 1) {
 80007ec:	4b33      	ldr	r3, [pc, #204]	; (80008bc <fsm_automatic_run2+0x2cc>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	f040 80a2 	bne.w	800093a <fsm_automatic_run2+0x34a>
				setTimer2(led_duration[1]*1000); //
 80007f6:	4b2c      	ldr	r3, [pc, #176]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007fe:	fb02 f303 	mul.w	r3, r2, r3
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fe9a 	bl	800153c <setTimer2>
				LANE2_STATUS = LANE2_YELLOW;
 8000808:	4b26      	ldr	r3, [pc, #152]	; (80008a4 <fsm_automatic_run2+0x2b4>)
 800080a:	220e      	movs	r2, #14
 800080c:	601a      	str	r2, [r3, #0]
				countDownGreen2 = 0; //reset
 800080e:	4b2c      	ldr	r3, [pc, #176]	; (80008c0 <fsm_automatic_run2+0x2d0>)
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
				led7SegState2 = 1;//
 8000814:	4b26      	ldr	r3, [pc, #152]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 8000816:	2201      	movs	r2, #1
 8000818:	601a      	str	r2, [r3, #0]
//				setTimer3(750);
				timer3_flag = 1;
 800081a:	4b24      	ldr	r3, [pc, #144]	; (80008ac <fsm_automatic_run2+0x2bc>)
 800081c:	2201      	movs	r2, #1
 800081e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000820:	e08b      	b.n	800093a <fsm_automatic_run2+0x34a>

		case LANE2_YELLOW:
			setTrafficYellow2();
 8000822:	f000 f937 	bl	8000a94 <setTrafficYellow2>
//					led7SegState2 = 1;
//					break;
//				}
//			}

			if (timer3_flag == 1) {
 8000826:	4b21      	ldr	r3, [pc, #132]	; (80008ac <fsm_automatic_run2+0x2bc>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d168      	bne.n	8000900 <fsm_automatic_run2+0x310>
				switch(led7SegState2) {
 800082e:	4b20      	ldr	r3, [pc, #128]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	3b01      	subs	r3, #1
 8000834:	2b03      	cmp	r3, #3
 8000836:	d864      	bhi.n	8000902 <fsm_automatic_run2+0x312>
 8000838:	a201      	add	r2, pc, #4	; (adr r2, 8000840 <fsm_automatic_run2+0x250>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	08000851 	.word	0x08000851
 8000844:	08000863 	.word	0x08000863
 8000848:	08000875 	.word	0x08000875
 800084c:	080008c9 	.word	0x080008c9
				case 1:
					//todo
									enableLed7Seg1();
 8000850:	f000 fccc 	bl	80011ec <enableLed7Seg1>
						setTimer3(250);
 8000854:	20fa      	movs	r0, #250	; 0xfa
 8000856:	f000 fe8d 	bl	8001574 <setTimer3>
						led7SegState2 = 2;
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800085c:	2202      	movs	r2, #2
 800085e:	601a      	str	r2, [r3, #0]
					break;
 8000860:	e04f      	b.n	8000902 <fsm_automatic_run2+0x312>
				case 2:
					//todo
									enableLed7Seg2();
 8000862:	f000 fce1 	bl	8001228 <enableLed7Seg2>
						setTimer3(250);
 8000866:	20fa      	movs	r0, #250	; 0xfa
 8000868:	f000 fe84 	bl	8001574 <setTimer3>
						led7SegState2 = 3;
 800086c:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800086e:	2203      	movs	r2, #3
 8000870:	601a      	str	r2, [r3, #0]
					break;
 8000872:	e046      	b.n	8000902 <fsm_automatic_run2+0x312>
				case 3:
						display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[1]-countDownYellow2)]);
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <fsm_automatic_run2+0x2b8>)
 8000876:	685a      	ldr	r2, [r3, #4]
 8000878:	4b12      	ldr	r3, [pc, #72]	; (80008c4 <fsm_automatic_run2+0x2d4>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fcd6 	bl	8000230 <getTimeAtIndex0>
 8000884:	4603      	mov	r3, r0
 8000886:	4a0c      	ldr	r2, [pc, #48]	; (80008b8 <fsm_automatic_run2+0x2c8>)
 8000888:	5cd3      	ldrb	r3, [r2, r3]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fc5e 	bl	800014c <display7SEG_1>
						enableLed7Seg3();
 8000890:	f000 fce8 	bl	8001264 <enableLed7Seg3>
						setTimer3(250);
 8000894:	20fa      	movs	r0, #250	; 0xfa
 8000896:	f000 fe6d 	bl	8001574 <setTimer3>
						led7SegState2 = 4;
 800089a:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <fsm_automatic_run2+0x2c0>)
 800089c:	2204      	movs	r2, #4
 800089e:	601a      	str	r2, [r3, #0]
					break;
 80008a0:	e02f      	b.n	8000902 <fsm_automatic_run2+0x312>
 80008a2:	bf00      	nop
 80008a4:	20000024 	.word	0x20000024
 80008a8:	2000000c 	.word	0x2000000c
 80008ac:	200000d0 	.word	0x200000d0
 80008b0:	2000001c 	.word	0x2000001c
 80008b4:	20000094 	.word	0x20000094
 80008b8:	20000000 	.word	0x20000000
 80008bc:	200000c8 	.word	0x200000c8
 80008c0:	2000009c 	.word	0x2000009c
 80008c4:	20000098 	.word	0x20000098
				case 4:
					//todo
						display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[1]-countDownYellow2)]);
 80008c8:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <fsm_automatic_run2+0x354>)
 80008ca:	685a      	ldr	r2, [r3, #4]
 80008cc:	4b1e      	ldr	r3, [pc, #120]	; (8000948 <fsm_automatic_run2+0x358>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff fcc0 	bl	8000258 <getTimeAtIndex1>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a1c      	ldr	r2, [pc, #112]	; (800094c <fsm_automatic_run2+0x35c>)
 80008dc:	5cd3      	ldrb	r3, [r2, r3]
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fc34 	bl	800014c <display7SEG_1>
						enableLed7Seg4();
 80008e4:	f000 fcdc 	bl	80012a0 <enableLed7Seg4>
						countDownYellow2++;
 80008e8:	4b17      	ldr	r3, [pc, #92]	; (8000948 <fsm_automatic_run2+0x358>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	3301      	adds	r3, #1
 80008ee:	4a16      	ldr	r2, [pc, #88]	; (8000948 <fsm_automatic_run2+0x358>)
 80008f0:	6013      	str	r3, [r2, #0]
						setTimer3(250);
 80008f2:	20fa      	movs	r0, #250	; 0xfa
 80008f4:	f000 fe3e 	bl	8001574 <setTimer3>
						led7SegState2 = 1;
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <fsm_automatic_run2+0x360>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	601a      	str	r2, [r3, #0]
					break;
 80008fe:	e000      	b.n	8000902 <fsm_automatic_run2+0x312>
				}
			}
 8000900:	bf00      	nop

			if(timer2_flag == 1) {
 8000902:	4b14      	ldr	r3, [pc, #80]	; (8000954 <fsm_automatic_run2+0x364>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d119      	bne.n	800093e <fsm_automatic_run2+0x34e>
				setTimer2(led_duration[0]*1000);
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <fsm_automatic_run2+0x354>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000912:	fb02 f303 	mul.w	r3, r2, r3
 8000916:	4618      	mov	r0, r3
 8000918:	f000 fe10 	bl	800153c <setTimer2>
				LANE2_STATUS = LANE2_RED;
 800091c:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <fsm_automatic_run2+0x368>)
 800091e:	220c      	movs	r2, #12
 8000920:	601a      	str	r2, [r3, #0]
				countDownYellow2 = 0; //reset
 8000922:	4b09      	ldr	r3, [pc, #36]	; (8000948 <fsm_automatic_run2+0x358>)
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
				led7SegState2 = 1;//
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <fsm_automatic_run2+0x360>)
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
//				setTimer3(750);
				timer3_flag = 1;
 800092e:	4b0b      	ldr	r3, [pc, #44]	; (800095c <fsm_automatic_run2+0x36c>)
 8000930:	2201      	movs	r2, #1
 8000932:	601a      	str	r2, [r3, #0]
			}
			break;
 8000934:	e003      	b.n	800093e <fsm_automatic_run2+0x34e>
			break;
 8000936:	bf00      	nop
 8000938:	e002      	b.n	8000940 <fsm_automatic_run2+0x350>
			break;
 800093a:	bf00      	nop
 800093c:	e000      	b.n	8000940 <fsm_automatic_run2+0x350>
			break;
 800093e:	bf00      	nop
	}
}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	2000000c 	.word	0x2000000c
 8000948:	20000098 	.word	0x20000098
 800094c:	20000000 	.word	0x20000000
 8000950:	2000001c 	.word	0x2000001c
 8000954:	200000c8 	.word	0x200000c8
 8000958:	20000024 	.word	0x20000024
 800095c:	200000d0 	.word	0x200000d0

08000960 <initTrafficLight1>:

int countDownRed2 = 0;
int countDownYellow2 = 0;
int countDownGreen2 = 0;

void initTrafficLight1() {
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2102      	movs	r1, #2
 8000968:	4807      	ldr	r0, [pc, #28]	; (8000988 <initTrafficLight1+0x28>)
 800096a:	f001 fa5a 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800096e:	2201      	movs	r2, #1
 8000970:	2108      	movs	r1, #8
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <initTrafficLight1+0x28>)
 8000974:	f001 fa55 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000978:	2201      	movs	r2, #1
 800097a:	2104      	movs	r1, #4
 800097c:	4802      	ldr	r0, [pc, #8]	; (8000988 <initTrafficLight1+0x28>)
 800097e:	f001 fa50 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40010800 	.word	0x40010800

0800098c <initTrafficLight2>:

void initTrafficLight2() {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000990:	2201      	movs	r2, #1
 8000992:	2110      	movs	r1, #16
 8000994:	4807      	ldr	r0, [pc, #28]	; (80009b4 <initTrafficLight2+0x28>)
 8000996:	f001 fa44 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800099a:	2201      	movs	r2, #1
 800099c:	2140      	movs	r1, #64	; 0x40
 800099e:	4805      	ldr	r0, [pc, #20]	; (80009b4 <initTrafficLight2+0x28>)
 80009a0:	f001 fa3f 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2120      	movs	r1, #32
 80009a8:	4802      	ldr	r0, [pc, #8]	; (80009b4 <initTrafficLight2+0x28>)
 80009aa:	f001 fa3a 	bl	8001e22 <HAL_GPIO_WritePin>
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40010800 	.word	0x40010800

080009b8 <setTrafficRed1>:
void setTrafficRed1() {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2102      	movs	r1, #2
 80009c0:	4807      	ldr	r0, [pc, #28]	; (80009e0 <setTrafficRed1+0x28>)
 80009c2:	f001 fa2e 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80009c6:	2201      	movs	r2, #1
 80009c8:	2108      	movs	r1, #8
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <setTrafficRed1+0x28>)
 80009cc:	f001 fa29 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 80009d0:	2201      	movs	r2, #1
 80009d2:	2104      	movs	r1, #4
 80009d4:	4802      	ldr	r0, [pc, #8]	; (80009e0 <setTrafficRed1+0x28>)
 80009d6:	f001 fa24 	bl	8001e22 <HAL_GPIO_WritePin>
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40010800 	.word	0x40010800

080009e4 <setTrafficRed2>:
void setTrafficRed2() {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2110      	movs	r1, #16
 80009ec:	4807      	ldr	r0, [pc, #28]	; (8000a0c <setTrafficRed2+0x28>)
 80009ee:	f001 fa18 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80009f2:	2201      	movs	r2, #1
 80009f4:	2140      	movs	r1, #64	; 0x40
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <setTrafficRed2+0x28>)
 80009f8:	f001 fa13 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80009fc:	2201      	movs	r2, #1
 80009fe:	2120      	movs	r1, #32
 8000a00:	4802      	ldr	r0, [pc, #8]	; (8000a0c <setTrafficRed2+0x28>)
 8000a02:	f001 fa0e 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40010800 	.word	0x40010800

08000a10 <setTrafficGreen1>:

void setTrafficGreen1() {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000a14:	2201      	movs	r2, #1
 8000a16:	2102      	movs	r1, #2
 8000a18:	4807      	ldr	r0, [pc, #28]	; (8000a38 <setTrafficGreen1+0x28>)
 8000a1a:	f001 fa02 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2108      	movs	r1, #8
 8000a22:	4805      	ldr	r0, [pc, #20]	; (8000a38 <setTrafficGreen1+0x28>)
 8000a24:	f001 f9fd 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	2104      	movs	r1, #4
 8000a2c:	4802      	ldr	r0, [pc, #8]	; (8000a38 <setTrafficGreen1+0x28>)
 8000a2e:	f001 f9f8 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40010800 	.word	0x40010800

08000a3c <setTrafficGreen2>:
void setTrafficGreen2() {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	2110      	movs	r1, #16
 8000a44:	4807      	ldr	r0, [pc, #28]	; (8000a64 <setTrafficGreen2+0x28>)
 8000a46:	f001 f9ec 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2140      	movs	r1, #64	; 0x40
 8000a4e:	4805      	ldr	r0, [pc, #20]	; (8000a64 <setTrafficGreen2+0x28>)
 8000a50:	f001 f9e7 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	2120      	movs	r1, #32
 8000a58:	4802      	ldr	r0, [pc, #8]	; (8000a64 <setTrafficGreen2+0x28>)
 8000a5a:	f001 f9e2 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40010800 	.word	0x40010800

08000a68 <setTrafficYellow1>:

void setTrafficYellow1() {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2102      	movs	r1, #2
 8000a70:	4807      	ldr	r0, [pc, #28]	; (8000a90 <setTrafficYellow1+0x28>)
 8000a72:	f001 f9d6 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2108      	movs	r1, #8
 8000a7a:	4805      	ldr	r0, [pc, #20]	; (8000a90 <setTrafficYellow1+0x28>)
 8000a7c:	f001 f9d1 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2104      	movs	r1, #4
 8000a84:	4802      	ldr	r0, [pc, #8]	; (8000a90 <setTrafficYellow1+0x28>)
 8000a86:	f001 f9cc 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40010800 	.word	0x40010800

08000a94 <setTrafficYellow2>:

void setTrafficYellow2() {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	2110      	movs	r1, #16
 8000a9c:	4807      	ldr	r0, [pc, #28]	; (8000abc <setTrafficYellow2+0x28>)
 8000a9e:	f001 f9c0 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2140      	movs	r1, #64	; 0x40
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <setTrafficYellow2+0x28>)
 8000aa8:	f001 f9bb 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <setTrafficYellow2+0x28>)
 8000ab2:	f001 f9b6 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40010800 	.word	0x40010800

08000ac0 <fsm_for_input_processing>:
int counterForGreen = 0;
int counterForYellow = 0;
int flag = 0;

int led7SegScanning = 1;
void fsm_for_input_processing(void){
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	switch(buttonState){
 8000ac4:	4ba5      	ldr	r3, [pc, #660]	; (8000d5c <fsm_for_input_processing+0x29c>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	f200 823b 	bhi.w	8000f44 <fsm_for_input_processing+0x484>
 8000ace:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <fsm_for_input_processing+0x14>)
 8000ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad4:	08000ae5 	.word	0x08000ae5
 8000ad8:	08000b45 	.word	0x08000b45
 8000adc:	08000c89 	.word	0x08000c89
 8000ae0:	08000e15 	.word	0x08000e15
		case NORMAL: //Mode 1
			//cc led n v led7seg sng bthg
			countDownGreen1 = 0;
 8000ae4:	4b9e      	ldr	r3, [pc, #632]	; (8000d60 <fsm_for_input_processing+0x2a0>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
			countDownGreen2 = 0;
 8000aea:	4b9e      	ldr	r3, [pc, #632]	; (8000d64 <fsm_for_input_processing+0x2a4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
			countDownRed1 = 0;
 8000af0:	4b9d      	ldr	r3, [pc, #628]	; (8000d68 <fsm_for_input_processing+0x2a8>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
			countDownRed2 = 0;
 8000af6:	4b9d      	ldr	r3, [pc, #628]	; (8000d6c <fsm_for_input_processing+0x2ac>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
			countDownYellow1 = 0;
 8000afc:	4b9c      	ldr	r3, [pc, #624]	; (8000d70 <fsm_for_input_processing+0x2b0>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
			countDownYellow2 = 0;
 8000b02:	4b9c      	ldr	r3, [pc, #624]	; (8000d74 <fsm_for_input_processing+0x2b4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
			LANE1_STATUS = LANE1_INIT;
 8000b08:	4b9b      	ldr	r3, [pc, #620]	; (8000d78 <fsm_for_input_processing+0x2b8>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]
			LANE2_STATUS = LANE2_INIT;
 8000b0e:	4b9b      	ldr	r3, [pc, #620]	; (8000d7c <fsm_for_input_processing+0x2bc>)
 8000b10:	220b      	movs	r2, #11
 8000b12:	601a      	str	r2, [r3, #0]
			while(1) {
				fsm_automatic_run1();
 8000b14:	f7ff fbb8 	bl	8000288 <fsm_automatic_run1>
				fsm_automatic_run2();
 8000b18:	f7ff fd6a 	bl	80005f0 <fsm_automatic_run2>
				if(isButton1Press() == 1) {
 8000b1c:	f000 fa28 	bl	8000f70 <isButton1Press>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d1f6      	bne.n	8000b14 <fsm_for_input_processing+0x54>
					buttonState = SET_TIME_RED;
 8000b26:	4b8d      	ldr	r3, [pc, #564]	; (8000d5c <fsm_for_input_processing+0x29c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	701a      	strb	r2, [r3, #0]
					timer1_flag = 1;
 8000b2c:	4b94      	ldr	r3, [pc, #592]	; (8000d80 <fsm_for_input_processing+0x2c0>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	601a      	str	r2, [r3, #0]
					timer2_flag = 1; //for scanning led7seg
 8000b32:	4b94      	ldr	r3, [pc, #592]	; (8000d84 <fsm_for_input_processing+0x2c4>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	601a      	str	r2, [r3, #0]
					setTrafficRed1();
 8000b38:	f7ff ff3e 	bl	80009b8 <setTrafficRed1>
					setTrafficRed2();
 8000b3c:	f7ff ff52 	bl	80009e4 <setTrafficRed2>
					break;
 8000b40:	bf00      	nop
				}
			}
			break;
 8000b42:	e1ff      	b.n	8000f44 <fsm_for_input_processing+0x484>
		case SET_TIME_RED: //Mode 2
			//iu chnh duration cho led red
			initTrafficLight1();
 8000b44:	f7ff ff0c 	bl	8000960 <initTrafficLight1>
			initTrafficLight2();
 8000b48:	f7ff ff20 	bl	800098c <initTrafficLight2>
			while (flag == 0) {
 8000b4c:	e096      	b.n	8000c7c <fsm_for_input_processing+0x1bc>
				if (timer1_flag == 1) {
 8000b4e:	4b8c      	ldr	r3, [pc, #560]	; (8000d80 <fsm_for_input_processing+0x2c0>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d10b      	bne.n	8000b6e <fsm_for_input_processing+0xae>
					setTimer1(500);
 8000b56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b5a:	f000 fcd3 	bl	8001504 <setTimer1>
					HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 8000b5e:	2102      	movs	r1, #2
 8000b60:	4889      	ldr	r0, [pc, #548]	; (8000d88 <fsm_for_input_processing+0x2c8>)
 8000b62:	f001 f976 	bl	8001e52 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8000b66:	2110      	movs	r1, #16
 8000b68:	4887      	ldr	r0, [pc, #540]	; (8000d88 <fsm_for_input_processing+0x2c8>)
 8000b6a:	f001 f972 	bl	8001e52 <HAL_GPIO_TogglePin>
				}
				if (timer2_flag == 1) {
 8000b6e:	4b85      	ldr	r3, [pc, #532]	; (8000d84 <fsm_for_input_processing+0x2c4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d150      	bne.n	8000c18 <fsm_for_input_processing+0x158>
					setTimer2(250);
 8000b76:	20fa      	movs	r0, #250	; 0xfa
 8000b78:	f000 fce0 	bl	800153c <setTimer2>
					switch(led7SegScanning) {
 8000b7c:	4b83      	ldr	r3, [pc, #524]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3b01      	subs	r3, #1
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d849      	bhi.n	8000c1a <fsm_for_input_processing+0x15a>
 8000b86:	a201      	add	r2, pc, #4	; (adr r2, 8000b8c <fsm_for_input_processing+0xcc>)
 8000b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b8c:	08000b9d 	.word	0x08000b9d
 8000b90:	08000bb3 	.word	0x08000bb3
 8000b94:	08000bc9 	.word	0x08000bc9
 8000b98:	08000bf1 	.word	0x08000bf1
						case 1:
							enableLed7Seg1();
 8000b9c:	f000 fb26 	bl	80011ec <enableLed7Seg1>
							display7SEG_1(segmentNumber[0]);
 8000ba0:	4b7b      	ldr	r3, [pc, #492]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff fad1 	bl	800014c <display7SEG_1>
							led7SegScanning = 2;
 8000baa:	4b78      	ldr	r3, [pc, #480]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000bac:	2202      	movs	r2, #2
 8000bae:	601a      	str	r2, [r3, #0]
							break;
 8000bb0:	e033      	b.n	8000c1a <fsm_for_input_processing+0x15a>
						case 2:
							enableLed7Seg2();
 8000bb2:	f000 fb39 	bl	8001228 <enableLed7Seg2>
							display7SEG_1(segmentNumber[2]);
 8000bb6:	4b76      	ldr	r3, [pc, #472]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000bb8:	789b      	ldrb	r3, [r3, #2]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff fac6 	bl	800014c <display7SEG_1>
							led7SegScanning = 3;
 8000bc0:	4b72      	ldr	r3, [pc, #456]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	601a      	str	r2, [r3, #0]
							break;
 8000bc6:	e028      	b.n	8000c1a <fsm_for_input_processing+0x15a>
						case 3:
							enableLed7Seg3();
 8000bc8:	f000 fb4c 	bl	8001264 <enableLed7Seg3>
							display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[0]+counterForRed)]);
 8000bcc:	4b71      	ldr	r3, [pc, #452]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4b71      	ldr	r3, [pc, #452]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fb2a 	bl	8000230 <getTimeAtIndex0>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	4a6c      	ldr	r2, [pc, #432]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000be0:	5cd3      	ldrb	r3, [r2, r3]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fab2 	bl	800014c <display7SEG_1>
							led7SegScanning = 4;
 8000be8:	4b68      	ldr	r3, [pc, #416]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	601a      	str	r2, [r3, #0]
							break;
 8000bee:	e014      	b.n	8000c1a <fsm_for_input_processing+0x15a>
						case 4:
							enableLed7Seg4();
 8000bf0:	f000 fb56 	bl	80012a0 <enableLed7Seg4>
							display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[0]+counterForRed)]);
 8000bf4:	4b67      	ldr	r3, [pc, #412]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b67      	ldr	r3, [pc, #412]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff fb2a 	bl	8000258 <getTimeAtIndex1>
 8000c04:	4603      	mov	r3, r0
 8000c06:	4a62      	ldr	r2, [pc, #392]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000c08:	5cd3      	ldrb	r3, [r2, r3]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fa9e 	bl	800014c <display7SEG_1>
							led7SegScanning = 1;
 8000c10:	4b5e      	ldr	r3, [pc, #376]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	601a      	str	r2, [r3, #0]
							break;
 8000c16:	e000      	b.n	8000c1a <fsm_for_input_processing+0x15a>
					}
				}
 8000c18:	bf00      	nop
				if (isButton2Press() == 1) counterForRed++;
 8000c1a:	f000 f9bb 	bl	8000f94 <isButton2Press>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d104      	bne.n	8000c2e <fsm_for_input_processing+0x16e>
 8000c24:	4b5c      	ldr	r3, [pc, #368]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	4a5b      	ldr	r2, [pc, #364]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000c2c:	6013      	str	r3, [r2, #0]

				if(isButton3Press() == 1) {
 8000c2e:	f000 f9c3 	bl	8000fb8 <isButton3Press>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d109      	bne.n	8000c4c <fsm_for_input_processing+0x18c>
					led_duration[0] += counterForRed;
 8000c38:	4b56      	ldr	r3, [pc, #344]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b56      	ldr	r3, [pc, #344]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a54      	ldr	r2, [pc, #336]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000c44:	6013      	str	r3, [r2, #0]
					counterForRed = 0; //reset
 8000c46:	4b54      	ldr	r3, [pc, #336]	; (8000d98 <fsm_for_input_processing+0x2d8>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
				}
				if(isButton1Press() == 1) {
 8000c4c:	f000 f990 	bl	8000f70 <isButton1Press>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d112      	bne.n	8000c7c <fsm_for_input_processing+0x1bc>
					buttonState = SET_TIME_YELLOW;
 8000c56:	4b41      	ldr	r3, [pc, #260]	; (8000d5c <fsm_for_input_processing+0x29c>)
 8000c58:	2202      	movs	r2, #2
 8000c5a:	701a      	strb	r2, [r3, #0]
					timer1_flag = 1;
 8000c5c:	4b48      	ldr	r3, [pc, #288]	; (8000d80 <fsm_for_input_processing+0x2c0>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	601a      	str	r2, [r3, #0]
					timer2_flag = 1;
 8000c62:	4b48      	ldr	r3, [pc, #288]	; (8000d84 <fsm_for_input_processing+0x2c4>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	601a      	str	r2, [r3, #0]
					setTrafficYellow1();
 8000c68:	f7ff fefe 	bl	8000a68 <setTrafficYellow1>
					setTrafficYellow2();
 8000c6c:	f7ff ff12 	bl	8000a94 <setTrafficYellow2>
					flag = 1;
 8000c70:	4b4a      	ldr	r3, [pc, #296]	; (8000d9c <fsm_for_input_processing+0x2dc>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	601a      	str	r2, [r3, #0]
					led7SegScanning = 1; //reset
 8000c76:	4b45      	ldr	r3, [pc, #276]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	601a      	str	r2, [r3, #0]
			while (flag == 0) {
 8000c7c:	4b47      	ldr	r3, [pc, #284]	; (8000d9c <fsm_for_input_processing+0x2dc>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	f43f af64 	beq.w	8000b4e <fsm_for_input_processing+0x8e>
				}
			}
			break;
 8000c86:	e15d      	b.n	8000f44 <fsm_for_input_processing+0x484>
		case SET_TIME_YELLOW: //Mode 3
			//todo
			flag = 0;
 8000c88:	4b44      	ldr	r3, [pc, #272]	; (8000d9c <fsm_for_input_processing+0x2dc>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
			while (flag == 0) {
 8000c8e:	e0bb      	b.n	8000e08 <fsm_for_input_processing+0x348>
				if (timer1_flag == 1) {
 8000c90:	4b3b      	ldr	r3, [pc, #236]	; (8000d80 <fsm_for_input_processing+0x2c0>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d10b      	bne.n	8000cb0 <fsm_for_input_processing+0x1f0>
					setTimer1(500);
 8000c98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c9c:	f000 fc32 	bl	8001504 <setTimer1>
					HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8000ca0:	2104      	movs	r1, #4
 8000ca2:	4839      	ldr	r0, [pc, #228]	; (8000d88 <fsm_for_input_processing+0x2c8>)
 8000ca4:	f001 f8d5 	bl	8001e52 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8000ca8:	2120      	movs	r1, #32
 8000caa:	4837      	ldr	r0, [pc, #220]	; (8000d88 <fsm_for_input_processing+0x2c8>)
 8000cac:	f001 f8d1 	bl	8001e52 <HAL_GPIO_TogglePin>
				}
				if (timer2_flag == 1) {
 8000cb0:	4b34      	ldr	r3, [pc, #208]	; (8000d84 <fsm_for_input_processing+0x2c4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d175      	bne.n	8000da4 <fsm_for_input_processing+0x2e4>
					setTimer2(250);
 8000cb8:	20fa      	movs	r0, #250	; 0xfa
 8000cba:	f000 fc3f 	bl	800153c <setTimer2>
					switch(led7SegScanning) {
 8000cbe:	4b33      	ldr	r3, [pc, #204]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	d86e      	bhi.n	8000da6 <fsm_for_input_processing+0x2e6>
 8000cc8:	a201      	add	r2, pc, #4	; (adr r2, 8000cd0 <fsm_for_input_processing+0x210>)
 8000cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cce:	bf00      	nop
 8000cd0:	08000ce1 	.word	0x08000ce1
 8000cd4:	08000cf7 	.word	0x08000cf7
 8000cd8:	08000d0d 	.word	0x08000d0d
 8000cdc:	08000d35 	.word	0x08000d35
						case 1:
							enableLed7Seg1();
 8000ce0:	f000 fa84 	bl	80011ec <enableLed7Seg1>
							display7SEG_1(segmentNumber[0]);
 8000ce4:	4b2a      	ldr	r3, [pc, #168]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fa2f 	bl	800014c <display7SEG_1>
							led7SegScanning = 2;
 8000cee:	4b27      	ldr	r3, [pc, #156]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	601a      	str	r2, [r3, #0]
							break;
 8000cf4:	e057      	b.n	8000da6 <fsm_for_input_processing+0x2e6>
						case 2:
							enableLed7Seg2();
 8000cf6:	f000 fa97 	bl	8001228 <enableLed7Seg2>
							display7SEG_1(segmentNumber[3]);
 8000cfa:	4b25      	ldr	r3, [pc, #148]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000cfc:	78db      	ldrb	r3, [r3, #3]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fa24 	bl	800014c <display7SEG_1>
							led7SegScanning = 3;
 8000d04:	4b21      	ldr	r3, [pc, #132]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000d06:	2203      	movs	r2, #3
 8000d08:	601a      	str	r2, [r3, #0]
							break;
 8000d0a:	e04c      	b.n	8000da6 <fsm_for_input_processing+0x2e6>
						case 3:
							enableLed7Seg3();
 8000d0c:	f000 faaa 	bl	8001264 <enableLed7Seg3>
							display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[1]+counterForYellow)]);
 8000d10:	4b20      	ldr	r3, [pc, #128]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <fsm_for_input_processing+0x2e0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4413      	add	r3, r2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fa88 	bl	8000230 <getTimeAtIndex0>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a1b      	ldr	r2, [pc, #108]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000d24:	5cd3      	ldrb	r3, [r2, r3]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fa10 	bl	800014c <display7SEG_1>
							led7SegScanning = 4;
 8000d2c:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000d2e:	2204      	movs	r2, #4
 8000d30:	601a      	str	r2, [r3, #0]
							break;
 8000d32:	e038      	b.n	8000da6 <fsm_for_input_processing+0x2e6>
						case 4:
							enableLed7Seg4();
 8000d34:	f000 fab4 	bl	80012a0 <enableLed7Seg4>
							display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[1]+counterForYellow)]);
 8000d38:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <fsm_for_input_processing+0x2d4>)
 8000d3a:	685a      	ldr	r2, [r3, #4]
 8000d3c:	4b18      	ldr	r3, [pc, #96]	; (8000da0 <fsm_for_input_processing+0x2e0>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4413      	add	r3, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fa88 	bl	8000258 <getTimeAtIndex1>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4a11      	ldr	r2, [pc, #68]	; (8000d90 <fsm_for_input_processing+0x2d0>)
 8000d4c:	5cd3      	ldrb	r3, [r2, r3]
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff f9fc 	bl	800014c <display7SEG_1>
							led7SegScanning = 1;
 8000d54:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <fsm_for_input_processing+0x2cc>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]
							break;
 8000d5a:	e024      	b.n	8000da6 <fsm_for_input_processing+0x2e6>
 8000d5c:	200000a0 	.word	0x200000a0
 8000d60:	20000090 	.word	0x20000090
 8000d64:	2000009c 	.word	0x2000009c
 8000d68:	20000088 	.word	0x20000088
 8000d6c:	20000094 	.word	0x20000094
 8000d70:	2000008c 	.word	0x2000008c
 8000d74:	20000098 	.word	0x20000098
 8000d78:	20000020 	.word	0x20000020
 8000d7c:	20000024 	.word	0x20000024
 8000d80:	200000c0 	.word	0x200000c0
 8000d84:	200000c8 	.word	0x200000c8
 8000d88:	40010800 	.word	0x40010800
 8000d8c:	20000028 	.word	0x20000028
 8000d90:	20000000 	.word	0x20000000
 8000d94:	2000000c 	.word	0x2000000c
 8000d98:	200000a4 	.word	0x200000a4
 8000d9c:	200000b0 	.word	0x200000b0
 8000da0:	200000ac 	.word	0x200000ac
					}
				}
 8000da4:	bf00      	nop
				if (isButton2Press() == 1) counterForYellow++;
 8000da6:	f000 f8f5 	bl	8000f94 <isButton2Press>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d104      	bne.n	8000dba <fsm_for_input_processing+0x2fa>
 8000db0:	4b65      	ldr	r3, [pc, #404]	; (8000f48 <fsm_for_input_processing+0x488>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	4a64      	ldr	r2, [pc, #400]	; (8000f48 <fsm_for_input_processing+0x488>)
 8000db8:	6013      	str	r3, [r2, #0]

				if(isButton3Press() == 1) {
 8000dba:	f000 f8fd 	bl	8000fb8 <isButton3Press>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d109      	bne.n	8000dd8 <fsm_for_input_processing+0x318>
					led_duration[1] += counterForYellow;
 8000dc4:	4b61      	ldr	r3, [pc, #388]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	4b5f      	ldr	r3, [pc, #380]	; (8000f48 <fsm_for_input_processing+0x488>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4413      	add	r3, r2
 8000dce:	4a5f      	ldr	r2, [pc, #380]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000dd0:	6053      	str	r3, [r2, #4]
					counterForYellow = 0; //reset
 8000dd2:	4b5d      	ldr	r3, [pc, #372]	; (8000f48 <fsm_for_input_processing+0x488>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
				}
				if(isButton1Press() == 1) {
 8000dd8:	f000 f8ca 	bl	8000f70 <isButton1Press>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d112      	bne.n	8000e08 <fsm_for_input_processing+0x348>
					buttonState = SET_TIME_GREEN;
 8000de2:	4b5b      	ldr	r3, [pc, #364]	; (8000f50 <fsm_for_input_processing+0x490>)
 8000de4:	2203      	movs	r2, #3
 8000de6:	701a      	strb	r2, [r3, #0]
					timer1_flag = 1;
 8000de8:	4b5a      	ldr	r3, [pc, #360]	; (8000f54 <fsm_for_input_processing+0x494>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	601a      	str	r2, [r3, #0]
					timer2_flag = 1;
 8000dee:	4b5a      	ldr	r3, [pc, #360]	; (8000f58 <fsm_for_input_processing+0x498>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	601a      	str	r2, [r3, #0]
					setTrafficGreen1();
 8000df4:	f7ff fe0c 	bl	8000a10 <setTrafficGreen1>
					setTrafficGreen2();
 8000df8:	f7ff fe20 	bl	8000a3c <setTrafficGreen2>
					flag = 1;
 8000dfc:	4b57      	ldr	r3, [pc, #348]	; (8000f5c <fsm_for_input_processing+0x49c>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	601a      	str	r2, [r3, #0]
					led7SegScanning = 1; //reset
 8000e02:	4b57      	ldr	r3, [pc, #348]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	601a      	str	r2, [r3, #0]
			while (flag == 0) {
 8000e08:	4b54      	ldr	r3, [pc, #336]	; (8000f5c <fsm_for_input_processing+0x49c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f43f af3f 	beq.w	8000c90 <fsm_for_input_processing+0x1d0>
				}
			}
			break;
 8000e12:	e097      	b.n	8000f44 <fsm_for_input_processing+0x484>
		case SET_TIME_GREEN: //Mode 4
			flag = 0;
 8000e14:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <fsm_for_input_processing+0x49c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
			while (flag == 0) {
 8000e1a:	e08d      	b.n	8000f38 <fsm_for_input_processing+0x478>
				if (timer1_flag == 1) {
 8000e1c:	4b4d      	ldr	r3, [pc, #308]	; (8000f54 <fsm_for_input_processing+0x494>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10b      	bne.n	8000e3c <fsm_for_input_processing+0x37c>
					setTimer1(500);
 8000e24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e28:	f000 fb6c 	bl	8001504 <setTimer1>
					HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	484d      	ldr	r0, [pc, #308]	; (8000f64 <fsm_for_input_processing+0x4a4>)
 8000e30:	f001 f80f 	bl	8001e52 <HAL_GPIO_TogglePin>
					HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8000e34:	2140      	movs	r1, #64	; 0x40
 8000e36:	484b      	ldr	r0, [pc, #300]	; (8000f64 <fsm_for_input_processing+0x4a4>)
 8000e38:	f001 f80b 	bl	8001e52 <HAL_GPIO_TogglePin>
				}
				if (timer2_flag == 1) {
 8000e3c:	4b46      	ldr	r3, [pc, #280]	; (8000f58 <fsm_for_input_processing+0x498>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d151      	bne.n	8000ee8 <fsm_for_input_processing+0x428>
					setTimer2(250);
 8000e44:	20fa      	movs	r0, #250	; 0xfa
 8000e46:	f000 fb79 	bl	800153c <setTimer2>
					switch(led7SegScanning) {
 8000e4a:	4b45      	ldr	r3, [pc, #276]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d84a      	bhi.n	8000eea <fsm_for_input_processing+0x42a>
 8000e54:	a201      	add	r2, pc, #4	; (adr r2, 8000e5c <fsm_for_input_processing+0x39c>)
 8000e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5a:	bf00      	nop
 8000e5c:	08000e6d 	.word	0x08000e6d
 8000e60:	08000e83 	.word	0x08000e83
 8000e64:	08000e99 	.word	0x08000e99
 8000e68:	08000ec1 	.word	0x08000ec1
						case 1:
							enableLed7Seg1();
 8000e6c:	f000 f9be 	bl	80011ec <enableLed7Seg1>
							display7SEG_1(segmentNumber[0]);
 8000e70:	4b3d      	ldr	r3, [pc, #244]	; (8000f68 <fsm_for_input_processing+0x4a8>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff f969 	bl	800014c <display7SEG_1>
							led7SegScanning = 2;
 8000e7a:	4b39      	ldr	r3, [pc, #228]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	601a      	str	r2, [r3, #0]
							break;
 8000e80:	e033      	b.n	8000eea <fsm_for_input_processing+0x42a>
						case 2:
							enableLed7Seg2();
 8000e82:	f000 f9d1 	bl	8001228 <enableLed7Seg2>
							display7SEG_1(segmentNumber[4]);
 8000e86:	4b38      	ldr	r3, [pc, #224]	; (8000f68 <fsm_for_input_processing+0x4a8>)
 8000e88:	791b      	ldrb	r3, [r3, #4]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff f95e 	bl	800014c <display7SEG_1>
							led7SegScanning = 3;
 8000e90:	4b33      	ldr	r3, [pc, #204]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000e92:	2203      	movs	r2, #3
 8000e94:	601a      	str	r2, [r3, #0]
							break;
 8000e96:	e028      	b.n	8000eea <fsm_for_input_processing+0x42a>
						case 3:
							enableLed7Seg3();
 8000e98:	f000 f9e4 	bl	8001264 <enableLed7Seg3>
							display7SEG_1(segmentNumber[getTimeAtIndex0(led_duration[2]+counterForGreen)]);
 8000e9c:	4b2b      	ldr	r3, [pc, #172]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	4b32      	ldr	r3, [pc, #200]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff f9c2 	bl	8000230 <getTimeAtIndex0>
 8000eac:	4603      	mov	r3, r0
 8000eae:	4a2e      	ldr	r2, [pc, #184]	; (8000f68 <fsm_for_input_processing+0x4a8>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff f94a 	bl	800014c <display7SEG_1>
							led7SegScanning = 4;
 8000eb8:	4b29      	ldr	r3, [pc, #164]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000eba:	2204      	movs	r2, #4
 8000ebc:	601a      	str	r2, [r3, #0]
							break;
 8000ebe:	e014      	b.n	8000eea <fsm_for_input_processing+0x42a>
						case 4:
							enableLed7Seg4();
 8000ec0:	f000 f9ee 	bl	80012a0 <enableLed7Seg4>
							display7SEG_1(segmentNumber[getTimeAtIndex1(led_duration[2]+counterForGreen)]);
 8000ec4:	4b21      	ldr	r3, [pc, #132]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	4b28      	ldr	r3, [pc, #160]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4413      	add	r3, r2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff f9c2 	bl	8000258 <getTimeAtIndex1>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4a24      	ldr	r2, [pc, #144]	; (8000f68 <fsm_for_input_processing+0x4a8>)
 8000ed8:	5cd3      	ldrb	r3, [r2, r3]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff f936 	bl	800014c <display7SEG_1>
							led7SegScanning = 1;
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	601a      	str	r2, [r3, #0]
							break;
 8000ee6:	e000      	b.n	8000eea <fsm_for_input_processing+0x42a>
					}
				}
 8000ee8:	bf00      	nop
				if (isButton2Press() == 1) counterForGreen++;
 8000eea:	f000 f853 	bl	8000f94 <isButton2Press>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d104      	bne.n	8000efe <fsm_for_input_processing+0x43e>
 8000ef4:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	4a1c      	ldr	r2, [pc, #112]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000efc:	6013      	str	r3, [r2, #0]

				if(isButton3Press() == 1) {
 8000efe:	f000 f85b 	bl	8000fb8 <isButton3Press>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d109      	bne.n	8000f1c <fsm_for_input_processing+0x45c>
					led_duration[2] += counterForGreen;
 8000f08:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000f0a:	689a      	ldr	r2, [r3, #8]
 8000f0c:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4413      	add	r3, r2
 8000f12:	4a0e      	ldr	r2, [pc, #56]	; (8000f4c <fsm_for_input_processing+0x48c>)
 8000f14:	6093      	str	r3, [r2, #8]
					counterForGreen = 0; //reset
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <fsm_for_input_processing+0x4ac>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
				}
				if(isButton1Press() == 1) {
 8000f1c:	f000 f828 	bl	8000f70 <isButton1Press>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d108      	bne.n	8000f38 <fsm_for_input_processing+0x478>
					buttonState = NORMAL;
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <fsm_for_input_processing+0x490>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
					flag = 1;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <fsm_for_input_processing+0x49c>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	601a      	str	r2, [r3, #0]
					led7SegScanning = 1; //reset
 8000f32:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <fsm_for_input_processing+0x4a0>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	601a      	str	r2, [r3, #0]
			while (flag == 0) {
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <fsm_for_input_processing+0x49c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f43f af6d 	beq.w	8000e1c <fsm_for_input_processing+0x35c>
				}
			}
			break;
 8000f42:	bf00      	nop
	}
}
 8000f44:	bf00      	nop
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	200000ac 	.word	0x200000ac
 8000f4c:	2000000c 	.word	0x2000000c
 8000f50:	200000a0 	.word	0x200000a0
 8000f54:	200000c0 	.word	0x200000c0
 8000f58:	200000c8 	.word	0x200000c8
 8000f5c:	200000b0 	.word	0x200000b0
 8000f60:	20000028 	.word	0x20000028
 8000f64:	40010800 	.word	0x40010800
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	200000a8 	.word	0x200000a8

08000f70 <isButton1Press>:
int TimeOutForKeyPress =  200;
int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;

int isButton1Press() {
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	if (button1_flag == 1) {
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <isButton1Press+0x20>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d104      	bne.n	8000f86 <isButton1Press+0x16>
		button1_flag = 0;
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <isButton1Press+0x20>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
		return 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <isButton1Press+0x18>
	}
	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	200000b4 	.word	0x200000b4

08000f94 <isButton2Press>:
int isButton2Press() {
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
	if (button2_flag == 1) {
 8000f98:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <isButton2Press+0x20>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d104      	bne.n	8000faa <isButton2Press+0x16>
		button2_flag = 0;
 8000fa0:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <isButton2Press+0x20>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
		return 1;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e000      	b.n	8000fac <isButton2Press+0x18>
	}
	return 0;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	200000b8 	.word	0x200000b8

08000fb8 <isButton3Press>:
int isButton3Press() {
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
	if (button3_flag == 1) {
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <isButton3Press+0x20>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d104      	bne.n	8000fce <isButton3Press+0x16>
		button3_flag = 0;
 8000fc4:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <isButton3Press+0x20>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
		return 1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <isButton3Press+0x18>
	}
	return 0;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	200000bc 	.word	0x200000bc

08000fdc <getKeyInput>:
//}
int KeyReg0 = NORMAL_STATE;
int KeyReg1 = NORMAL_STATE;
int KeyReg2 = NORMAL_STATE;
int KeyReg3 = NORMAL_STATE;
void getKeyInput(){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  KeyReg2 = KeyReg1;
 8000fe0:	4b23      	ldr	r3, [pc, #140]	; (8001070 <getKeyInput+0x94>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a23      	ldr	r2, [pc, #140]	; (8001074 <getKeyInput+0x98>)
 8000fe6:	6013      	str	r3, [r2, #0]
  KeyReg1 = KeyReg0;
 8000fe8:	4b23      	ldr	r3, [pc, #140]	; (8001078 <getKeyInput+0x9c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a20      	ldr	r2, [pc, #128]	; (8001070 <getKeyInput+0x94>)
 8000fee:	6013      	str	r3, [r2, #0]
  KeyReg0 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000ff0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ff4:	4821      	ldr	r0, [pc, #132]	; (800107c <getKeyInput+0xa0>)
 8000ff6:	f000 fefd 	bl	8001df4 <HAL_GPIO_ReadPin>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	; (8001078 <getKeyInput+0x9c>)
 8001000:	601a      	str	r2, [r3, #0]
  if ((KeyReg1 == KeyReg0) && (KeyReg1 == KeyReg2)){
 8001002:	4b1b      	ldr	r3, [pc, #108]	; (8001070 <getKeyInput+0x94>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <getKeyInput+0x9c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	429a      	cmp	r2, r3
 800100c:	d12d      	bne.n	800106a <getKeyInput+0x8e>
 800100e:	4b18      	ldr	r3, [pc, #96]	; (8001070 <getKeyInput+0x94>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	4b18      	ldr	r3, [pc, #96]	; (8001074 <getKeyInput+0x98>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	d127      	bne.n	800106a <getKeyInput+0x8e>
    if (KeyReg2 != KeyReg3){
 800101a:	4b16      	ldr	r3, [pc, #88]	; (8001074 <getKeyInput+0x98>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	4b18      	ldr	r3, [pc, #96]	; (8001080 <getKeyInput+0xa4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	429a      	cmp	r2, r3
 8001024:	d00e      	beq.n	8001044 <getKeyInput+0x68>
      KeyReg3 = KeyReg2;
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <getKeyInput+0x98>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a15      	ldr	r2, [pc, #84]	; (8001080 <getKeyInput+0xa4>)
 800102c:	6013      	str	r3, [r2, #0]
      if (KeyReg3 == PRESSED_STATE){
 800102e:	4b14      	ldr	r3, [pc, #80]	; (8001080 <getKeyInput+0xa4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d119      	bne.n	800106a <getKeyInput+0x8e>
        TimeOutForKeyPress = 200;
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <getKeyInput+0xa8>)
 8001038:	22c8      	movs	r2, #200	; 0xc8
 800103a:	601a      	str	r2, [r3, #0]
        button1_flag = 1;
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <getKeyInput+0xac>)
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]
			 }
//			KeyReg3 = NORMAL_STATE; // nu khng cn x l nhn 
		}
    }
  }
}
 8001042:	e012      	b.n	800106a <getKeyInput+0x8e>
    	TimeOutForKeyPress--;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <getKeyInput+0xa8>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	3b01      	subs	r3, #1
 800104a:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <getKeyInput+0xa8>)
 800104c:	6013      	str	r3, [r2, #0]
		if (TimeOutForKeyPress == 0){
 800104e:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <getKeyInput+0xa8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d109      	bne.n	800106a <getKeyInput+0x8e>
			if (KeyReg3 == PRESSED_STATE){
 8001056:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <getKeyInput+0xa4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d105      	bne.n	800106a <getKeyInput+0x8e>
				TimeOutForKeyPress = 200;
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <getKeyInput+0xa8>)
 8001060:	22c8      	movs	r2, #200	; 0xc8
 8001062:	601a      	str	r2, [r3, #0]
				button1_flag = 1;
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <getKeyInput+0xac>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000034 	.word	0x20000034
 8001074:	20000038 	.word	0x20000038
 8001078:	20000030 	.word	0x20000030
 800107c:	40010800 	.word	0x40010800
 8001080:	2000003c 	.word	0x2000003c
 8001084:	2000002c 	.word	0x2000002c
 8001088:	200000b4 	.word	0x200000b4

0800108c <getKeyInput2>:
	int KeyReg02 = NORMAL_STATE;
	int KeyReg12 = NORMAL_STATE;
	int KeyReg22 = NORMAL_STATE;
	int KeyReg32 = NORMAL_STATE;
void getKeyInput2(){
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0

  KeyReg22 = KeyReg12;
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <getKeyInput2+0x94>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a23      	ldr	r2, [pc, #140]	; (8001124 <getKeyInput2+0x98>)
 8001096:	6013      	str	r3, [r2, #0]
  KeyReg12 = KeyReg02;
 8001098:	4b23      	ldr	r3, [pc, #140]	; (8001128 <getKeyInput2+0x9c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a20      	ldr	r2, [pc, #128]	; (8001120 <getKeyInput2+0x94>)
 800109e:	6013      	str	r3, [r2, #0]
  KeyReg02 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80010a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a4:	4821      	ldr	r0, [pc, #132]	; (800112c <getKeyInput2+0xa0>)
 80010a6:	f000 fea5 	bl	8001df4 <HAL_GPIO_ReadPin>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <getKeyInput2+0x9c>)
 80010b0:	601a      	str	r2, [r3, #0]
  if ((KeyReg12 == KeyReg02) && (KeyReg12 == KeyReg22)){
 80010b2:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <getKeyInput2+0x94>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <getKeyInput2+0x9c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d12d      	bne.n	800111a <getKeyInput2+0x8e>
 80010be:	4b18      	ldr	r3, [pc, #96]	; (8001120 <getKeyInput2+0x94>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	4b18      	ldr	r3, [pc, #96]	; (8001124 <getKeyInput2+0x98>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d127      	bne.n	800111a <getKeyInput2+0x8e>
    if (KeyReg22 != KeyReg32){
 80010ca:	4b16      	ldr	r3, [pc, #88]	; (8001124 <getKeyInput2+0x98>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	4b18      	ldr	r3, [pc, #96]	; (8001130 <getKeyInput2+0xa4>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d00e      	beq.n	80010f4 <getKeyInput2+0x68>
      KeyReg32 = KeyReg22;
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <getKeyInput2+0x98>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a15      	ldr	r2, [pc, #84]	; (8001130 <getKeyInput2+0xa4>)
 80010dc:	6013      	str	r3, [r2, #0]
      if (KeyReg32 == PRESSED_STATE){
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <getKeyInput2+0xa4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d119      	bne.n	800111a <getKeyInput2+0x8e>
        TimeOutForKeyPress = 200;
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <getKeyInput2+0xa8>)
 80010e8:	22c8      	movs	r2, #200	; 0xc8
 80010ea:	601a      	str	r2, [r3, #0]
        button2_flag = 1;
 80010ec:	4b12      	ldr	r3, [pc, #72]	; (8001138 <getKeyInput2+0xac>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	601a      	str	r2, [r3, #0]
			 }
//			KeyReg3 = NORMAL_STATE; // nu khng cn x l nhn 
		}
    }
  }
}
 80010f2:	e012      	b.n	800111a <getKeyInput2+0x8e>
    	TimeOutForKeyPress--;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <getKeyInput2+0xa8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	3b01      	subs	r3, #1
 80010fa:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <getKeyInput2+0xa8>)
 80010fc:	6013      	str	r3, [r2, #0]
		if (TimeOutForKeyPress == 0){
 80010fe:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <getKeyInput2+0xa8>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d109      	bne.n	800111a <getKeyInput2+0x8e>
			if (KeyReg32 == PRESSED_STATE){
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <getKeyInput2+0xa4>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d105      	bne.n	800111a <getKeyInput2+0x8e>
				TimeOutForKeyPress = 200;
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <getKeyInput2+0xa8>)
 8001110:	22c8      	movs	r2, #200	; 0xc8
 8001112:	601a      	str	r2, [r3, #0]
				button2_flag = 1;
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <getKeyInput2+0xac>)
 8001116:	2201      	movs	r2, #1
 8001118:	601a      	str	r2, [r3, #0]
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000044 	.word	0x20000044
 8001124:	20000048 	.word	0x20000048
 8001128:	20000040 	.word	0x20000040
 800112c:	40010800 	.word	0x40010800
 8001130:	2000004c 	.word	0x2000004c
 8001134:	2000002c 	.word	0x2000002c
 8001138:	200000b8 	.word	0x200000b8

0800113c <getKeyInput3>:
	int KeyReg03 = NORMAL_STATE;
	int KeyReg13 = NORMAL_STATE;
	int KeyReg23 = NORMAL_STATE;
	int KeyReg33 = NORMAL_STATE;
void getKeyInput3(){
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0

  KeyReg23 = KeyReg13;
 8001140:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <getKeyInput3+0x94>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a23      	ldr	r2, [pc, #140]	; (80011d4 <getKeyInput3+0x98>)
 8001146:	6013      	str	r3, [r2, #0]
  KeyReg13 = KeyReg03;
 8001148:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <getKeyInput3+0x9c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a20      	ldr	r2, [pc, #128]	; (80011d0 <getKeyInput3+0x94>)
 800114e:	6013      	str	r3, [r2, #0]
  KeyReg03 = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8001150:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001154:	4821      	ldr	r0, [pc, #132]	; (80011dc <getKeyInput3+0xa0>)
 8001156:	f000 fe4d 	bl	8001df4 <HAL_GPIO_ReadPin>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <getKeyInput3+0x9c>)
 8001160:	601a      	str	r2, [r3, #0]
  if ((KeyReg13 == KeyReg03) && (KeyReg13 == KeyReg23)){
 8001162:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <getKeyInput3+0x94>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4b1c      	ldr	r3, [pc, #112]	; (80011d8 <getKeyInput3+0x9c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d12d      	bne.n	80011ca <getKeyInput3+0x8e>
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <getKeyInput3+0x94>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <getKeyInput3+0x98>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d127      	bne.n	80011ca <getKeyInput3+0x8e>
    if (KeyReg23 != KeyReg33){
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <getKeyInput3+0x98>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <getKeyInput3+0xa4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	429a      	cmp	r2, r3
 8001184:	d00e      	beq.n	80011a4 <getKeyInput3+0x68>
      KeyReg33 = KeyReg23;
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <getKeyInput3+0x98>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a15      	ldr	r2, [pc, #84]	; (80011e0 <getKeyInput3+0xa4>)
 800118c:	6013      	str	r3, [r2, #0]
      if (KeyReg33 == PRESSED_STATE){
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <getKeyInput3+0xa4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d119      	bne.n	80011ca <getKeyInput3+0x8e>
        TimeOutForKeyPress = 200;
 8001196:	4b13      	ldr	r3, [pc, #76]	; (80011e4 <getKeyInput3+0xa8>)
 8001198:	22c8      	movs	r2, #200	; 0xc8
 800119a:	601a      	str	r2, [r3, #0]
        button3_flag = 1;
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <getKeyInput3+0xac>)
 800119e:	2201      	movs	r2, #1
 80011a0:	601a      	str	r2, [r3, #0]
			 }
//			KeyReg3 = NORMAL_STATE; // nu khng cn x l nhn 
		}
    }
  }
}
 80011a2:	e012      	b.n	80011ca <getKeyInput3+0x8e>
    	TimeOutForKeyPress--;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <getKeyInput3+0xa8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4a0e      	ldr	r2, [pc, #56]	; (80011e4 <getKeyInput3+0xa8>)
 80011ac:	6013      	str	r3, [r2, #0]
		if (TimeOutForKeyPress == 0){
 80011ae:	4b0d      	ldr	r3, [pc, #52]	; (80011e4 <getKeyInput3+0xa8>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d109      	bne.n	80011ca <getKeyInput3+0x8e>
			if (KeyReg33 == PRESSED_STATE){
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <getKeyInput3+0xa4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d105      	bne.n	80011ca <getKeyInput3+0x8e>
				TimeOutForKeyPress = 200;
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <getKeyInput3+0xa8>)
 80011c0:	22c8      	movs	r2, #200	; 0xc8
 80011c2:	601a      	str	r2, [r3, #0]
				button3_flag = 1;
 80011c4:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <getKeyInput3+0xac>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	601a      	str	r2, [r3, #0]
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000054 	.word	0x20000054
 80011d4:	20000058 	.word	0x20000058
 80011d8:	20000050 	.word	0x20000050
 80011dc:	40010800 	.word	0x40010800
 80011e0:	2000005c 	.word	0x2000005c
 80011e4:	2000002c 	.word	0x2000002c
 80011e8:	200000bc 	.word	0x200000bc

080011ec <enableLed7Seg1>:
//		HAL_GPIO_TogglePin(EN2_GPIO_Port, EN2_Pin);
//	}
//
//}

void enableLed7Seg1() {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2180      	movs	r1, #128	; 0x80
 80011f4:	480b      	ldr	r0, [pc, #44]	; (8001224 <enableLed7Seg1+0x38>)
 80011f6:	f000 fe14 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80011fa:	2201      	movs	r2, #1
 80011fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <enableLed7Seg1+0x38>)
 8001202:	f000 fe0e 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001206:	2201      	movs	r2, #1
 8001208:	f44f 7100 	mov.w	r1, #512	; 0x200
 800120c:	4805      	ldr	r0, [pc, #20]	; (8001224 <enableLed7Seg1+0x38>)
 800120e:	f000 fe08 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8001212:	2201      	movs	r2, #1
 8001214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001218:	4802      	ldr	r0, [pc, #8]	; (8001224 <enableLed7Seg1+0x38>)
 800121a:	f000 fe02 	bl	8001e22 <HAL_GPIO_WritePin>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40010800 	.word	0x40010800

08001228 <enableLed7Seg2>:
void enableLed7Seg2() {
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800122c:	2201      	movs	r2, #1
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	480b      	ldr	r0, [pc, #44]	; (8001260 <enableLed7Seg2+0x38>)
 8001232:	f000 fdf6 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 7180 	mov.w	r1, #256	; 0x100
 800123c:	4808      	ldr	r0, [pc, #32]	; (8001260 <enableLed7Seg2+0x38>)
 800123e:	f000 fdf0 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001242:	2201      	movs	r2, #1
 8001244:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001248:	4805      	ldr	r0, [pc, #20]	; (8001260 <enableLed7Seg2+0x38>)
 800124a:	f000 fdea 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 800124e:	2201      	movs	r2, #1
 8001250:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001254:	4802      	ldr	r0, [pc, #8]	; (8001260 <enableLed7Seg2+0x38>)
 8001256:	f000 fde4 	bl	8001e22 <HAL_GPIO_WritePin>
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40010800 	.word	0x40010800

08001264 <enableLed7Seg3>:
void enableLed7Seg3() {
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001268:	2201      	movs	r2, #1
 800126a:	2180      	movs	r1, #128	; 0x80
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <enableLed7Seg3+0x38>)
 800126e:	f000 fdd8 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001272:	2201      	movs	r2, #1
 8001274:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001278:	4808      	ldr	r0, [pc, #32]	; (800129c <enableLed7Seg3+0x38>)
 800127a:	f000 fdd2 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001284:	4805      	ldr	r0, [pc, #20]	; (800129c <enableLed7Seg3+0x38>)
 8001286:	f000 fdcc 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001290:	4802      	ldr	r0, [pc, #8]	; (800129c <enableLed7Seg3+0x38>)
 8001292:	f000 fdc6 	bl	8001e22 <HAL_GPIO_WritePin>
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40010800 	.word	0x40010800

080012a0 <enableLed7Seg4>:
void enableLed7Seg4() {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80012a4:	2201      	movs	r2, #1
 80012a6:	2180      	movs	r1, #128	; 0x80
 80012a8:	480b      	ldr	r0, [pc, #44]	; (80012d8 <enableLed7Seg4+0x38>)
 80012aa:	f000 fdba 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012b4:	4808      	ldr	r0, [pc, #32]	; (80012d8 <enableLed7Seg4+0x38>)
 80012b6:	f000 fdb4 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012c0:	4805      	ldr	r0, [pc, #20]	; (80012d8 <enableLed7Seg4+0x38>)
 80012c2:	f000 fdae 	bl	8001e22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012cc:	4802      	ldr	r0, [pc, #8]	; (80012d8 <enableLed7Seg4+0x38>)
 80012ce:	f000 fda8 	bl	8001e22 <HAL_GPIO_WritePin>
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40010800 	.word	0x40010800

080012dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e0:	f000 fa9e 	bl	8001820 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e4:	f000 f80c 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e8:	f000 f892 	bl	8001410 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012ec:	f000 f844 	bl	8001378 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012f0:	4802      	ldr	r0, [pc, #8]	; (80012fc <main+0x20>)
 80012f2:	f001 f9ff 	bl	80026f4 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_for_input_processing();
 80012f6:	f7ff fbe3 	bl	8000ac0 <fsm_for_input_processing>
 80012fa:	e7fc      	b.n	80012f6 <main+0x1a>
 80012fc:	200000e8 	.word	0x200000e8

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b090      	sub	sp, #64	; 0x40
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	f107 0318 	add.w	r3, r7, #24
 800130a:	2228      	movs	r2, #40	; 0x28
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f001 fda8 	bl	8002e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001326:	2301      	movs	r3, #1
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800132a:	2310      	movs	r3, #16
 800132c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001332:	f107 0318 	add.w	r3, r7, #24
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fda4 	bl	8001e84 <HAL_RCC_OscConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001342:	f000 f8d9 	bl	80014f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001346:	230f      	movs	r3, #15
 8001348:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f001 f810 	bl	8002384 <HAL_RCC_ClockConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800136a:	f000 f8c5 	bl	80014f8 <Error_Handler>
  }
}
 800136e:	bf00      	nop
 8001370:	3740      	adds	r7, #64	; 0x40
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138c:	463b      	mov	r3, r7
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_TIM2_Init+0x94>)
 8001396:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800139a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_TIM2_Init+0x94>)
 800139e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_TIM2_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_TIM2_Init+0x94>)
 80013ac:	220a      	movs	r2, #10
 80013ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <MX_TIM2_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <MX_TIM2_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <MX_TIM2_Init+0x94>)
 80013be:	f001 f949 	bl	8002654 <HAL_TIM_Base_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013c8:	f000 f896 	bl	80014f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013d2:	f107 0308 	add.w	r3, r7, #8
 80013d6:	4619      	mov	r1, r3
 80013d8:	480c      	ldr	r0, [pc, #48]	; (800140c <MX_TIM2_Init+0x94>)
 80013da:	f001 fadf 	bl	800299c <HAL_TIM_ConfigClockSource>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013e4:	f000 f888 	bl	80014f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ec:	2300      	movs	r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_TIM2_Init+0x94>)
 80013f6:	f001 fca7 	bl	8002d48 <HAL_TIMEx_MasterConfigSynchronization>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001400:	f000 f87a 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200000e8 	.word	0x200000e8

08001410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001416:	f107 0308 	add.w	r3, r7, #8
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001424:	4b29      	ldr	r3, [pc, #164]	; (80014cc <MX_GPIO_Init+0xbc>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a28      	ldr	r2, [pc, #160]	; (80014cc <MX_GPIO_Init+0xbc>)
 800142a:	f043 0304 	orr.w	r3, r3, #4
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_GPIO_Init+0xbc>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143c:	4b23      	ldr	r3, [pc, #140]	; (80014cc <MX_GPIO_Init+0xbc>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	4a22      	ldr	r2, [pc, #136]	; (80014cc <MX_GPIO_Init+0xbc>)
 8001442:	f043 0308 	orr.w	r3, r3, #8
 8001446:	6193      	str	r3, [r2, #24]
 8001448:	4b20      	ldr	r3, [pc, #128]	; (80014cc <MX_GPIO_Init+0xbc>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	f003 0308 	and.w	r3, r3, #8
 8001450:	603b      	str	r3, [r7, #0]
 8001452:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8001454:	2200      	movs	r2, #0
 8001456:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800145a:	481d      	ldr	r0, [pc, #116]	; (80014d0 <MX_GPIO_Init+0xc0>)
 800145c:	f000 fce1 	bl	8001e22 <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|b2_Pin
 8001460:	2200      	movs	r2, #0
 8001462:	f64f 617f 	movw	r1, #65151	; 0xfe7f
 8001466:	481b      	ldr	r0, [pc, #108]	; (80014d4 <MX_GPIO_Init+0xc4>)
 8001468:	f000 fcdb 	bl	8001e22 <HAL_GPIO_WritePin>
                          |g1_Pin|a2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin EN1_Pin EN2_Pin
                           EN3_Pin EN4_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 800146c:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001470:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin|EN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2302      	movs	r3, #2
 800147c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	4619      	mov	r1, r3
 8001484:	4812      	ldr	r0, [pc, #72]	; (80014d0 <MX_GPIO_Init+0xc0>)
 8001486:	f000 fb3b 	bl	8001b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin b2_Pin
                           c2_Pin d2_Pin e2_Pin f2_Pin
                           g2_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin a2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|b2_Pin
 800148a:	f64f 637f 	movw	r3, #65151	; 0xfe7f
 800148e:	60bb      	str	r3, [r7, #8]
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2302      	movs	r3, #2
 800149a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	4619      	mov	r1, r3
 80014a2:	480c      	ldr	r0, [pc, #48]	; (80014d4 <MX_GPIO_Init+0xc4>)
 80014a4:	f000 fb2c 	bl	8001b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80014a8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	4619      	mov	r1, r3
 80014bc:	4804      	ldr	r0, [pc, #16]	; (80014d0 <MX_GPIO_Init+0xc0>)
 80014be:	f000 fb1f 	bl	8001b00 <HAL_GPIO_Init>

}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010800 	.word	0x40010800
 80014d4:	40010c00 	.word	0x40010c00

080014d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
//	button_reading();
	getKeyInput();
 80014e0:	f7ff fd7c 	bl	8000fdc <getKeyInput>
	getKeyInput2();
 80014e4:	f7ff fdd2 	bl	800108c <getKeyInput2>
	getKeyInput3();
 80014e8:	f7ff fe28 	bl	800113c <getKeyInput3>
	timerRun();
 80014ec:	f000 f87a 	bl	80015e4 <timerRun>
//	led_control();
}
 80014f0:	bf00      	nop
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014fc:	b672      	cpsid	i
}
 80014fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001500:	e7fe      	b.n	8001500 <Error_Handler+0x8>
	...

08001504 <setTimer1>:

int timer5_flag = 0;
int timer5_counter = 0;


void setTimer1(int duration) {
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a08      	ldr	r2, [pc, #32]	; (8001530 <setTimer1+0x2c>)
 8001510:	fb82 1203 	smull	r1, r2, r2, r3
 8001514:	1092      	asrs	r2, r2, #2
 8001516:	17db      	asrs	r3, r3, #31
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	4a06      	ldr	r2, [pc, #24]	; (8001534 <setTimer1+0x30>)
 800151c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <setTimer1+0x34>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	66666667 	.word	0x66666667
 8001534:	200000c4 	.word	0x200000c4
 8001538:	200000c0 	.word	0x200000c0

0800153c <setTimer2>:
void setTimer2(int duration) {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a08      	ldr	r2, [pc, #32]	; (8001568 <setTimer2+0x2c>)
 8001548:	fb82 1203 	smull	r1, r2, r2, r3
 800154c:	1092      	asrs	r2, r2, #2
 800154e:	17db      	asrs	r3, r3, #31
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	4a06      	ldr	r2, [pc, #24]	; (800156c <setTimer2+0x30>)
 8001554:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001556:	4b06      	ldr	r3, [pc, #24]	; (8001570 <setTimer2+0x34>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	66666667 	.word	0x66666667
 800156c:	200000cc 	.word	0x200000cc
 8001570:	200000c8 	.word	0x200000c8

08001574 <setTimer3>:

void setTimer3(int duration) {
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a08      	ldr	r2, [pc, #32]	; (80015a0 <setTimer3+0x2c>)
 8001580:	fb82 1203 	smull	r1, r2, r2, r3
 8001584:	1092      	asrs	r2, r2, #2
 8001586:	17db      	asrs	r3, r3, #31
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	4a06      	ldr	r2, [pc, #24]	; (80015a4 <setTimer3+0x30>)
 800158c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800158e:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <setTimer3+0x34>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	66666667 	.word	0x66666667
 80015a4:	200000d4 	.word	0x200000d4
 80015a8:	200000d0 	.word	0x200000d0

080015ac <setTimer4>:

void setTimer4(int duration) {
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TICK;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <setTimer4+0x2c>)
 80015b8:	fb82 1203 	smull	r1, r2, r2, r3
 80015bc:	1092      	asrs	r2, r2, #2
 80015be:	17db      	asrs	r3, r3, #31
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	4a06      	ldr	r2, [pc, #24]	; (80015dc <setTimer4+0x30>)
 80015c4:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <setTimer4+0x34>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	66666667 	.word	0x66666667
 80015dc:	200000dc 	.word	0x200000dc
 80015e0:	200000d8 	.word	0x200000d8

080015e4 <timerRun>:
void setTimer5(int duration) {
	timer5_counter = duration/TICK;
	timer5_flag = 0;
}

void timerRun() {
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 80015e8:	4b29      	ldr	r3, [pc, #164]	; (8001690 <timerRun+0xac>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	dd0b      	ble.n	8001608 <timerRun+0x24>
		timer1_counter--;
 80015f0:	4b27      	ldr	r3, [pc, #156]	; (8001690 <timerRun+0xac>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	3b01      	subs	r3, #1
 80015f6:	4a26      	ldr	r2, [pc, #152]	; (8001690 <timerRun+0xac>)
 80015f8:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 80015fa:	4b25      	ldr	r3, [pc, #148]	; (8001690 <timerRun+0xac>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	dc02      	bgt.n	8001608 <timerRun+0x24>
			timer1_flag = 1;
 8001602:	4b24      	ldr	r3, [pc, #144]	; (8001694 <timerRun+0xb0>)
 8001604:	2201      	movs	r2, #1
 8001606:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <timerRun+0xb4>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	dd0b      	ble.n	8001628 <timerRun+0x44>
		timer2_counter--;
 8001610:	4b21      	ldr	r3, [pc, #132]	; (8001698 <timerRun+0xb4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	3b01      	subs	r3, #1
 8001616:	4a20      	ldr	r2, [pc, #128]	; (8001698 <timerRun+0xb4>)
 8001618:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 800161a:	4b1f      	ldr	r3, [pc, #124]	; (8001698 <timerRun+0xb4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	dc02      	bgt.n	8001628 <timerRun+0x44>
			timer2_flag = 1;
 8001622:	4b1e      	ldr	r3, [pc, #120]	; (800169c <timerRun+0xb8>)
 8001624:	2201      	movs	r2, #1
 8001626:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0) {
 8001628:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <timerRun+0xbc>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	dd0b      	ble.n	8001648 <timerRun+0x64>
		timer3_counter--;
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <timerRun+0xbc>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3b01      	subs	r3, #1
 8001636:	4a1a      	ldr	r2, [pc, #104]	; (80016a0 <timerRun+0xbc>)
 8001638:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 800163a:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <timerRun+0xbc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	dc02      	bgt.n	8001648 <timerRun+0x64>
			timer3_flag = 1;
 8001642:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <timerRun+0xc0>)
 8001644:	2201      	movs	r2, #1
 8001646:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0) {
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <timerRun+0xc4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	dd0b      	ble.n	8001668 <timerRun+0x84>
		timer4_counter--;
 8001650:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <timerRun+0xc4>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	3b01      	subs	r3, #1
 8001656:	4a14      	ldr	r2, [pc, #80]	; (80016a8 <timerRun+0xc4>)
 8001658:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <timerRun+0xc4>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	dc02      	bgt.n	8001668 <timerRun+0x84>
			timer4_flag = 1;
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <timerRun+0xc8>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer5_counter > 0) {
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <timerRun+0xcc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	dd0b      	ble.n	8001688 <timerRun+0xa4>
		timer5_counter--;
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <timerRun+0xcc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3b01      	subs	r3, #1
 8001676:	4a0e      	ldr	r2, [pc, #56]	; (80016b0 <timerRun+0xcc>)
 8001678:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <timerRun+0xcc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	dc02      	bgt.n	8001688 <timerRun+0xa4>
			timer5_flag = 1;
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <timerRun+0xd0>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	200000c4 	.word	0x200000c4
 8001694:	200000c0 	.word	0x200000c0
 8001698:	200000cc 	.word	0x200000cc
 800169c:	200000c8 	.word	0x200000c8
 80016a0:	200000d4 	.word	0x200000d4
 80016a4:	200000d0 	.word	0x200000d0
 80016a8:	200000dc 	.word	0x200000dc
 80016ac:	200000d8 	.word	0x200000d8
 80016b0:	200000e4 	.word	0x200000e4
 80016b4:	200000e0 	.word	0x200000e0

080016b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <HAL_MspInit+0x5c>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	4a14      	ldr	r2, [pc, #80]	; (8001714 <HAL_MspInit+0x5c>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6193      	str	r3, [r2, #24]
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <HAL_MspInit+0x5c>)
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d6:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <HAL_MspInit+0x5c>)
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	4a0e      	ldr	r2, [pc, #56]	; (8001714 <HAL_MspInit+0x5c>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e0:	61d3      	str	r3, [r2, #28]
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <HAL_MspInit+0x5c>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_MspInit+0x60>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	4a04      	ldr	r2, [pc, #16]	; (8001718 <HAL_MspInit+0x60>)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170a:	bf00      	nop
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	40021000 	.word	0x40021000
 8001718:	40010000 	.word	0x40010000

0800171c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800172c:	d113      	bne.n	8001756 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <HAL_TIM_Base_MspInit+0x44>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	4a0b      	ldr	r2, [pc, #44]	; (8001760 <HAL_TIM_Base_MspInit+0x44>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	61d3      	str	r3, [r2, #28]
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <HAL_TIM_Base_MspInit+0x44>)
 800173c:	69db      	ldr	r3, [r3, #28]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001746:	2200      	movs	r2, #0
 8001748:	2100      	movs	r1, #0
 800174a:	201c      	movs	r0, #28
 800174c:	f000 f9a1 	bl	8001a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001750:	201c      	movs	r0, #28
 8001752:	f000 f9ba 	bl	8001aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <NMI_Handler+0x4>

0800176a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800176e:	e7fe      	b.n	800176e <HardFault_Handler+0x4>

08001770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <MemManage_Handler+0x4>

08001776 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800177a:	e7fe      	b.n	800177a <BusFault_Handler+0x4>

0800177c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <UsageFault_Handler+0x4>

08001782 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017aa:	f000 f87f 	bl	80018ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017b8:	4802      	ldr	r0, [pc, #8]	; (80017c4 <TIM2_IRQHandler+0x10>)
 80017ba:	f000 ffe7 	bl	800278c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200000e8 	.word	0x200000e8

080017c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr

080017d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d4:	480c      	ldr	r0, [pc, #48]	; (8001808 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017d6:	490d      	ldr	r1, [pc, #52]	; (800180c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017d8:	4a0d      	ldr	r2, [pc, #52]	; (8001810 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017dc:	e002      	b.n	80017e4 <LoopCopyDataInit>

080017de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e2:	3304      	adds	r3, #4

080017e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e8:	d3f9      	bcc.n	80017de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ea:	4a0a      	ldr	r2, [pc, #40]	; (8001814 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017ec:	4c0a      	ldr	r4, [pc, #40]	; (8001818 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f0:	e001      	b.n	80017f6 <LoopFillZerobss>

080017f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f4:	3204      	adds	r2, #4

080017f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f8:	d3fb      	bcc.n	80017f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017fa:	f7ff ffe5 	bl	80017c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017fe:	f001 fb0d 	bl	8002e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001802:	f7ff fd6b 	bl	80012dc <main>
  bx lr
 8001806:	4770      	bx	lr
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800180c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001810:	08002eb4 	.word	0x08002eb4
  ldr r2, =_sbss
 8001814:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001818:	20000134 	.word	0x20000134

0800181c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800181c:	e7fe      	b.n	800181c <ADC1_2_IRQHandler>
	...

08001820 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <HAL_Init+0x28>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a07      	ldr	r2, [pc, #28]	; (8001848 <HAL_Init+0x28>)
 800182a:	f043 0310 	orr.w	r3, r3, #16
 800182e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001830:	2003      	movs	r0, #3
 8001832:	f000 f923 	bl	8001a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001836:	200f      	movs	r0, #15
 8001838:	f000 f808 	bl	800184c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800183c:	f7ff ff3c 	bl	80016b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40022000 	.word	0x40022000

0800184c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001854:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <HAL_InitTick+0x54>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x58>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001862:	fbb3 f3f1 	udiv	r3, r3, r1
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f000 f93b 	bl	8001ae6 <HAL_SYSTICK_Config>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e00e      	b.n	8001898 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b0f      	cmp	r3, #15
 800187e:	d80a      	bhi.n	8001896 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001880:	2200      	movs	r2, #0
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f000 f903 	bl	8001a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800188c:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <HAL_InitTick+0x5c>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	e000      	b.n	8001898 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000060 	.word	0x20000060
 80018a4:	20000068 	.word	0x20000068
 80018a8:	20000064 	.word	0x20000064

080018ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <HAL_IncTick+0x1c>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x20>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4413      	add	r3, r2
 80018bc:	4a03      	ldr	r2, [pc, #12]	; (80018cc <HAL_IncTick+0x20>)
 80018be:	6013      	str	r3, [r2, #0]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	20000068 	.word	0x20000068
 80018cc:	20000130 	.word	0x20000130

080018d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  return uwTick;
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <HAL_GetTick+0x10>)
 80018d6:	681b      	ldr	r3, [r3, #0]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	20000130 	.word	0x20000130

080018e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800190c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001916:	4a04      	ldr	r2, [pc, #16]	; (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	60d3      	str	r3, [r2, #12]
}
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001930:	4b04      	ldr	r3, [pc, #16]	; (8001944 <__NVIC_GetPriorityGrouping+0x18>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 0307 	and.w	r3, r3, #7
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db0b      	blt.n	8001972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 021f 	and.w	r2, r3, #31
 8001960:	4906      	ldr	r1, [pc, #24]	; (800197c <__NVIC_EnableIRQ+0x34>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2001      	movs	r0, #1
 800196a:	fa00 f202 	lsl.w	r2, r0, r2
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	e000e100 	.word	0xe000e100

08001980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	6039      	str	r1, [r7, #0]
 800198a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001990:	2b00      	cmp	r3, #0
 8001992:	db0a      	blt.n	80019aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	b2da      	uxtb	r2, r3
 8001998:	490c      	ldr	r1, [pc, #48]	; (80019cc <__NVIC_SetPriority+0x4c>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	0112      	lsls	r2, r2, #4
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	440b      	add	r3, r1
 80019a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a8:	e00a      	b.n	80019c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	4908      	ldr	r1, [pc, #32]	; (80019d0 <__NVIC_SetPriority+0x50>)
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	3b04      	subs	r3, #4
 80019b8:	0112      	lsls	r2, r2, #4
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	440b      	add	r3, r1
 80019be:	761a      	strb	r2, [r3, #24]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	e000e100 	.word	0xe000e100
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f1c3 0307 	rsb	r3, r3, #7
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	bf28      	it	cs
 80019f2:	2304      	movcs	r3, #4
 80019f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3304      	adds	r3, #4
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d902      	bls.n	8001a04 <NVIC_EncodePriority+0x30>
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3b03      	subs	r3, #3
 8001a02:	e000      	b.n	8001a06 <NVIC_EncodePriority+0x32>
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43da      	mvns	r2, r3
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	401a      	ands	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43d9      	mvns	r1, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	4313      	orrs	r3, r2
         );
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3724      	adds	r7, #36	; 0x24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a48:	d301      	bcc.n	8001a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00f      	b.n	8001a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	; (8001a78 <SysTick_Config+0x40>)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a56:	210f      	movs	r1, #15
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295
 8001a5c:	f7ff ff90 	bl	8001980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <SysTick_Config+0x40>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a66:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <SysTick_Config+0x40>)
 8001a68:	2207      	movs	r2, #7
 8001a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	e000e010 	.word	0xe000e010

08001a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f7ff ff2d 	bl	80018e4 <__NVIC_SetPriorityGrouping>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4603      	mov	r3, r0
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
 8001a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa4:	f7ff ff42 	bl	800192c <__NVIC_GetPriorityGrouping>
 8001aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	6978      	ldr	r0, [r7, #20]
 8001ab0:	f7ff ff90 	bl	80019d4 <NVIC_EncodePriority>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff5f 	bl	8001980 <__NVIC_SetPriority>
}
 8001ac2:	bf00      	nop
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ff35 	bl	8001948 <__NVIC_EnableIRQ>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ffa2 	bl	8001a38 <SysTick_Config>
 8001af4:	4603      	mov	r3, r0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b08b      	sub	sp, #44	; 0x2c
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b12:	e148      	b.n	8001da6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b14:	2201      	movs	r2, #1
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	69fa      	ldr	r2, [r7, #28]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	f040 8137 	bne.w	8001da0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	4aa3      	ldr	r2, [pc, #652]	; (8001dc4 <HAL_GPIO_Init+0x2c4>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d05e      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
 8001b3c:	4aa1      	ldr	r2, [pc, #644]	; (8001dc4 <HAL_GPIO_Init+0x2c4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d875      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b42:	4aa1      	ldr	r2, [pc, #644]	; (8001dc8 <HAL_GPIO_Init+0x2c8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d058      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
 8001b48:	4a9f      	ldr	r2, [pc, #636]	; (8001dc8 <HAL_GPIO_Init+0x2c8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d86f      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b4e:	4a9f      	ldr	r2, [pc, #636]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d052      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
 8001b54:	4a9d      	ldr	r2, [pc, #628]	; (8001dcc <HAL_GPIO_Init+0x2cc>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d869      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b5a:	4a9d      	ldr	r2, [pc, #628]	; (8001dd0 <HAL_GPIO_Init+0x2d0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d04c      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
 8001b60:	4a9b      	ldr	r2, [pc, #620]	; (8001dd0 <HAL_GPIO_Init+0x2d0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d863      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b66:	4a9b      	ldr	r2, [pc, #620]	; (8001dd4 <HAL_GPIO_Init+0x2d4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d046      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
 8001b6c:	4a99      	ldr	r2, [pc, #612]	; (8001dd4 <HAL_GPIO_Init+0x2d4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d85d      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b72:	2b12      	cmp	r3, #18
 8001b74:	d82a      	bhi.n	8001bcc <HAL_GPIO_Init+0xcc>
 8001b76:	2b12      	cmp	r3, #18
 8001b78:	d859      	bhi.n	8001c2e <HAL_GPIO_Init+0x12e>
 8001b7a:	a201      	add	r2, pc, #4	; (adr r2, 8001b80 <HAL_GPIO_Init+0x80>)
 8001b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b80:	08001bfb 	.word	0x08001bfb
 8001b84:	08001bd5 	.word	0x08001bd5
 8001b88:	08001be7 	.word	0x08001be7
 8001b8c:	08001c29 	.word	0x08001c29
 8001b90:	08001c2f 	.word	0x08001c2f
 8001b94:	08001c2f 	.word	0x08001c2f
 8001b98:	08001c2f 	.word	0x08001c2f
 8001b9c:	08001c2f 	.word	0x08001c2f
 8001ba0:	08001c2f 	.word	0x08001c2f
 8001ba4:	08001c2f 	.word	0x08001c2f
 8001ba8:	08001c2f 	.word	0x08001c2f
 8001bac:	08001c2f 	.word	0x08001c2f
 8001bb0:	08001c2f 	.word	0x08001c2f
 8001bb4:	08001c2f 	.word	0x08001c2f
 8001bb8:	08001c2f 	.word	0x08001c2f
 8001bbc:	08001c2f 	.word	0x08001c2f
 8001bc0:	08001c2f 	.word	0x08001c2f
 8001bc4:	08001bdd 	.word	0x08001bdd
 8001bc8:	08001bf1 	.word	0x08001bf1
 8001bcc:	4a82      	ldr	r2, [pc, #520]	; (8001dd8 <HAL_GPIO_Init+0x2d8>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d013      	beq.n	8001bfa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bd2:	e02c      	b.n	8001c2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	623b      	str	r3, [r7, #32]
          break;
 8001bda:	e029      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	3304      	adds	r3, #4
 8001be2:	623b      	str	r3, [r7, #32]
          break;
 8001be4:	e024      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	3308      	adds	r3, #8
 8001bec:	623b      	str	r3, [r7, #32]
          break;
 8001bee:	e01f      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	330c      	adds	r3, #12
 8001bf6:	623b      	str	r3, [r7, #32]
          break;
 8001bf8:	e01a      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d102      	bne.n	8001c08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c02:	2304      	movs	r3, #4
 8001c04:	623b      	str	r3, [r7, #32]
          break;
 8001c06:	e013      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d105      	bne.n	8001c1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c10:	2308      	movs	r3, #8
 8001c12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	611a      	str	r2, [r3, #16]
          break;
 8001c1a:	e009      	b.n	8001c30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69fa      	ldr	r2, [r7, #28]
 8001c24:	615a      	str	r2, [r3, #20]
          break;
 8001c26:	e003      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
          break;
 8001c2c:	e000      	b.n	8001c30 <HAL_GPIO_Init+0x130>
          break;
 8001c2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	2bff      	cmp	r3, #255	; 0xff
 8001c34:	d801      	bhi.n	8001c3a <HAL_GPIO_Init+0x13a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	e001      	b.n	8001c3e <HAL_GPIO_Init+0x13e>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	2bff      	cmp	r3, #255	; 0xff
 8001c44:	d802      	bhi.n	8001c4c <HAL_GPIO_Init+0x14c>
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	e002      	b.n	8001c52 <HAL_GPIO_Init+0x152>
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	3b08      	subs	r3, #8
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	210f      	movs	r1, #15
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	401a      	ands	r2, r3
 8001c64:	6a39      	ldr	r1, [r7, #32]
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 8090 	beq.w	8001da0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c80:	4b56      	ldr	r3, [pc, #344]	; (8001ddc <HAL_GPIO_Init+0x2dc>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	4a55      	ldr	r2, [pc, #340]	; (8001ddc <HAL_GPIO_Init+0x2dc>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6193      	str	r3, [r2, #24]
 8001c8c:	4b53      	ldr	r3, [pc, #332]	; (8001ddc <HAL_GPIO_Init+0x2dc>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c98:	4a51      	ldr	r2, [pc, #324]	; (8001de0 <HAL_GPIO_Init+0x2e0>)
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	220f      	movs	r2, #15
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a49      	ldr	r2, [pc, #292]	; (8001de4 <HAL_GPIO_Init+0x2e4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d00d      	beq.n	8001ce0 <HAL_GPIO_Init+0x1e0>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a48      	ldr	r2, [pc, #288]	; (8001de8 <HAL_GPIO_Init+0x2e8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d007      	beq.n	8001cdc <HAL_GPIO_Init+0x1dc>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a47      	ldr	r2, [pc, #284]	; (8001dec <HAL_GPIO_Init+0x2ec>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_GPIO_Init+0x1d8>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e004      	b.n	8001ce2 <HAL_GPIO_Init+0x1e2>
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e002      	b.n	8001ce2 <HAL_GPIO_Init+0x1e2>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <HAL_GPIO_Init+0x1e2>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce4:	f002 0203 	and.w	r2, r2, #3
 8001ce8:	0092      	lsls	r2, r2, #2
 8001cea:	4093      	lsls	r3, r2
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cf2:	493b      	ldr	r1, [pc, #236]	; (8001de0 <HAL_GPIO_Init+0x2e0>)
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	089b      	lsrs	r3, r3, #2
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d0c:	4b38      	ldr	r3, [pc, #224]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4937      	ldr	r1, [pc, #220]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	600b      	str	r3, [r1, #0]
 8001d18:	e006      	b.n	8001d28 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d1a:	4b35      	ldr	r3, [pc, #212]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4933      	ldr	r1, [pc, #204]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d24:	4013      	ands	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d006      	beq.n	8001d42 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d34:	4b2e      	ldr	r3, [pc, #184]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	492d      	ldr	r1, [pc, #180]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
 8001d40:	e006      	b.n	8001d50 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d42:	4b2b      	ldr	r3, [pc, #172]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	4929      	ldr	r1, [pc, #164]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d5c:	4b24      	ldr	r3, [pc, #144]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d5e:	689a      	ldr	r2, [r3, #8]
 8001d60:	4923      	ldr	r1, [pc, #140]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	608b      	str	r3, [r1, #8]
 8001d68:	e006      	b.n	8001d78 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d6a:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	491f      	ldr	r1, [pc, #124]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d006      	beq.n	8001d92 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d84:	4b1a      	ldr	r3, [pc, #104]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	4919      	ldr	r1, [pc, #100]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60cb      	str	r3, [r1, #12]
 8001d90:	e006      	b.n	8001da0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	4915      	ldr	r1, [pc, #84]	; (8001df0 <HAL_GPIO_Init+0x2f0>)
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	3301      	adds	r3, #1
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f47f aeaf 	bne.w	8001b14 <HAL_GPIO_Init+0x14>
  }
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	372c      	adds	r7, #44	; 0x2c
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	10320000 	.word	0x10320000
 8001dc8:	10310000 	.word	0x10310000
 8001dcc:	10220000 	.word	0x10220000
 8001dd0:	10210000 	.word	0x10210000
 8001dd4:	10120000 	.word	0x10120000
 8001dd8:	10110000 	.word	0x10110000
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40010000 	.word	0x40010000
 8001de4:	40010800 	.word	0x40010800
 8001de8:	40010c00 	.word	0x40010c00
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40010400 	.word	0x40010400

08001df4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	887b      	ldrh	r3, [r7, #2]
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	73fb      	strb	r3, [r7, #15]
 8001e10:	e001      	b.n	8001e16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr

08001e22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	807b      	strh	r3, [r7, #2]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e32:	787b      	ldrb	r3, [r7, #1]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e38:	887a      	ldrh	r2, [r7, #2]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e3e:	e003      	b.n	8001e48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	041a      	lsls	r2, r3, #16
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	611a      	str	r2, [r3, #16]
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr

08001e52 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b085      	sub	sp, #20
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e64:	887a      	ldrh	r2, [r7, #2]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	041a      	lsls	r2, r3, #16
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43d9      	mvns	r1, r3
 8001e70:	887b      	ldrh	r3, [r7, #2]
 8001e72:	400b      	ands	r3, r1
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	611a      	str	r2, [r3, #16]
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e26c      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8087 	beq.w	8001fb2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ea4:	4b92      	ldr	r3, [pc, #584]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b04      	cmp	r3, #4
 8001eae:	d00c      	beq.n	8001eca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001eb0:	4b8f      	ldr	r3, [pc, #572]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 030c 	and.w	r3, r3, #12
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d112      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x5e>
 8001ebc:	4b8c      	ldr	r3, [pc, #560]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec8:	d10b      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eca:	4b89      	ldr	r3, [pc, #548]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d06c      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x12c>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d168      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e246      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eea:	d106      	bne.n	8001efa <HAL_RCC_OscConfig+0x76>
 8001eec:	4b80      	ldr	r3, [pc, #512]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a7f      	ldr	r2, [pc, #508]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ef6:	6013      	str	r3, [r2, #0]
 8001ef8:	e02e      	b.n	8001f58 <HAL_RCC_OscConfig+0xd4>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0x98>
 8001f02:	4b7b      	ldr	r3, [pc, #492]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a7a      	ldr	r2, [pc, #488]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4b78      	ldr	r3, [pc, #480]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a77      	ldr	r2, [pc, #476]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e01d      	b.n	8001f58 <HAL_RCC_OscConfig+0xd4>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f24:	d10c      	bne.n	8001f40 <HAL_RCC_OscConfig+0xbc>
 8001f26:	4b72      	ldr	r3, [pc, #456]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a71      	ldr	r2, [pc, #452]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4b6f      	ldr	r3, [pc, #444]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a6e      	ldr	r2, [pc, #440]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e00b      	b.n	8001f58 <HAL_RCC_OscConfig+0xd4>
 8001f40:	4b6b      	ldr	r3, [pc, #428]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a6a      	ldr	r2, [pc, #424]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	4b68      	ldr	r3, [pc, #416]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a67      	ldr	r2, [pc, #412]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f56:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d013      	beq.n	8001f88 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff fcb6 	bl	80018d0 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f68:	f7ff fcb2 	bl	80018d0 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b64      	cmp	r3, #100	; 0x64
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e1fa      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b5d      	ldr	r3, [pc, #372]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0f0      	beq.n	8001f68 <HAL_RCC_OscConfig+0xe4>
 8001f86:	e014      	b.n	8001fb2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7ff fca2 	bl	80018d0 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f90:	f7ff fc9e 	bl	80018d0 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	; 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e1e6      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa2:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x10c>
 8001fae:	e000      	b.n	8001fb2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d063      	beq.n	8002086 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fbe:	4b4c      	ldr	r3, [pc, #304]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00b      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fca:	4b49      	ldr	r3, [pc, #292]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 030c 	and.w	r3, r3, #12
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d11c      	bne.n	8002010 <HAL_RCC_OscConfig+0x18c>
 8001fd6:	4b46      	ldr	r3, [pc, #280]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d116      	bne.n	8002010 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe2:	4b43      	ldr	r3, [pc, #268]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <HAL_RCC_OscConfig+0x176>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e1ba      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffa:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4939      	ldr	r1, [pc, #228]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 800200a:	4313      	orrs	r3, r2
 800200c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200e:	e03a      	b.n	8002086 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d020      	beq.n	800205a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002018:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <HAL_RCC_OscConfig+0x270>)
 800201a:	2201      	movs	r2, #1
 800201c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201e:	f7ff fc57 	bl	80018d0 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002026:	f7ff fc53 	bl	80018d0 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e19b      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002038:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d0f0      	beq.n	8002026 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002044:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	4927      	ldr	r1, [pc, #156]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 8002054:	4313      	orrs	r3, r2
 8002056:	600b      	str	r3, [r1, #0]
 8002058:	e015      	b.n	8002086 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205a:	4b26      	ldr	r3, [pc, #152]	; (80020f4 <HAL_RCC_OscConfig+0x270>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002060:	f7ff fc36 	bl	80018d0 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002068:	f7ff fc32 	bl	80018d0 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e17a      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207a:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	2b00      	cmp	r3, #0
 8002090:	d03a      	beq.n	8002108 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d019      	beq.n	80020ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <HAL_RCC_OscConfig+0x274>)
 800209c:	2201      	movs	r2, #1
 800209e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a0:	f7ff fc16 	bl	80018d0 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a8:	f7ff fc12 	bl	80018d0 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e15a      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ba:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020c6:	2001      	movs	r0, #1
 80020c8:	f000 faa6 	bl	8002618 <RCC_Delay>
 80020cc:	e01c      	b.n	8002108 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <HAL_RCC_OscConfig+0x274>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d4:	f7ff fbfc 	bl	80018d0 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020da:	e00f      	b.n	80020fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020dc:	f7ff fbf8 	bl	80018d0 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d908      	bls.n	80020fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e140      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000
 80020f4:	42420000 	.word	0x42420000
 80020f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020fc:	4b9e      	ldr	r3, [pc, #632]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1e9      	bne.n	80020dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	f000 80a6 	beq.w	8002262 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800211a:	4b97      	ldr	r3, [pc, #604]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10d      	bne.n	8002142 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002126:	4b94      	ldr	r3, [pc, #592]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	4a93      	ldr	r2, [pc, #588]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800212c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002130:	61d3      	str	r3, [r2, #28]
 8002132:	4b91      	ldr	r3, [pc, #580]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800213e:	2301      	movs	r3, #1
 8002140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002142:	4b8e      	ldr	r3, [pc, #568]	; (800237c <HAL_RCC_OscConfig+0x4f8>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214a:	2b00      	cmp	r3, #0
 800214c:	d118      	bne.n	8002180 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800214e:	4b8b      	ldr	r3, [pc, #556]	; (800237c <HAL_RCC_OscConfig+0x4f8>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a8a      	ldr	r2, [pc, #552]	; (800237c <HAL_RCC_OscConfig+0x4f8>)
 8002154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800215a:	f7ff fbb9 	bl	80018d0 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002162:	f7ff fbb5 	bl	80018d0 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b64      	cmp	r3, #100	; 0x64
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e0fd      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002174:	4b81      	ldr	r3, [pc, #516]	; (800237c <HAL_RCC_OscConfig+0x4f8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d106      	bne.n	8002196 <HAL_RCC_OscConfig+0x312>
 8002188:	4b7b      	ldr	r3, [pc, #492]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	4a7a      	ldr	r2, [pc, #488]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6213      	str	r3, [r2, #32]
 8002194:	e02d      	b.n	80021f2 <HAL_RCC_OscConfig+0x36e>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x334>
 800219e:	4b76      	ldr	r3, [pc, #472]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4a75      	ldr	r2, [pc, #468]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	f023 0301 	bic.w	r3, r3, #1
 80021a8:	6213      	str	r3, [r2, #32]
 80021aa:	4b73      	ldr	r3, [pc, #460]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	6a1b      	ldr	r3, [r3, #32]
 80021ae:	4a72      	ldr	r2, [pc, #456]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	f023 0304 	bic.w	r3, r3, #4
 80021b4:	6213      	str	r3, [r2, #32]
 80021b6:	e01c      	b.n	80021f2 <HAL_RCC_OscConfig+0x36e>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b05      	cmp	r3, #5
 80021be:	d10c      	bne.n	80021da <HAL_RCC_OscConfig+0x356>
 80021c0:	4b6d      	ldr	r3, [pc, #436]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4a6c      	ldr	r2, [pc, #432]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021c6:	f043 0304 	orr.w	r3, r3, #4
 80021ca:	6213      	str	r3, [r2, #32]
 80021cc:	4b6a      	ldr	r3, [pc, #424]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	4a69      	ldr	r2, [pc, #420]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	6213      	str	r3, [r2, #32]
 80021d8:	e00b      	b.n	80021f2 <HAL_RCC_OscConfig+0x36e>
 80021da:	4b67      	ldr	r3, [pc, #412]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	4a66      	ldr	r2, [pc, #408]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021e0:	f023 0301 	bic.w	r3, r3, #1
 80021e4:	6213      	str	r3, [r2, #32]
 80021e6:	4b64      	ldr	r3, [pc, #400]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	4a63      	ldr	r2, [pc, #396]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80021ec:	f023 0304 	bic.w	r3, r3, #4
 80021f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d015      	beq.n	8002226 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fa:	f7ff fb69 	bl	80018d0 <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002202:	f7ff fb65 	bl	80018d0 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002210:	4293      	cmp	r3, r2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e0ab      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002218:	4b57      	ldr	r3, [pc, #348]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0ee      	beq.n	8002202 <HAL_RCC_OscConfig+0x37e>
 8002224:	e014      	b.n	8002250 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002226:	f7ff fb53 	bl	80018d0 <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800222c:	e00a      	b.n	8002244 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222e:	f7ff fb4f 	bl	80018d0 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	f241 3288 	movw	r2, #5000	; 0x1388
 800223c:	4293      	cmp	r3, r2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e095      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002244:	4b4c      	ldr	r3, [pc, #304]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1ee      	bne.n	800222e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002250:	7dfb      	ldrb	r3, [r7, #23]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d105      	bne.n	8002262 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002256:	4b48      	ldr	r3, [pc, #288]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	4a47      	ldr	r2, [pc, #284]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002260:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 8081 	beq.w	800236e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800226c:	4b42      	ldr	r3, [pc, #264]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 030c 	and.w	r3, r3, #12
 8002274:	2b08      	cmp	r3, #8
 8002276:	d061      	beq.n	800233c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	2b02      	cmp	r3, #2
 800227e:	d146      	bne.n	800230e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002280:	4b3f      	ldr	r3, [pc, #252]	; (8002380 <HAL_RCC_OscConfig+0x4fc>)
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002286:	f7ff fb23 	bl	80018d0 <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800228e:	f7ff fb1f 	bl	80018d0 <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e067      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a0:	4b35      	ldr	r3, [pc, #212]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f0      	bne.n	800228e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b4:	d108      	bne.n	80022c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022b6:	4b30      	ldr	r3, [pc, #192]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	492d      	ldr	r1, [pc, #180]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022c8:	4b2b      	ldr	r3, [pc, #172]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a19      	ldr	r1, [r3, #32]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	430b      	orrs	r3, r1
 80022da:	4927      	ldr	r1, [pc, #156]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e0:	4b27      	ldr	r3, [pc, #156]	; (8002380 <HAL_RCC_OscConfig+0x4fc>)
 80022e2:	2201      	movs	r2, #1
 80022e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e6:	f7ff faf3 	bl	80018d0 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ee:	f7ff faef 	bl	80018d0 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e037      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002300:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x46a>
 800230c:	e02f      	b.n	800236e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800230e:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <HAL_RCC_OscConfig+0x4fc>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7ff fadc 	bl	80018d0 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231c:	f7ff fad8 	bl	80018d0 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e020      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800232e:	4b12      	ldr	r3, [pc, #72]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x498>
 800233a:	e018      	b.n	800236e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e013      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002348:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <HAL_RCC_OscConfig+0x4f4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	429a      	cmp	r2, r3
 800235a:	d106      	bne.n	800236a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d001      	beq.n	800236e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000
 800237c:	40007000 	.word	0x40007000
 8002380:	42420060 	.word	0x42420060

08002384 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d101      	bne.n	8002398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e0d0      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002398:	4b6a      	ldr	r3, [pc, #424]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d910      	bls.n	80023c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a6:	4b67      	ldr	r3, [pc, #412]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f023 0207 	bic.w	r2, r3, #7
 80023ae:	4965      	ldr	r1, [pc, #404]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b6:	4b63      	ldr	r3, [pc, #396]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d001      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0b8      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d020      	beq.n	8002416 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023e0:	4b59      	ldr	r3, [pc, #356]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4a58      	ldr	r2, [pc, #352]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80023e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023f8:	4b53      	ldr	r3, [pc, #332]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	4a52      	ldr	r2, [pc, #328]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80023fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002402:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002404:	4b50      	ldr	r3, [pc, #320]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	494d      	ldr	r1, [pc, #308]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	4313      	orrs	r3, r2
 8002414:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d040      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242a:	4b47      	ldr	r3, [pc, #284]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d115      	bne.n	8002462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e07f      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b02      	cmp	r3, #2
 8002440:	d107      	bne.n	8002452 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002442:	4b41      	ldr	r3, [pc, #260]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d109      	bne.n	8002462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e073      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002452:	4b3d      	ldr	r3, [pc, #244]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e06b      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002462:	4b39      	ldr	r3, [pc, #228]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f023 0203 	bic.w	r2, r3, #3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	4936      	ldr	r1, [pc, #216]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	4313      	orrs	r3, r2
 8002472:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002474:	f7ff fa2c 	bl	80018d0 <HAL_GetTick>
 8002478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	e00a      	b.n	8002492 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800247c:	f7ff fa28 	bl	80018d0 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	f241 3288 	movw	r2, #5000	; 0x1388
 800248a:	4293      	cmp	r3, r2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e053      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002492:	4b2d      	ldr	r3, [pc, #180]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f003 020c 	and.w	r2, r3, #12
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d1eb      	bne.n	800247c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024a4:	4b27      	ldr	r3, [pc, #156]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d210      	bcs.n	80024d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b2:	4b24      	ldr	r3, [pc, #144]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 0207 	bic.w	r2, r3, #7
 80024ba:	4922      	ldr	r1, [pc, #136]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	4313      	orrs	r3, r2
 80024c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c2:	4b20      	ldr	r3, [pc, #128]	; (8002544 <HAL_RCC_ClockConfig+0x1c0>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e032      	b.n	800253a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0304 	and.w	r3, r3, #4
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d008      	beq.n	80024f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024e0:	4b19      	ldr	r3, [pc, #100]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	4916      	ldr	r1, [pc, #88]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d009      	beq.n	8002512 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024fe:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	490e      	ldr	r1, [pc, #56]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002512:	f000 f821 	bl	8002558 <HAL_RCC_GetSysClockFreq>
 8002516:	4602      	mov	r2, r0
 8002518:	4b0b      	ldr	r3, [pc, #44]	; (8002548 <HAL_RCC_ClockConfig+0x1c4>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	091b      	lsrs	r3, r3, #4
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	490a      	ldr	r1, [pc, #40]	; (800254c <HAL_RCC_ClockConfig+0x1c8>)
 8002524:	5ccb      	ldrb	r3, [r1, r3]
 8002526:	fa22 f303 	lsr.w	r3, r2, r3
 800252a:	4a09      	ldr	r2, [pc, #36]	; (8002550 <HAL_RCC_ClockConfig+0x1cc>)
 800252c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <HAL_RCC_ClockConfig+0x1d0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff f98a 	bl	800184c <HAL_InitTick>

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40022000 	.word	0x40022000
 8002548:	40021000 	.word	0x40021000
 800254c:	08002e9c 	.word	0x08002e9c
 8002550:	20000060 	.word	0x20000060
 8002554:	20000064 	.word	0x20000064

08002558 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002558:	b490      	push	{r4, r7}
 800255a:	b08a      	sub	sp, #40	; 0x28
 800255c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800255e:	4b2a      	ldr	r3, [pc, #168]	; (8002608 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002560:	1d3c      	adds	r4, r7, #4
 8002562:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002564:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002568:	f240 2301 	movw	r3, #513	; 0x201
 800256c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800256e:	2300      	movs	r3, #0
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	2300      	movs	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
 8002576:	2300      	movs	r3, #0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800257e:	2300      	movs	r3, #0
 8002580:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002582:	4b22      	ldr	r3, [pc, #136]	; (800260c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f003 030c 	and.w	r3, r3, #12
 800258e:	2b04      	cmp	r3, #4
 8002590:	d002      	beq.n	8002598 <HAL_RCC_GetSysClockFreq+0x40>
 8002592:	2b08      	cmp	r3, #8
 8002594:	d003      	beq.n	800259e <HAL_RCC_GetSysClockFreq+0x46>
 8002596:	e02d      	b.n	80025f4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002598:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <HAL_RCC_GetSysClockFreq+0xb8>)
 800259a:	623b      	str	r3, [r7, #32]
      break;
 800259c:	e02d      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	0c9b      	lsrs	r3, r3, #18
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025aa:	4413      	add	r3, r2
 80025ac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80025b0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d013      	beq.n	80025e4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025bc:	4b13      	ldr	r3, [pc, #76]	; (800260c <HAL_RCC_GetSysClockFreq+0xb4>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	0c5b      	lsrs	r3, r3, #17
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025ca:	4413      	add	r3, r2
 80025cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80025d0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	4a0e      	ldr	r2, [pc, #56]	; (8002610 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d6:	fb02 f203 	mul.w	r2, r2, r3
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24
 80025e2:	e004      	b.n	80025ee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	4a0b      	ldr	r2, [pc, #44]	; (8002614 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025e8:	fb02 f303 	mul.w	r3, r2, r3
 80025ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	623b      	str	r3, [r7, #32]
      break;
 80025f2:	e002      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025f6:	623b      	str	r3, [r7, #32]
      break;
 80025f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025fa:	6a3b      	ldr	r3, [r7, #32]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3728      	adds	r7, #40	; 0x28
 8002600:	46bd      	mov	sp, r7
 8002602:	bc90      	pop	{r4, r7}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	08002e8c 	.word	0x08002e8c
 800260c:	40021000 	.word	0x40021000
 8002610:	007a1200 	.word	0x007a1200
 8002614:	003d0900 	.word	0x003d0900

08002618 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002620:	4b0a      	ldr	r3, [pc, #40]	; (800264c <RCC_Delay+0x34>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a0a      	ldr	r2, [pc, #40]	; (8002650 <RCC_Delay+0x38>)
 8002626:	fba2 2303 	umull	r2, r3, r2, r3
 800262a:	0a5b      	lsrs	r3, r3, #9
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002634:	bf00      	nop
  }
  while (Delay --);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	1e5a      	subs	r2, r3, #1
 800263a:	60fa      	str	r2, [r7, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1f9      	bne.n	8002634 <RCC_Delay+0x1c>
}
 8002640:	bf00      	nop
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr
 800264c:	20000060 	.word	0x20000060
 8002650:	10624dd3 	.word	0x10624dd3

08002654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e041      	b.n	80026ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff f84e 	bl	800171c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	4619      	mov	r1, r3
 8002692:	4610      	mov	r0, r2
 8002694:	f000 fa6a 	bl	8002b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d001      	beq.n	800270c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e035      	b.n	8002778 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a16      	ldr	r2, [pc, #88]	; (8002784 <HAL_TIM_Base_Start_IT+0x90>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d009      	beq.n	8002742 <HAL_TIM_Base_Start_IT+0x4e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002736:	d004      	beq.n	8002742 <HAL_TIM_Base_Start_IT+0x4e>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a12      	ldr	r2, [pc, #72]	; (8002788 <HAL_TIM_Base_Start_IT+0x94>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d111      	bne.n	8002766 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2b06      	cmp	r3, #6
 8002752:	d010      	beq.n	8002776 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002764:	e007      	b.n	8002776 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 0201 	orr.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40012c00 	.word	0x40012c00
 8002788:	40000400 	.word	0x40000400

0800278c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d122      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d11b      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0202 	mvn.w	r2, #2
 80027b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f9b1 	bl	8002b36 <HAL_TIM_IC_CaptureCallback>
 80027d4:	e005      	b.n	80027e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f9a4 	bl	8002b24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f9b3 	bl	8002b48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	d122      	bne.n	800283c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b04      	cmp	r3, #4
 8002802:	d11b      	bne.n	800283c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0204 	mvn.w	r2, #4
 800280c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2202      	movs	r2, #2
 8002812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f987 	bl	8002b36 <HAL_TIM_IC_CaptureCallback>
 8002828:	e005      	b.n	8002836 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f97a 	bl	8002b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f989 	bl	8002b48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b08      	cmp	r3, #8
 8002848:	d122      	bne.n	8002890 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	2b08      	cmp	r3, #8
 8002856:	d11b      	bne.n	8002890 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f06f 0208 	mvn.w	r2, #8
 8002860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2204      	movs	r2, #4
 8002866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f95d 	bl	8002b36 <HAL_TIM_IC_CaptureCallback>
 800287c:	e005      	b.n	800288a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f950 	bl	8002b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f95f 	bl	8002b48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	f003 0310 	and.w	r3, r3, #16
 800289a:	2b10      	cmp	r3, #16
 800289c:	d122      	bne.n	80028e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b10      	cmp	r3, #16
 80028aa:	d11b      	bne.n	80028e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f06f 0210 	mvn.w	r2, #16
 80028b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2208      	movs	r2, #8
 80028ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f933 	bl	8002b36 <HAL_TIM_IC_CaptureCallback>
 80028d0:	e005      	b.n	80028de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f926 	bl	8002b24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 f935 	bl	8002b48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d10e      	bne.n	8002910 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d107      	bne.n	8002910 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0201 	mvn.w	r2, #1
 8002908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fe fde4 	bl	80014d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291a:	2b80      	cmp	r3, #128	; 0x80
 800291c:	d10e      	bne.n	800293c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002928:	2b80      	cmp	r3, #128	; 0x80
 800292a:	d107      	bne.n	800293c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fa67 	bl	8002e0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002946:	2b40      	cmp	r3, #64	; 0x40
 8002948:	d10e      	bne.n	8002968 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002954:	2b40      	cmp	r3, #64	; 0x40
 8002956:	d107      	bne.n	8002968 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f8f9 	bl	8002b5a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	f003 0320 	and.w	r3, r3, #32
 8002972:	2b20      	cmp	r3, #32
 8002974:	d10e      	bne.n	8002994 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b20      	cmp	r3, #32
 8002982:	d107      	bne.n	8002994 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f06f 0220 	mvn.w	r2, #32
 800298c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 fa32 	bl	8002df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002994:	bf00      	nop
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_TIM_ConfigClockSource+0x18>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e0b3      	b.n	8002b1c <HAL_TIM_ConfigClockSource+0x180>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ec:	d03e      	beq.n	8002a6c <HAL_TIM_ConfigClockSource+0xd0>
 80029ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029f2:	f200 8087 	bhi.w	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 80029f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029fa:	f000 8085 	beq.w	8002b08 <HAL_TIM_ConfigClockSource+0x16c>
 80029fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a02:	d87f      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a04:	2b70      	cmp	r3, #112	; 0x70
 8002a06:	d01a      	beq.n	8002a3e <HAL_TIM_ConfigClockSource+0xa2>
 8002a08:	2b70      	cmp	r3, #112	; 0x70
 8002a0a:	d87b      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a0c:	2b60      	cmp	r3, #96	; 0x60
 8002a0e:	d050      	beq.n	8002ab2 <HAL_TIM_ConfigClockSource+0x116>
 8002a10:	2b60      	cmp	r3, #96	; 0x60
 8002a12:	d877      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a14:	2b50      	cmp	r3, #80	; 0x50
 8002a16:	d03c      	beq.n	8002a92 <HAL_TIM_ConfigClockSource+0xf6>
 8002a18:	2b50      	cmp	r3, #80	; 0x50
 8002a1a:	d873      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a1c:	2b40      	cmp	r3, #64	; 0x40
 8002a1e:	d058      	beq.n	8002ad2 <HAL_TIM_ConfigClockSource+0x136>
 8002a20:	2b40      	cmp	r3, #64	; 0x40
 8002a22:	d86f      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a24:	2b30      	cmp	r3, #48	; 0x30
 8002a26:	d064      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x156>
 8002a28:	2b30      	cmp	r3, #48	; 0x30
 8002a2a:	d86b      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a2c:	2b20      	cmp	r3, #32
 8002a2e:	d060      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x156>
 8002a30:	2b20      	cmp	r3, #32
 8002a32:	d867      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d05c      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x156>
 8002a38:	2b10      	cmp	r3, #16
 8002a3a:	d05a      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002a3c:	e062      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	6899      	ldr	r1, [r3, #8]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f000 f95c 	bl	8002d0a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a60:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	609a      	str	r2, [r3, #8]
      break;
 8002a6a:	e04e      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6818      	ldr	r0, [r3, #0]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	6899      	ldr	r1, [r3, #8]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	f000 f945 	bl	8002d0a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a8e:	609a      	str	r2, [r3, #8]
      break;
 8002a90:	e03b      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6818      	ldr	r0, [r3, #0]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	6859      	ldr	r1, [r3, #4]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	f000 f8bc 	bl	8002c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2150      	movs	r1, #80	; 0x50
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f000 f913 	bl	8002cd6 <TIM_ITRx_SetConfig>
      break;
 8002ab0:	e02b      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6859      	ldr	r1, [r3, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f000 f8da 	bl	8002c78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2160      	movs	r1, #96	; 0x60
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 f903 	bl	8002cd6 <TIM_ITRx_SetConfig>
      break;
 8002ad0:	e01b      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6859      	ldr	r1, [r3, #4]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f000 f89c 	bl	8002c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2140      	movs	r1, #64	; 0x40
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 f8f3 	bl	8002cd6 <TIM_ITRx_SetConfig>
      break;
 8002af0:	e00b      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4619      	mov	r1, r3
 8002afc:	4610      	mov	r0, r2
 8002afe:	f000 f8ea 	bl	8002cd6 <TIM_ITRx_SetConfig>
        break;
 8002b02:	e002      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b04:	bf00      	nop
 8002b06:	e000      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b08:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b083      	sub	sp, #12
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr

08002b5a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a25      	ldr	r2, [pc, #148]	; (8002c14 <TIM_Base_SetConfig+0xa8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d007      	beq.n	8002b94 <TIM_Base_SetConfig+0x28>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b8a:	d003      	beq.n	8002b94 <TIM_Base_SetConfig+0x28>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <TIM_Base_SetConfig+0xac>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d108      	bne.n	8002ba6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a1a      	ldr	r2, [pc, #104]	; (8002c14 <TIM_Base_SetConfig+0xa8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d007      	beq.n	8002bbe <TIM_Base_SetConfig+0x52>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb4:	d003      	beq.n	8002bbe <TIM_Base_SetConfig+0x52>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a17      	ldr	r2, [pc, #92]	; (8002c18 <TIM_Base_SetConfig+0xac>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d108      	bne.n	8002bd0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a07      	ldr	r2, [pc, #28]	; (8002c14 <TIM_Base_SetConfig+0xa8>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d103      	bne.n	8002c04 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	615a      	str	r2, [r3, #20]
}
 8002c0a:	bf00      	nop
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	40012c00 	.word	0x40012c00
 8002c18:	40000400 	.word	0x40000400

08002c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	f023 0201 	bic.w	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f023 030a 	bic.w	r3, r3, #10
 8002c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	621a      	str	r2, [r3, #32]
}
 8002c6e:	bf00      	nop
 8002c70:	371c      	adds	r7, #28
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f023 0210 	bic.w	r2, r3, #16
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ca2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	031b      	lsls	r3, r3, #12
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	621a      	str	r2, [r3, #32]
}
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b085      	sub	sp, #20
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f043 0307 	orr.w	r3, r3, #7
 8002cf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	609a      	str	r2, [r3, #8]
}
 8002d00:	bf00      	nop
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr

08002d0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b087      	sub	sp, #28
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	021a      	lsls	r2, r3, #8
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	609a      	str	r2, [r3, #8]
}
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr

08002d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e041      	b.n	8002de4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a14      	ldr	r2, [pc, #80]	; (8002df0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d009      	beq.n	8002db8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dac:	d004      	beq.n	8002db8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a10      	ldr	r2, [pc, #64]	; (8002df4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d10c      	bne.n	8002dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dbe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40012c00 	.word	0x40012c00
 8002df4:	40000400 	.word	0x40000400

08002df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr

08002e0a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr

08002e1c <__libc_init_array>:
 8002e1c:	b570      	push	{r4, r5, r6, lr}
 8002e1e:	2600      	movs	r6, #0
 8002e20:	4d0c      	ldr	r5, [pc, #48]	; (8002e54 <__libc_init_array+0x38>)
 8002e22:	4c0d      	ldr	r4, [pc, #52]	; (8002e58 <__libc_init_array+0x3c>)
 8002e24:	1b64      	subs	r4, r4, r5
 8002e26:	10a4      	asrs	r4, r4, #2
 8002e28:	42a6      	cmp	r6, r4
 8002e2a:	d109      	bne.n	8002e40 <__libc_init_array+0x24>
 8002e2c:	f000 f822 	bl	8002e74 <_init>
 8002e30:	2600      	movs	r6, #0
 8002e32:	4d0a      	ldr	r5, [pc, #40]	; (8002e5c <__libc_init_array+0x40>)
 8002e34:	4c0a      	ldr	r4, [pc, #40]	; (8002e60 <__libc_init_array+0x44>)
 8002e36:	1b64      	subs	r4, r4, r5
 8002e38:	10a4      	asrs	r4, r4, #2
 8002e3a:	42a6      	cmp	r6, r4
 8002e3c:	d105      	bne.n	8002e4a <__libc_init_array+0x2e>
 8002e3e:	bd70      	pop	{r4, r5, r6, pc}
 8002e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e44:	4798      	blx	r3
 8002e46:	3601      	adds	r6, #1
 8002e48:	e7ee      	b.n	8002e28 <__libc_init_array+0xc>
 8002e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e4e:	4798      	blx	r3
 8002e50:	3601      	adds	r6, #1
 8002e52:	e7f2      	b.n	8002e3a <__libc_init_array+0x1e>
 8002e54:	08002eac 	.word	0x08002eac
 8002e58:	08002eac 	.word	0x08002eac
 8002e5c:	08002eac 	.word	0x08002eac
 8002e60:	08002eb0 	.word	0x08002eb0

08002e64 <memset>:
 8002e64:	4603      	mov	r3, r0
 8002e66:	4402      	add	r2, r0
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d100      	bne.n	8002e6e <memset+0xa>
 8002e6c:	4770      	bx	lr
 8002e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e72:	e7f9      	b.n	8002e68 <memset+0x4>

08002e74 <_init>:
 8002e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e76:	bf00      	nop
 8002e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e7a:	bc08      	pop	{r3}
 8002e7c:	469e      	mov	lr, r3
 8002e7e:	4770      	bx	lr

08002e80 <_fini>:
 8002e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e82:	bf00      	nop
 8002e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e86:	bc08      	pop	{r3}
 8002e88:	469e      	mov	lr, r3
 8002e8a:	4770      	bx	lr
