Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mcs_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mcs_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mcs_top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : mcs_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/serialInterface.v" into library work
Parsing verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/timescale.v" included at line 55.
Parsing verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/i2cSlave_define.v" included at line 56.
Parsing module <serialInterface>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/i2cSlave.v" into library work
Parsing verilog file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/i2cSlave_define.v" included at line 46.
Parsing module <i2cSlave>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fadd.vhd" into library work
Parsing entity <fadd>.
Parsing architecture <fadd_a> of entity <fadd>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fsub.vhd" into library work
Parsing entity <fsub>.
Parsing architecture <fsub_a> of entity <fsub>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fmul.vhd" into library work
Parsing entity <fmul>.
Parsing architecture <fmul_a> of entity <fmul>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fcmpless.vhd" into library work
Parsing entity <fcmpless>.
Parsing architecture <fcmpless_a> of entity <fcmpless>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/hdmiClkXga.vhd" into library work
Parsing entity <hdmiClkXga>.
Parsing architecture <xilinx> of entity <hdmiclkxga>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/hdmiClk720p.vhd" into library work
Parsing entity <hdmiClk720p>.
Parsing architecture <xilinx> of entity <hdmiclk720p>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fadd_l3.vhd" into library work
Parsing entity <fadd_l3>.
Parsing architecture <fadd_l3_a> of entity <fadd_l3>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fmul_l3.vhd" into library work
Parsing entity <fmul_l3>.
Parsing architecture <fmul_l3_a> of entity <fmul_l3>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fsub_l3.vhd" into library work
Parsing entity <fsub_l3>.
Parsing architecture <fsub_l3_a> of entity <fsub_l3>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/itof_l3.vhd" into library work
Parsing entity <itof_l3>.
Parsing architecture <itof_l3_a> of entity <itof_l3>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/fmul_nd_l3.vhd" into library work
Parsing entity <fmul_nd_l3>.
Parsing architecture <fmul_nd_l3_a> of entity <fmul_nd_l3>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/ipcore_dir/mcsPll_600_125_100_50.vhd" into library work
Parsing entity <mcsPll_600_125_100_50>.
Parsing architecture <xilinx> of entity <mcspll_600_125_100_50>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" into library work
Parsing entity <reader>.
Parsing architecture <fsm> of entity <reader>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/tmdsEncoder_ps.vhd" into library work
Parsing entity <tmdsEncoder>.
Parsing architecture <Behavioral> of entity <tmdsencoder>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/timing_xga.vhd" into library work
Parsing entity <timing_xga>.
Parsing architecture <Behavioral> of entity <timing_xga>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/timing_720p.vhd" into library work
Parsing entity <timing_720p>.
Parsing architecture <Behavioral> of entity <timing_720p>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/memIf.vhd" into library work
Parsing entity <memIf>.
Parsing architecture <Behavioral> of entity <memif>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiOserdes.vhd" into library work
Parsing entity <hdmiOserdes>.
Parsing architecture <Behavioral> of entity <hdmioserdes>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/image/dram_reader.vhd" into library work
Parsing entity <dram_reader>.
Parsing architecture <arch> of entity <dram_reader>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiRx.vhd" into library work
Parsing entity <hdmiRx>.
Parsing architecture <Behavioral> of entity <hdmirx>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd" into library work
Parsing entity <hdmiOutIF>.
Parsing architecture <Behavioral> of entity <hdmioutif>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/float/mbrot.vhd" into library work
Parsing entity <mbrot>.
Parsing architecture <behavior> of entity <mbrot>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd" into library work
Parsing entity <dp_mem_wrapper300>.
Parsing architecture <arc> of entity <dp_mem_wrapper300>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/dram/dp_mem_infratructure.vhd" into library work
Parsing entity <dp_mem_infrastructure>.
Parsing architecture <syn> of entity <dp_mem_infrastructure>.
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/mblaze.vhd" into library work
Parsing VHDL file "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" into library work
Parsing entity <mcs_top>.
Parsing architecture <rtl> of entity <mcs_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mcs_top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" Line 546: Using initial value 1024 for line_length since it is never assigned

Elaborating entity <dp_mem_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <mcsPll_600_125_100_50> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" Line 82: <mblaze> remains a black-box since it has no binding entity.

Elaborating entity <dp_mem_wrapper300> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module i2cSlave

Elaborating module <i2cSlave>.
Going to vhdl side to elaborate module memIf

Elaborating entity <memIf> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <serialInterface>.
Back to vhdl to continue elaboration

Elaborating entity <hdmiOutIF> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hdmiClkXga> (architecture <xilinx>) from library <work>.

Elaborating entity <timing_xga> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <tmdsEncoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <hdmiOserdes> (architecture <Behavioral>) from library <work>.

Elaborating entity <dram_reader> (architecture <arch>) with generics from library <work>.

Elaborating entity <reader> (architecture <fsm>) from library <work>.
INFO:HDLCompiler:679 - "/home/huang/FPGACo/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 155. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/huang/FPGACo/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 216. Case statement is complete. others clause is never selected

Elaborating entity <mbrot> (architecture <behavior>) with generics from library <work>.

Elaborating entity <itof_l3> (architecture <itof_l3_a>) from library <work>.

Elaborating entity <fmul_nd_l3> (architecture <fmul_nd_l3_a>) from library <work>.

Elaborating entity <fmul_l3> (architecture <fmul_l3_a>) from library <work>.

Elaborating entity <fadd_l3> (architecture <fadd_l3_a>) from library <work>.

Elaborating entity <fsub_l3> (architecture <fsub_l3_a>) from library <work>.

Elaborating entity <fcmpless> (architecture <fcmpless_a>) from library <work>.

Elaborating entity <hdmiRx> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 120: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 145: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 235: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 257: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 263: Assignment to psalgnerr ignored, since the identifier is never used
Back to vhdl to continue elaboration
INFO:HDLCompiler:679 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiRx.vhd" Line 191. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" Line 167: Net <cs_rst> does not have a driver.
WARNING:HDLCompiler:634 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" Line 168: Net <cs_stop> does not have a driver.
WARNING:HDLCompiler:634 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" Line 196: Net <regs[0][31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mcs_top>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd".
        hasDram = 1
        hasMbrot = 1
        xga = 1
        hasHdmiTx = 1
        hasHdmiRx = 1
        simulation = 0
        trace = 1
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 682: Output port <clk125> of the instance <clkRst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <IO_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Instruction> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_PC> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Reg_Addr> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_MSR_Reg> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_New_Reg_Value> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Address> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Write_Value> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <IO_Addr_Strobe> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <UART_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <FIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <FIT2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <FIT2_Toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <PIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <PIT2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <GPI1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <GPI2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Valid_Instr> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Reg_Write> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Jump_Taken> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Delay_Slot> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Access> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Read> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_Data_Write> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 704: Output port <Trace_MB_Halted> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p2_wr_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p3_rd_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_wr_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p5_rd_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p2_wr_underrun> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p2_wr_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p3_rd_overflow> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p3_rd_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_cmd_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_cmd_full> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_wr_full> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_wr_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_wr_underrun> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p4_wr_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p5_cmd_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p5_rd_overflow> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 969: Output port <p5_rd_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 1080: Output port <hdmiRow> of the instance <withHdmiTx.Inst_hdmiOutIF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 1269: Output port <frame_width> of the instance <withHdmiRx.Inst_hdmiRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 1269: Output port <frame_height> of the instance <withHdmiRx.Inst_hdmiRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/mcs_top.vhd" line 1269: Output port <hsync> of the instance <withHdmiRx.Inst_hdmiRx> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'regs<0>', unconnected in block 'mcs_top', is tied to its initial value (00000000000000000000000000000100).
WARNING:Xst:653 - Signal <cs_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cs_stop> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <regs<5>>.
    Found 32-bit register for signal <regs<4>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<1>>.
    Found 1-bit register for signal <wrRdy>.
    Found 8-bit register for signal <GPI1_r>.
    Found 5-bit register for signal <GPI2_r>.
    Found 8-bit register for signal <GPO1>.
    Found 1-bit register for signal <withDram.wt>.
    Found 1-bit register for signal <cpu_rd_ram_data>.
    Found 1-bit register for signal <cpu_wr_ram_instr>.
    Found 8-bit register for signal <hdmiDataBTx>.
    Found 8-bit register for signal <hdmiDataRTx>.
    Found 8-bit register for signal <hdmiDataGTx>.
    Found 1-bit register for signal <hdmiHsyncTxIn>.
    Found 1-bit register for signal <hdmiVsyncTxIn>.
    Found 1-bit register for signal <hdmiActiveTxIn>.
    Found 32-bit register for signal <cxReg_i>.
    Found 32-bit register for signal <cyReg_i>.
    Found 32-bit register for signal <cnReg_i>.
    Found 32-bit register for signal <mb_n>.
    Found 1-bit register for signal <mb_done>.
    Found 1-bit register for signal <c3_p4_cmd_en>.
    Found 6-bit register for signal <withHdmiRx.cnt>.
    Found 30-bit register for signal <withHdmiRx.row_base_addr>.
    Found 30-bit register for signal <c3_p4_cmd_byte_addr>.
    Found 1-bit register for signal <hdmiRxAct_r0>.
    Found 1-bit register for signal <hdmiRxAct_r1>.
    Found 24-bit register for signal <hdmiRxDreg0>.
    Found 24-bit register for signal <hdmiRxDreg1>.
    Found 1-bit register for signal <c3_p4_wr_en>.
    Found 32-bit register for signal <regs<6>>.
    Found 24-bit register for signal <c3_p4_wr_data>.
    Found 30-bit adder for signal <withHdmiRx.row_base_addr[29]_GND_7_o_add_80_OUT> created at line 1302.
    Found 30-bit adder for signal <c3_p4_cmd_byte_addr[29]_GND_7_o_add_82_OUT> created at line 1310.
    Found 6-bit adder for signal <withHdmiRx.cnt[5]_GND_7_o_add_83_OUT> created at line 1312.
    Found 8-bit 3-to-1 multiplexer for signal <_n0339> created at line 1144.
    Found 8-bit comparator greater for signal <GND_7_o_imageDataTx[7]_LessThan_57_o> created at line 1175
    WARNING:Xst:2404 -  FFs/Latches <c3_p4_wr_data<31:24>> (without init value) have a constant value of 0 in block <mcs_top>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 483 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <mcs_top> synthesized.

Synthesizing Unit <dp_mem_infrastructure>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/dram/dp_mem_infratructure.vhd".
        hasDram = 1
        simulation = 0
        trace = 1
    Found 25-bit register for signal <rstDelay>.
    Found 1-bit register for signal <localRst>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <dp_mem_infrastructure> synthesized.

Synthesizing Unit <mcsPll_600_125_100_50>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/ipcore_dir/mcsPll_600_125_100_50.vhd".
    Summary:
	no macro.
Unit <mcsPll_600_125_100_50> synthesized.

Synthesizing Unit <dp_mem_wrapper300>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 4000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd" line 424: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dp_mem_wrapper300> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 4000
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "010011100101"
        C_ARB_TIME_SLOT_1 = "011100101010"
        C_ARB_TIME_SLOT_2 = "100101010011"
        C_ARB_TIME_SLOT_3 = "101010011100"
        C_ARB_TIME_SLOT_4 = "010011100101"
        C_ARB_TIME_SLOT_5 = "011100101010"
        C_ARB_TIME_SLOT_6 = "100101010011"
        C_ARB_TIME_SLOT_7 = "101010011100"
        C_ARB_TIME_SLOT_8 = "010011100101"
        C_ARB_TIME_SLOT_9 = "011100101010"
        C_ARB_TIME_SLOT_10 = "100101010011"
        C_ARB_TIME_SLOT_11 = "101010011100"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 4000
        C_PORT_ENABLE = "111100"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000010011100101"
        C_ARB_TIME_SLOT_1 = "000000011100101010"
        C_ARB_TIME_SLOT_2 = "000000100101010011"
        C_ARB_TIME_SLOT_3 = "000000101010011100"
        C_ARB_TIME_SLOT_4 = "000000010011100101"
        C_ARB_TIME_SLOT_5 = "000000011100101010"
        C_ARB_TIME_SLOT_6 = "000000100101010011"
        C_ARB_TIME_SLOT_7 = "000000101010011100"
        C_ARB_TIME_SLOT_8 = "000000010011100101"
        C_ARB_TIME_SLOT_9 = "000000011100101010"
        C_ARB_TIME_SLOT_10 = "000000100101010011"
        C_ARB_TIME_SLOT_11 = "000000101010011100"
        C_PORT_CONFIG = "B32_B32_W32_R32_W32_R32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<5:5>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UIUDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <MCB_UIUDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 138                                            |
    | Inputs             | 23                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_16_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_16_o_add_18_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_16_o_add_24_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_16_o_add_33_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_16_o_add_41_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_16_o_add_55_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_16_o_add_86_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_16_o_add_332_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_16_o_add_335_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_16_o_add_345_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_16_o_GND_16_o_sub_73_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_16_o_GND_16_o_sub_180_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_16_o_GND_16_o_sub_349_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <n0554> created at line 501.
    Found 15-bit adder for signal <_n0879> created at line 501.
    Found 15-bit adder for signal <n0754> created at line 501.
    Found 15-bit adder for signal <n0502> created at line 501.
    Found 15-bit adder for signal <_n0888> created at line 501.
    Found 15-bit adder for signal <n0483> created at line 501.
    Found 15-bit adder for signal <_n0894> created at line 501.
    Found 15-bit adder for signal <n0491[14:0]> created at line 501.
    Found 15-bit adder for signal <n0493> created at line 501.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 982.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_16_o_LessThan_18_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 6-bit comparator equal for signal <n0171> created at line 1205
    Found 7-bit comparator equal for signal <n0180> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_15_o_LessThan_308_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_314_o> created at line 1675
    Found 8-bit comparator greater for signal <n0261> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_319_o> created at line 1679
    Found 8-bit comparator greater for signal <n0265> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_334_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0279> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_347_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0293> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 216 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_17_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_19_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <i2cSlave>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/i2cSlave.v".
    Found 10-bit register for signal <sdaPipe>.
    Found 1-bit register for signal <sdaDeb>.
    Found 10-bit register for signal <sclPipe>.
    Found 1-bit register for signal <sclDeb>.
    Found 10-bit register for signal <sclDelayed>.
    Found 4-bit register for signal <sdaDelayed>.
    Found 2-bit register for signal <startStopDetState>.
    Found 1-bit register for signal <startEdgeDet>.
    Found 2-bit register for signal <rstPipe>.
    Found 1-bit tristate buffer for signal <sda> created at line 82
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2cSlave> synthesized.

Synthesizing Unit <memIf>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/memIf.vhd".
WARNING:Xst:647 - Input <addr<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <writeEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x8-bit Read Only RAM for signal <dataOut>
    Summary:
	inferred   1 RAM(s).
Unit <memIf> synthesized.

Synthesizing Unit <serialInterface>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/i2c/serialInterface.v".
    Found 1-bit register for signal <sdaOut>.
    Found 1-bit register for signal <writeEn>.
    Found 8-bit register for signal <dataOut>.
    Found 1-bit register for signal <clearStartStopDet>.
    Found 2-bit register for signal <streamSt>.
    Found 8-bit register for signal <txData>.
    Found 8-bit register for signal <rxData>.
    Found 3-bit register for signal <bitCnt>.
    Found 8-bit register for signal <regAddr>.
    Found 4-bit register for signal <CurrState_SISt>.
    Found finite state machine <FSM_3> for signal <streamSt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 48                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <CurrState_SISt>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 30                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitCnt[2]_GND_862_o_add_65_OUT> created at line 277.
    Found 8-bit adder for signal <regAddr[7]_GND_862_o_add_81_OUT> created at line 314.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <serialInterface> synthesized.

Synthesizing Unit <hdmiOutIF>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd".
        xga = 1
        simulation = 0
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd" line 268: Output port <hcount> of the instance <xgaTiming.timeCtl> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dataToggle>.
    Found 5-bit register for signal <hdmiTxBFast>.
    Found 5-bit register for signal <hdmiTxRFast>.
    Found 5-bit register for signal <hdmiTxGFast>.
    Found 5-bit register for signal <hdmiTxBFastPipe>.
    Found 5-bit register for signal <hdmiTxRFastPipe>.
    Found 5-bit register for signal <hdmiTxGFastPipe>.
    Found 1-bit register for signal <localRst>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <hdmiOutIF> synthesized.

Synthesizing Unit <hdmiClkXga>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/ipcore_dir/hdmiClkXga.vhd".
    Summary:
	no macro.
Unit <hdmiClkXga> synthesized.

Synthesizing Unit <timing_xga>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/timing_xga.vhd".
        simulation = 0
    Found 11-bit register for signal <vpos_cnt>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <active>.
    Found 11-bit register for signal <hpos_cnt>.
    Found 11-bit adder for signal <hpos_cnt[10]_hpos_cnt[10]_mux_1_OUT> created at line 1241.
    Found 11-bit adder for signal <vpos_cnt[10]_GND_865_o_add_4_OUT> created at line 1241.
    Found 11-bit comparator lessequal for signal <n0010> created at line 192
    Found 11-bit comparator lessequal for signal <n0015> created at line 195
    Found 11-bit comparator lessequal for signal <hblnk> created at line 217
    Found 11-bit comparator greater for signal <PWR_127_o_hcount_i[10]_LessThan_14_o> created at line 218
    Found 11-bit comparator lessequal for signal <n0022> created at line 218
    Found 11-bit comparator lessequal for signal <vblnk> created at line 240
    Found 11-bit comparator greater for signal <GND_865_o_vcount_i[10]_LessThan_18_o> created at line 241
    Found 11-bit comparator lessequal for signal <n0028> created at line 241
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <timing_xga> synthesized.

Synthesizing Unit <tmdsEncoder>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/tmdsEncoder_ps.vhd".
    Found 10-bit register for signal <q>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <d_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit adder for signal <n0209> created at line 73.
    Found 4-bit adder for signal <n0212> created at line 73.
    Found 4-bit adder for signal <n0215> created at line 73.
    Found 4-bit adder for signal <n0218> created at line 73.
    Found 4-bit adder for signal <n0221> created at line 73.
    Found 4-bit adder for signal <n0224> created at line 73.
    Found 4-bit adder for signal <GND_866_o_GND_866_o_add_6_OUT> created at line 73.
    Found 4-bit adder for signal <n0230> created at line 95.
    Found 4-bit adder for signal <n0233> created at line 95.
    Found 4-bit adder for signal <n0236> created at line 95.
    Found 4-bit adder for signal <n0239> created at line 95.
    Found 4-bit adder for signal <n0242> created at line 95.
    Found 4-bit adder for signal <n0245> created at line 95.
    Found 4-bit adder for signal <GND_866_o_GND_866_o_add_17_OUT> created at line 95.
    Found 5-bit adder for signal <cnt[4]_GND_866_o_add_44_OUT> created at line 152.
    Found 5-bit adder for signal <n0254> created at line 154.
    Found 5-bit adder for signal <GND_866_o_GND_866_o_add_52_OUT> created at line 162.
    Found 4-bit subtractor for signal <GND_866_o_GND_866_o_sub_26_OUT<3:0>> created at line 98.
    Found 4-bit subtractor for signal <GND_866_o_GND_866_o_sub_47_OUT<3:0>> created at line 154.
    Found 5-bit subtractor for signal <GND_866_o_GND_866_o_sub_48_OUT<4:0>> created at line 154.
    Found 5-bit subtractor for signal <n0260> created at line 0.
    Found 4-bit subtractor for signal <GND_866_o_GND_866_o_sub_55_OUT<3:0>> created at line 164.
    Found 5-bit subtractor for signal <GND_866_o_GND_866_o_sub_56_OUT<4:0>> created at line 164.
    Found 5-bit subtractor for signal <_n0276> created at line 143.
    Found 5-bit adder for signal <GND_866_o_GND_866_o_sub_39_OUT<4:0>> created at line 143.
    Found 5-bit subtractor for signal <_n0278> created at line 141.
    Found 5-bit adder for signal <GND_866_o_GND_866_o_sub_37_OUT<4:0>> created at line 141.
    Found 4x10-bit Read Only RAM for signal <concat[1]_PWR_128_o_wide_mux_59_OUT>
    Found 4-bit comparator greater for signal <GND_866_o_n1d[3]_LessThan_10_o> created at line 80
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_30_o> created at line 105
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_31_o> created at line 106
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_32_o> created at line 106
    Summary:
	inferred   1 RAM(s).
	inferred  20 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  46 Multiplexer(s).
Unit <tmdsEncoder> synthesized.

Synthesizing Unit <hdmiOserdes>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiOserdes.vhd".
    Summary:
	no macro.
Unit <hdmiOserdes> synthesized.

Synthesizing Unit <dram_reader>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/image/dram_reader.vhd".
        xga = 1
        simulation = 0
WARNING:Xst:647 - Input <frameBase<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <frameBase<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmdFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <rst_r0>.
    Found 1-bit register for signal <hsync_out>.
    Found 1-bit register for signal <vsync_out>.
    Found 1-bit register for signal <active_out>.
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <hsync_r>.
    Found 25-bit register for signal <rowAddr>.
    Found 25-bit register for signal <cmdAddr>.
    Found 25-bit adder for signal <rowAddr[24]_GND_885_o_add_4_OUT> created at line 131.
    Found 25-bit adder for signal <cmdAddr[24]_GND_885_o_add_8_OUT> created at line 142.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dram_reader> synthesized.

Synthesizing Unit <reader>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd".
    Found 5-bit register for signal <cnt>.
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_5> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_886_o_add_1_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader> synthesized.

Synthesizing Unit <mbrot>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/float/mbrot.vhd".
        maxDsp = 0
        latency = 3
WARNING:Xst:647 - Input <nmax<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <done_i>.
    Found 1-bit register for signal <update>.
    Found 16-bit register for signal <n_i>.
    Found 32-bit register for signal <fnull_r1>.
    Found 32-bit register for signal <fnull_r2>.
    Found 1-bit register for signal <cmpless>.
    Found 4-bit register for signal <cnt>.
    Found 4-bit adder for signal <cnt[3]_GND_888_o_add_0_OUT> created at line 182.
    Found 16-bit adder for signal <n_i[15]_GND_888_o_add_2_OUT> created at line 187.
    Found 16-bit subtractor for signal <GND_888_o_GND_888_o_sub_6_OUT<15:0>> created at line 192.
    Found 16-bit comparator equal for signal <n_i[15]_nmax_i[15]_equal_5_o> created at line 190
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mbrot> synthesized.

Synthesizing Unit <hdmiRx>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiRx.vhd".
    Found 3-bit register for signal <frame_state>.
    Found 1-bit register for signal <vsync_reg>.
    Found 1-bit register for signal <vsync_pol>.
    Found 1-bit register for signal <hsync_pol>.
    Found 16-bit register for signal <pxl_cnt>.
    Found 16-bit register for signal <line_cnt>.
    Found 16-bit register for signal <frame_width_i>.
    Found 16-bit register for signal <frame_height_i>.
    Found 1-bit register for signal <de_reg>.
    Found finite state machine <FSM_6> for signal <frame_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | pxlclk (rising_edge)                           |
    | Reset              | pll_locked_n (positive)                        |
    | Reset type         | asynchronous                                   |
    | Reset State        | frame_rst                                      |
    | Power Up State     | frame_rst                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <pxl_cnt[15]_GND_989_o_add_10_OUT> created at line 219.
    Found 16-bit adder for signal <line_cnt[15]_GND_989_o_add_11_OUT> created at line 222.
    Found 16-bit subtractor for signal <GND_989_o_GND_989_o_sub_24_OUT<15:0>> created at line 242.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <hdmiRx> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v".
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 195: Output port <sdout> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 195: Output port <psalgnerr> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 217: Output port <sdout> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 217: Output port <psalgnerr> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 217: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 217: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 217: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 239: Output port <sdout> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 239: Output port <psalgnerr> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 239: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 239: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" line 239: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 40                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_997_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_997_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_163_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_8> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_1005_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_1005_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_1005_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_169_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/hdmiInput/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 1-bit register for signal <we>.
    Found 4-bit adder for signal <wa[3]_GND_1007_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_1007_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/huang/FPGACo/fpga_mcs/rtl/hdmi/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x8-bit single-port Read Only RAM                   : 1
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 124
 1-bit adder                                           : 3
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 12-bit adder                                          : 3
 15-bit adder                                          : 9
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 25-bit adder                                          : 2
 3-bit adder                                           : 6
 30-bit adder                                          : 2
 4-bit adder                                           : 50
 4-bit subtractor                                      : 9
 5-bit adder                                           : 4
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 3
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Registers                                            : 366
 1-bit register                                        : 218
 10-bit register                                       : 16
 11-bit register                                       : 2
 12-bit register                                       : 3
 16-bit register                                       : 6
 2-bit register                                        : 6
 24-bit register                                       : 3
 25-bit register                                       : 3
 3-bit register                                        : 6
 30-bit register                                       : 2
 32-bit register                                       : 12
 4-bit register                                        : 19
 5-bit register                                        : 18
 6-bit register                                        : 6
 7-bit register                                        : 7
 8-bit register                                        : 33
 9-bit register                                        : 6
# Comparators                                          : 36
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 6
 16-bit comparator equal                               : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 315
 1-bit 2-to-1 multiplexer                              : 202
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 1
 25-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 34
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 13
# Xors                                                 : 95
 1-bit xor2                                            : 95

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mblaze.ngc>.
Reading core <ipcore_dir/fadd_l3.ngc>.
Reading core <ipcore_dir/itof_l3.ngc>.
Reading core <ipcore_dir/fmul_nd_l3.ngc>.
Reading core <ipcore_dir/fmul_l3.ngc>.
Reading core <ipcore_dir/fsub_l3.ngc>.
Reading core <ipcore_dir/fcmpless.ngc>.
Loading core <mblaze> for timing and area information for instance <mcs_0>.
Loading core <fadd_l3> for timing and area information for instance <latency3.fadd_3>.
Loading core <fadd_l3> for timing and area information for instance <latency3.fadd_2>.
Loading core <itof_l3> for timing and area information for instance <itof_1>.
Loading core <itof_l3> for timing and area information for instance <itof_2>.
Loading core <itof_l3> for timing and area information for instance <itof_3>.
Loading core <fmul_nd_l3> for timing and area information for instance <latency3.withoutDsp.fmul_1>.
Loading core <fmul_nd_l3> for timing and area information for instance <latency3.withoutDsp.fmul_2>.
Loading core <fmul_nd_l3> for timing and area information for instance <latency3.withoutDsp.fmul_3>.
Loading core <fmul_l3> for timing and area information for instance <latency3.fmul_4>.
Loading core <fadd_l3> for timing and area information for instance <latency3.fadd_1>.
Loading core <fsub_l3> for timing and area information for instance <latency3.fsub_1>.
Loading core <fcmpless> for timing and area information for instance <latency3.fcmp_1>.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_16> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_17> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_18> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_19> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_20> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_21> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_22> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_23> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_24> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_25> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_26> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_27> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_28> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_29> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_30> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_31> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_24> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_25> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_26> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_27> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_28> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_29> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_30> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_31> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <regs_6_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_31> of sequential type is unconnected in block <mcs_top>.

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <hdmiRx>.
The following registers are absorbed into counter <pxl_cnt>: 1 register on signal <pxl_cnt>.
The following registers are absorbed into counter <line_cnt>: 1 register on signal <line_cnt>.
Unit <hdmiRx> synthesized (advanced).

Synthesizing (advanced) Unit <i2cSlave>.
INFO:Xst:3226 - The RAM <u_rom/Mram_dataOut> will be implemented as a BLOCK RAM, absorbing the following register(s): <u_serialInterface/regAddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <u_serialInterface/next_regAddr<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dataFromRegIF> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i2cSlave> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mbrot>.
The following registers are absorbed into counter <n_i>: 1 register on signal <n_i>.
Unit <mbrot> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mcs_top>.
The following registers are absorbed into accumulator <withHdmiRx.row_base_addr>: 1 register on signal <withHdmiRx.row_base_addr>.
The following registers are absorbed into counter <withHdmiRx.cnt>: 1 register on signal <withHdmiRx.cnt>.
Unit <mcs_top> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <reader>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <reader> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <timing_xga>.
The following registers are absorbed into counter <hpos_cnt>: 1 register on signal <hpos_cnt>.
The following registers are absorbed into counter <vpos_cnt>: 1 register on signal <vpos_cnt>.
Unit <timing_xga> synthesized (advanced).

Synthesizing (advanced) Unit <tmdsEncoder>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_866_o_GND_866_o_add_17_OUT_Madd1> :
 	<Madd_n0230> in block <tmdsEncoder>, 	<Madd_n0236_Madd> in block <tmdsEncoder>, 	<Madd_n0242_Madd> in block <tmdsEncoder>, 	<Madd_GND_866_o_GND_866_o_add_17_OUT_Madd> in block <tmdsEncoder>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_866_o_GND_866_o_add_6_OUT_Madd1> :
 	<Madd_n0209> in block <tmdsEncoder>, 	<Madd_n0215_Madd> in block <tmdsEncoder>, 	<Madd_n0221_Madd> in block <tmdsEncoder>, 	<Madd_GND_866_o_GND_866_o_add_6_OUT_Madd> in block <tmdsEncoder>.
INFO:Xst:3231 - The small RAM <Mram_concat[1]_PWR_128_o_wide_mux_59_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <q> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_concat[1]_PWR_128_o_wide_mux_59_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <tmdsEncoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x8-bit single-port block Read Only RAM             : 1
 4x10-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 50
 1-bit adder                                           : 3
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 16-bit subtractor                                     : 1
 25-bit adder                                          : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 9
 5-bit adder                                           : 3
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Adder Trees                                          : 6
 4-bit / 5-inputs adder tree                           : 6
# Counters                                             : 32
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 3
 16-bit up counter                                     : 3
 16-bit updown counter                                 : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 7
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 3
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 1
 30-bit up accumulator                                 : 1
# Registers                                            : 1421
 Flip-Flops                                            : 1421
# Comparators                                          : 36
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 6
 16-bit comparator equal                               : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 375
 1-bit 2-to-1 multiplexer                              : 279
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 2
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 36
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 28
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 13
# Xors                                                 : 95
 1-bit xor2                                            : 95

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/FSM_6> on signal <frame_state[1:3]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 frame_rst        | 000
 frame_find_pol   | 001
 frame_wait_vsync | 011
 frame_detect     | 010
 frame_locked     | 110
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/FSM_7> on signal <state[1:4]> with user encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/FSM_7> on signal <state[1:4]> with user encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/FSM_7> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0100  | 0100
 0011  | 0011
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiTx.edidRom/FSM_3> on signal <streamSt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiTx.edidRom/FSM_4> on signal <CurrState_SISt[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1011  | 1011
 1111  | 1111
 0111  | 0111
 1110  | 1110
 1001  | 1001
 1010  | 1010
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_2> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiTx.Inst_dram_reader/withFsm.fsmInst/FSM_5> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s0    | 100
 s5    | 101
 s6    | 110
 s7    | 111
-------------------
WARNING:Xst:2677 - Node <u_serialInterface/regAddr_7> of sequential type is unconnected in block <i2cSlave>.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rowAddr_0> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_1> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_2> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_3> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_4> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_5> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_6> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_7> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_8> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_9> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_0> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_1> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_2> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_3> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_4> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_0> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_11> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_9> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_8> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_10> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_7> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_6> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_5> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_4> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_2> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_1> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withHdmiRx.row_base_addr_3> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_6> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_5> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_4> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_3> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_2> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_1> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_p4_cmd_byte_addr_0> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance clkGen/clkout6_buf in unit dp_mem_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance clkGen/pll_base_inst in unit clkGen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance xgaTiming.clkGen/pll_base_inst in unit xgaTiming.clkGen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.row_base_addr_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.row_base_addr_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.row_base_addr_28> of sequential type is unconnected in block <mcs_top>.

Optimizing unit <DRAM16XN> ...

Optimizing unit <mcs_top> ...
WARNING:Xst:1293 - FF/Latch <withHdmiRx.cnt_5> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hdmiRx> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <dp_mem_infrastructure> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <hdmiOutIF> ...

Optimizing unit <tmdsEncoder> ...

Optimizing unit <timing_xga> ...

Optimizing unit <mbrot> ...

Optimizing unit <dram_reader> ...

Optimizing unit <reader> ...
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c1_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c0_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c1_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c0_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_31> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_30> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_29> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_28> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_27> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_26> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_25> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_24> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_23> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_22> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_21> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_20> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_19> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_18> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_17> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mb_n_16> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c1_reg> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c0_reg> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c1_reg> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c0_reg> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <regs_6_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_6_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cnReg_i_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/line_cnt_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/pxl_cnt_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_height_i_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/frame_width_i_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/hsync_pol> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/sdout_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/de> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/c1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/c0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/sdout_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/de> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/c1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/c0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdout_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/c0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_10> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mcs_top, actual ratio is 27.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_0> is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_A11_FRB> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_A11_FRB> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_A11_FRB> of sequential type is unconnected in block <mcs_top>.

Pipelining and Register Balancing Report ...

Processing Unit <mcs_top> :
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>11_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>1121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_2 withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_3 withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>11_FRB has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_1 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<1>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_58_OUT_AS621_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_2 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>1111_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1q_m_0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m[3]_n1q_m[3]_LessThan_31_o11_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_2 withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_3 withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<1>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_866_o_GND_866_o_mux_58_OUT_AS621_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1111_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_0 withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m[3]_n1q_m[3]_LessThan_31_o11_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_q_m<1>11_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_q_m<1>1121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_2 withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_3 withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_q_m<1>11_FRB has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_q_m<1>121_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_1 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<1>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_866_o_GND_866_o_mux_58_OUT_AS621_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_2 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_2 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_2 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/d_q_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1d_3 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/Mmux_q_m<1>1111_FRB.
	Register(s) withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_1 withHdmiTx.Inst_hdmiOutIF/redEncoder/n1q_m_0 withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m_0 has(ve) been forward balanced into : withHdmiTx.Inst_hdmiOutIF/redEncoder/n0q_m[3]_n1q_m[3]_LessThan_31_o11_FRB.
	Register(s) hdmiHsyncTxIn has(ve) been backward balanced into : hdmiHsyncTxIn_BRB0 hdmiHsyncTxIn_BRB1 hdmiHsyncTxIn_BRB2 hdmiHsyncTxIn_BRB3.
	Register(s) hdmiRxDreg0_0 has(ve) been backward balanced into : hdmiRxDreg0_0_BRB0 hdmiRxDreg0_0_BRB1.
	Register(s) hdmiRxDreg0_1 has(ve) been backward balanced into : hdmiRxDreg0_1_BRB0 hdmiRxDreg0_1_BRB1 hdmiRxDreg0_1_BRB2.
	Register(s) hdmiRxDreg0_10 has(ve) been backward balanced into : hdmiRxDreg0_10_BRB0 hdmiRxDreg0_10_BRB1 hdmiRxDreg0_10_BRB2.
	Register(s) hdmiRxDreg0_11 has(ve) been backward balanced into : hdmiRxDreg0_11_BRB0 hdmiRxDreg0_11_BRB1 hdmiRxDreg0_11_BRB2.
	Register(s) hdmiRxDreg0_12 has(ve) been backward balanced into : hdmiRxDreg0_12_BRB0 hdmiRxDreg0_12_BRB1 hdmiRxDreg0_12_BRB2.
	Register(s) hdmiRxDreg0_13 has(ve) been backward balanced into : hdmiRxDreg0_13_BRB0 hdmiRxDreg0_13_BRB1 hdmiRxDreg0_13_BRB2.
	Register(s) hdmiRxDreg0_14 has(ve) been backward balanced into : hdmiRxDreg0_14_BRB0 hdmiRxDreg0_14_BRB1 hdmiRxDreg0_14_BRB2.
	Register(s) hdmiRxDreg0_15 has(ve) been backward balanced into : hdmiRxDreg0_15_BRB0 hdmiRxDreg0_15_BRB1 hdmiRxDreg0_15_BRB2.
	Register(s) hdmiRxDreg0_16 has(ve) been backward balanced into : hdmiRxDreg0_16_BRB0 hdmiRxDreg0_16_BRB1.
	Register(s) hdmiRxDreg0_17 has(ve) been backward balanced into : hdmiRxDreg0_17_BRB0 hdmiRxDreg0_17_BRB1 hdmiRxDreg0_17_BRB2.
	Register(s) hdmiRxDreg0_18 has(ve) been backward balanced into : hdmiRxDreg0_18_BRB0 hdmiRxDreg0_18_BRB1 hdmiRxDreg0_18_BRB2.
	Register(s) hdmiRxDreg0_19 has(ve) been backward balanced into : hdmiRxDreg0_19_BRB0 hdmiRxDreg0_19_BRB1 hdmiRxDreg0_19_BRB2.
	Register(s) hdmiRxDreg0_2 has(ve) been backward balanced into : hdmiRxDreg0_2_BRB0 hdmiRxDreg0_2_BRB1 hdmiRxDreg0_2_BRB2.
	Register(s) hdmiRxDreg0_20 has(ve) been backward balanced into : hdmiRxDreg0_20_BRB0 hdmiRxDreg0_20_BRB1 hdmiRxDreg0_20_BRB2.
	Register(s) hdmiRxDreg0_21 has(ve) been backward balanced into : hdmiRxDreg0_21_BRB0 hdmiRxDreg0_21_BRB1 hdmiRxDreg0_21_BRB2.
	Register(s) hdmiRxDreg0_22 has(ve) been backward balanced into : hdmiRxDreg0_22_BRB0 hdmiRxDreg0_22_BRB1 hdmiRxDreg0_22_BRB2.
	Register(s) hdmiRxDreg0_23 has(ve) been backward balanced into : hdmiRxDreg0_23_BRB0 hdmiRxDreg0_23_BRB1 hdmiRxDreg0_23_BRB2.
	Register(s) hdmiRxDreg0_3 has(ve) been backward balanced into : hdmiRxDreg0_3_BRB0 hdmiRxDreg0_3_BRB1 hdmiRxDreg0_3_BRB2.
	Register(s) hdmiRxDreg0_4 has(ve) been backward balanced into : hdmiRxDreg0_4_BRB0 hdmiRxDreg0_4_BRB1 hdmiRxDreg0_4_BRB2.
	Register(s) hdmiRxDreg0_5 has(ve) been backward balanced into : hdmiRxDreg0_5_BRB0 hdmiRxDreg0_5_BRB1 hdmiRxDreg0_5_BRB2.
	Register(s) hdmiRxDreg0_6 has(ve) been backward balanced into : hdmiRxDreg0_6_BRB0 hdmiRxDreg0_6_BRB1 hdmiRxDreg0_6_BRB2.
	Register(s) hdmiRxDreg0_7 has(ve) been backward balanced into : hdmiRxDreg0_7_BRB0 hdmiRxDreg0_7_BRB1 hdmiRxDreg0_7_BRB2.
	Register(s) hdmiRxDreg0_8 has(ve) been backward balanced into : hdmiRxDreg0_8_BRB0 hdmiRxDreg0_8_BRB1.
	Register(s) hdmiRxDreg0_9 has(ve) been backward balanced into : hdmiRxDreg0_9_BRB0 hdmiRxDreg0_9_BRB1 hdmiRxDreg0_9_BRB2.
	Register(s) hdmiRxDreg1_0 has(ve) been backward balanced into : hdmiRxDreg1_0_BRB0 hdmiRxDreg1_0_BRB1.
	Register(s) hdmiRxDreg1_1 has(ve) been backward balanced into : hdmiRxDreg1_1_BRB0 hdmiRxDreg1_1_BRB1 hdmiRxDreg1_1_BRB2.
	Register(s) hdmiRxDreg1_10 has(ve) been backward balanced into : hdmiRxDreg1_10_BRB0 hdmiRxDreg1_10_BRB1 hdmiRxDreg1_10_BRB2.
	Register(s) hdmiRxDreg1_11 has(ve) been backward balanced into : hdmiRxDreg1_11_BRB0 hdmiRxDreg1_11_BRB1 hdmiRxDreg1_11_BRB2.
	Register(s) hdmiRxDreg1_12 has(ve) been backward balanced into : hdmiRxDreg1_12_BRB0 hdmiRxDreg1_12_BRB1 hdmiRxDreg1_12_BRB2.
	Register(s) hdmiRxDreg1_13 has(ve) been backward balanced into : hdmiRxDreg1_13_BRB0 hdmiRxDreg1_13_BRB1 hdmiRxDreg1_13_BRB2.
	Register(s) hdmiRxDreg1_14 has(ve) been backward balanced into : hdmiRxDreg1_14_BRB0 hdmiRxDreg1_14_BRB1 hdmiRxDreg1_14_BRB2.
	Register(s) hdmiRxDreg1_15 has(ve) been backward balanced into : hdmiRxDreg1_15_BRB0 hdmiRxDreg1_15_BRB1 hdmiRxDreg1_15_BRB2.
	Register(s) hdmiRxDreg1_16 has(ve) been backward balanced into : hdmiRxDreg1_16_BRB0 hdmiRxDreg1_16_BRB1.
	Register(s) hdmiRxDreg1_17 has(ve) been backward balanced into : hdmiRxDreg1_17_BRB0 hdmiRxDreg1_17_BRB1 hdmiRxDreg1_17_BRB2.
	Register(s) hdmiRxDreg1_18 has(ve) been backward balanced into : hdmiRxDreg1_18_BRB0 hdmiRxDreg1_18_BRB1 hdmiRxDreg1_18_BRB2.
	Register(s) hdmiRxDreg1_19 has(ve) been backward balanced into : hdmiRxDreg1_19_BRB0 hdmiRxDreg1_19_BRB1 hdmiRxDreg1_19_BRB2.
	Register(s) hdmiRxDreg1_2 has(ve) been backward balanced into : hdmiRxDreg1_2_BRB0 hdmiRxDreg1_2_BRB1 hdmiRxDreg1_2_BRB2.
	Register(s) hdmiRxDreg1_20 has(ve) been backward balanced into : hdmiRxDreg1_20_BRB0 hdmiRxDreg1_20_BRB1 hdmiRxDreg1_20_BRB2.
	Register(s) hdmiRxDreg1_21 has(ve) been backward balanced into : hdmiRxDreg1_21_BRB0 hdmiRxDreg1_21_BRB1 hdmiRxDreg1_21_BRB2.
	Register(s) hdmiRxDreg1_22 has(ve) been backward balanced into : hdmiRxDreg1_22_BRB0 hdmiRxDreg1_22_BRB1 hdmiRxDreg1_22_BRB2.
	Register(s) hdmiRxDreg1_23 has(ve) been backward balanced into : hdmiRxDreg1_23_BRB0 hdmiRxDreg1_23_BRB1 hdmiRxDreg1_23_BRB2.
	Register(s) hdmiRxDreg1_3 has(ve) been backward balanced into : hdmiRxDreg1_3_BRB0 hdmiRxDreg1_3_BRB1 hdmiRxDreg1_3_BRB2.
	Register(s) hdmiRxDreg1_4 has(ve) been backward balanced into : hdmiRxDreg1_4_BRB0 hdmiRxDreg1_4_BRB1 hdmiRxDreg1_4_BRB2.
	Register(s) hdmiRxDreg1_5 has(ve) been backward balanced into : hdmiRxDreg1_5_BRB0 hdmiRxDreg1_5_BRB1 hdmiRxDreg1_5_BRB2.
	Register(s) hdmiRxDreg1_6 has(ve) been backward balanced into : hdmiRxDreg1_6_BRB0 hdmiRxDreg1_6_BRB1 hdmiRxDreg1_6_BRB2.
	Register(s) hdmiRxDreg1_7 has(ve) been backward balanced into : hdmiRxDreg1_7_BRB0 hdmiRxDreg1_7_BRB1 hdmiRxDreg1_7_BRB2.
	Register(s) hdmiRxDreg1_8 has(ve) been backward balanced into : hdmiRxDreg1_8_BRB0 hdmiRxDreg1_8_BRB1.
	Register(s) hdmiRxDreg1_9 has(ve) been backward balanced into : hdmiRxDreg1_9_BRB0 hdmiRxDreg1_9_BRB1 hdmiRxDreg1_9_BRB2.
	Register(s) hdmiVsyncTxIn has(ve) been backward balanced into : hdmiVsyncTxIn_BRB0 hdmiVsyncTxIn_BRB1 hdmiVsyncTxIn_BRB2 hdmiVsyncTxIn_BRB3.
	Register(s) withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1 has(ve) been backward balanced into : withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB0 withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB1 withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0_BRB1.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_1 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_1_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_1_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_1_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_2 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_2_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_2_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_2_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_3 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_3_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_3_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_3_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_4 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_4_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_4_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_4_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_5 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_5_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_5_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_5_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_6 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_6_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_6_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_6_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_7 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_7_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_7_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_7_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_0 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_0_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_0_BRB1.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_1 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_1_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_1_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_1_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_2 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_2_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_2_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_2_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_3 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_3_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_3_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_3_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_4 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_4_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_4_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_4_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_5 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_5_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_5_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_5_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_6 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_6_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_6_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_6_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_7 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_7_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_7_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/dout_7_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_0 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_0_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_0_BRB1.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_1 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_1_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_1_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_1_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_2 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_2_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_2_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_2_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_3 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_3_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_3_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_3_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_4 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_4_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_4_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_4_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_5 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_5_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_5_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_5_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_6 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_6_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_6_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_6_BRB2.
	Register(s) withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_7 has(ve) been backward balanced into : withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_7_BRB0 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_7_BRB1 withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/dout_7_BRB2.
	Register(s) withHdmiTx.Inst_dram_reader/vsync_out has(ve) been backward balanced into : withHdmiTx.Inst_dram_reader/vsync_out_BRB0.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_q has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_q_BRB0.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB2.
Unit <mcs_top> processed.
Replicating register withHdmiTx.edidRom/u_serialInterface/sdaOut to handle IOB=TRUE attribute

FlipFlop withMbrot.mbCompute/update has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mcs_top> :
	Found 10-bit shift register for signal <withHdmiTx.edidRom/sclDelayed_9>.
	Found 2-bit shift register for signal <withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_reg>.
	Found 2-bit shift register for signal <withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg>.
	Found 2-bit shift register for signal <withHdmiTx.Inst_hdmiOutIF/redEncoder/de_reg>.
	Found 2-bit shift register for signal <hdmiHsyncTxIn_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_0_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_0_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_8_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_8_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_16_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_16_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_1_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_1_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_1_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_2_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_2_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_2_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_3_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_3_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_3_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_4_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_4_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_4_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_5_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_5_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_5_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_6_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_6_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_6_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_7_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_7_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_7_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_9_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_9_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_9_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_10_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_10_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_10_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_11_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_11_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_11_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_12_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_12_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_12_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_13_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_13_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_13_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_14_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_14_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_14_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_15_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_15_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_15_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_17_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_17_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_17_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_18_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_18_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_18_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_19_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_19_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_19_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_20_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_20_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_20_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_21_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_21_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_21_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_22_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_22_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_22_BRB2>.
	Found 2-bit shift register for signal <hdmiRxDreg1_23_BRB0>.
	Found 2-bit shift register for signal <hdmiRxDreg1_23_BRB1>.
	Found 2-bit shift register for signal <hdmiRxDreg1_23_BRB2>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <clkRst/rstDelay_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mcs_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1579
 Flip-Flops                                            : 1579
# Shift Registers                                      : 74
 10-bit shift register                                 : 1
 2-bit shift register                                  : 73

=========================================================================
INFO:Xst:2146 - In block <mcs_top>, Shifter <withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_q> <withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mshreg_de_q> <withHdmiTx.Inst_hdmiOutIF/redEncoder/Mshreg_de_q> are equivalent, XST will keep only <withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_q>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mcs_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15163
#      GND                         : 15
#      INV                         : 86
#      LUT1                        : 224
#      LUT2                        : 1562
#      LUT3                        : 1857
#      LUT4                        : 1841
#      LUT5                        : 700
#      LUT6                        : 1927
#      LUT6_2                      : 106
#      MULT_AND                    : 878
#      MUXCY                       : 2900
#      MUXCY_L                     : 146
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 134
#      MUXF8                       : 4
#      VCC                         : 14
#      XORCY                       : 2702
# FlipFlops/Latches                : 5051
#      FD                          : 1700
#      FDC                         : 165
#      FDC_1                       : 5
#      FDCE                        : 48
#      FDE                         : 1727
#      FDE_1                       : 8
#      FDP                         : 43
#      FDPE                        : 4
#      FDR                         : 490
#      FDRE                        : 754
#      FDRE_1                      : 1
#      FDS                         : 56
#      FDSE                        : 50
# RAMS                             : 127
#      RAM16X1D                    : 30
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 32
#      RAMB8BWER                   : 1
# Shift Registers                  : 327
#      SRL16E                      : 170
#      SRLC16E                     : 157
# Clock Buffers                    : 12
#      BUFG                        : 10
#      BUFGMUX                     : 2
# IO Buffers                       : 80
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFDS                      : 4
#      IBUFG                       : 1
#      IOBUF                       : 19
#      IOBUFDS                     : 2
#      OBUF                        : 9
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 100
#      BSCAN_SPARTAN6              : 1
#      BUFPLL                      : 2
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 6
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 6
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 3
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5027  out of  54576     9%  
 Number of Slice LUTs:                 8818  out of  27288    32%  
    Number used as Logic:              8303  out of  27288    30%  
    Number used as Memory:              515  out of   6408     8%  
       Number used as RAM:              188
       Number used as SRL:              327

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11003
   Number with an unused Flip Flop:    5976  out of  11003    54%  
   Number with an unused LUT:          2185  out of  11003    19%  
   Number of fully used LUT-FF pairs:  2842  out of  11003    25%  
   Number of unique control sets:       235

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  90  out of    218    41%  
    IOB Flip Flops/Latches:              24

Specific Feature Utilization:
 Number of Block RAM/FIFO:               33  out of    116    28%  
    Number using Block RAM only:         33
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                      1  out of     58     1%  
 Number of PLL_ADVs:                      3  out of      4    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                        | Load  |
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2| BUFG                                                                                                         | 269   |
clkRst/clkGen/pll_base_inst/CLKOUT3                             | BUFG                                                                                                         | 126   |
clkRst/clkGen/pll_base_inst/CLKOUT4                             | BUFGMUX                                                                                                      | 3793  |
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1       | BUFG                                                                                                         | 511   |
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2       | BUFG                                                                                                         | 141   |
clkRst/clkGen/pll_base_inst/CLKOUT5                             | BUFGMUX                                                                                                      | 321   |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1| BUFG                                                                                                         | 61    |
mcs_0/U0/Debug.mdm_0/drck_i                                     | BUFG                                                                                                         | 209   |
mcs_0/U0/Debug.mdm_0/update                                     | NONE(mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)| 41    |
mcs_0/GPI2_Interrupt                                            | NONE(mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE)              | 34    |
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.398ns (Maximum Frequency: 96.177MHz)
   Minimum input arrival time before clock: 8.640ns
   Maximum output required time after clock: 7.719ns
   Maximum combinational path delay: 3.848ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Clock period: 8.228ns (frequency: 121.536MHz)
  Total number of paths / destination ports: 10828 / 354
-------------------------------------------------------------------------
Delay:               8.228ns (Levels of Logic = 7)
  Source:            withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_4 (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB (FF)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_4 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_4 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q_4)
     LUT3:I0->O            6   0.235   0.876  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>141 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<5>)
     LUT6:I5->O            9   0.254   1.084  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>161 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<7>)
     LUT6:I4->O            3   0.250   1.221  withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd71 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7)
     LUT6:I0->O            1   0.254   0.000  withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_G (N722)
     MUXF7:I1->O           4   0.175   0.804  withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1)
     LUT5:I4->O            2   0.254   0.834  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Msub_GND_866_o_GND_866_o_sub_26_OUT<3:0>_xor<2>11 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/GND_866_o_GND_866_o_sub_26_OUT<2>)
     LUT2:I0->O            1   0.250   0.000  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1 (N317)
     FD:D                      0.074          withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_GND_866_o_GND_866_o_mux_39_OUT_B_rs_lut<2>1_FRB
    ----------------------------------------
    Total                      8.228ns (2.271ns logic, 5.957ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT4'
  Clock period: 10.398ns (frequency: 96.177MHz)
  Total number of paths / destination ports: 46597923 / 7563
-------------------------------------------------------------------------
Delay:               10.398ns (Levels of Logic = 29)
  Source:            withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000007ab (FF)
  Destination:       withMbrot.mbCompute/latency3.fadd_1/blk0000007f (FF)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT4 rising
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT4 rising

  Data Path: withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000007ab to withMbrot.mbCompute/latency3.fadd_1/blk0000007f
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.403  blk000007ab (result<1>)
     end scope: 'withMbrot.mbCompute/latency3.withoutDsp.fmul_2:result<1>'
     begin scope: 'withMbrot.mbCompute/latency3.fadd_1:b<1>'
     LUT4:I0->O            1   0.254   0.000  blk000001e4 (sig00000196)
     MUXCY:S->O            1   0.215   0.000  blk00000053 (sig000001a5)
     MUXCY:CI->O           1   0.023   0.000  blk00000052 (sig000001a4)
     MUXCY:CI->O           1   0.023   0.000  blk00000051 (sig000001a3)
     MUXCY:CI->O           1   0.023   0.000  blk00000050 (sig000001a2)
     MUXCY:CI->O           1   0.023   0.000  blk0000004f (sig000001a1)
     MUXCY:CI->O           1   0.023   0.000  blk0000004e (sig000001a0)
     MUXCY:CI->O           1   0.023   0.000  blk0000004d (sig0000019f)
     MUXCY:CI->O           1   0.023   0.000  blk0000004c (sig0000019e)
     MUXCY:CI->O           1   0.023   0.000  blk0000004b (sig0000019d)
     MUXCY:CI->O           1   0.023   0.000  blk0000004a (sig0000019c)
     MUXCY:CI->O           1   0.023   0.000  blk00000049 (sig0000019b)
     MUXCY:CI->O           1   0.023   0.000  blk00000048 (sig0000019a)
     MUXCY:CI->O           1   0.023   0.000  blk00000047 (sig00000199)
     MUXCY:CI->O           1   0.023   0.000  blk00000046 (sig00000198)
     MUXCY:CI->O           1   0.023   0.000  blk00000045 (sig00000197)
     MUXCY:CI->O          51   0.235   2.259  blk00000044 (sig00000168)
     LUT6:I1->O            3   0.254   1.196  blk0000018d (sig00000002)
     LUT6:I1->O            1   0.254   0.000  blk000002dd (sig000001bf)
     MUXCY:S->O            2   0.215   0.000  blk00000083 (sig000001b9)
     MUXCY:CI->O           2   0.023   0.000  blk00000084 (sig000001b8)
     MUXCY:CI->O           2   0.023   0.000  blk00000085 (sig000001b7)
     MUXCY:CI->O           2   0.023   0.000  blk00000086 (sig000001b3)
     MUXCY:CI->O           2   0.023   1.156  blk00000087 (sig000001b6)
     LUT5:I0->O            1   0.254   1.112  blk00000274 (sig000002ce)
     LUT6:I1->O            1   0.254   0.000  blk00000276 (sig000001b1)
     MUXF7:I1->O           1   0.175   0.000  blk00000082 (sig000001b0)
     MUXF8:I0->O           1   0.144   0.000  blk00000080 (sig000001ae)
     FD:D                      0.074          blk0000007f
    ----------------------------------------
    Total                     10.398ns (3.272ns logic, 7.126ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1'
  Clock period: 5.804ns (frequency: 172.295MHz)
  Total number of paths / destination ports: 5368 / 1048
-------------------------------------------------------------------------
Delay:               5.804ns (Levels of Logic = 3)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata_2 (FF)
  Destination:       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0_BRB0 (FF)
  Source Clock:      withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.152  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata_2 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata_2)
     LUT4:I0->O            1   0.254   0.958  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdata[9]_GND_996_o_Select_17_o2_SW0 (N66)
     LUT6:I2->O            2   0.254   0.726  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdata[9]_GND_996_o_Select_17_o2 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/sdata[9]_GND_996_o_Select_17_o2)
     LUT2:I1->O           24   0.254   1.379  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/n0050_inv1 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/n0050_inv)
     FDRE:CE                   0.302          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/dout_0_BRB0
    ----------------------------------------
    Total                      5.804ns (1.589ns logic, 4.215ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT3'
  Clock period: 6.097ns (frequency: 164.028MHz)
  Total number of paths / destination ports: 943 / 205
-------------------------------------------------------------------------
Delay:               6.097ns (Levels of Logic = 3)
  Source:            withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd1 (FF)
  Destination:       withHdmiTx.edidRom/u_serialInterface/bitCnt_2 (FF)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT3 rising
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT3 rising

  Data Path: withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd1 to withHdmiTx.edidRom/u_serialInterface/bitCnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             41   0.525   2.126  withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd1 (withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd1)
     LUT6:I0->O            2   0.254   0.954  withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd4-In21 (withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd4-In21)
     LUT3:I0->O            1   0.235   0.682  withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd4-In22 (withHdmiTx.edidRom/u_serialInterface/CurrState_SISt_FSM_FFd4-In2)
     LUT6:I5->O            3   0.254   0.765  withHdmiTx.edidRom/u_serialInterface/_n0478_inv3 (withHdmiTx.edidRom/u_serialInterface/_n0478_inv)
     FDRE:CE                   0.302          withHdmiTx.edidRom/u_serialInterface/bitCnt_0
    ----------------------------------------
    Total                      6.097ns (1.570ns logic, 4.527ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2'
  Clock period: 6.241ns (frequency: 160.231MHz)
  Total number of paths / destination ports: 1464 / 141
-------------------------------------------------------------------------
Delay:               6.241ns (Levels of Logic = 3)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.525   1.538  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2)
     LUT3:I0->O            2   0.235   1.181  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv15 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv14)
     LUT6:I0->O            1   0.254   1.112  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv18 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv17)
     LUT6:I1->O            5   0.254   0.840  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv19 (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/_n0278_inv)
     FDCE:CE                   0.302          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      6.241ns (1.570ns logic, 4.671ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT5'
  Clock period: 8.648ns (frequency: 115.634MHz)
  Total number of paths / destination ports: 20107 / 764
-------------------------------------------------------------------------
Delay:               8.648ns (Levels of Logic = 6)
  Source:            withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT5 rising
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.236  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37)
     LUT3:I0->O            1   0.235   0.682  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW0 (N139)
     LUT6:I5->O            2   0.254   0.726  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211)
     LUT6:I5->O            2   0.254   0.726  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21)
     LUT6:I5->O            3   0.254   0.874  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2)
     LUT6:I4->O            9   0.250   0.976  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT3:I2->O            8   0.254   0.943  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    ----------------------------------------
    Total                      8.648ns (2.485ns logic, 6.163ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1'
  Clock period: 2.163ns (frequency: 462.321MHz)
  Total number of paths / destination ports: 61 / 31
-------------------------------------------------------------------------
Delay:               2.163ns (Levels of Logic = 1)
  Source:            withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/dataToggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.525   1.310  withHdmiTx.Inst_hdmiOutIF/dataToggle (withHdmiTx.Inst_hdmiOutIF/dataToggle)
     LUT2:I1->O            1   0.254   0.000  withHdmiTx.Inst_hdmiOutIF/dataToggle_rstpot (withHdmiTx.Inst_hdmiOutIF/dataToggle_rstpot)
     FD:D                      0.074          withHdmiTx.Inst_hdmiOutIF/dataToggle
    ----------------------------------------
    Total                      2.163ns (0.853ns logic, 1.310ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Clock period: 9.512ns (frequency: 105.130MHz)
  Total number of paths / destination ports: 261 / 50
-------------------------------------------------------------------------
Delay:               4.756ns (Levels of Logic = 2)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/update rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.525   1.610  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT6:I0->O            4   0.254   0.804  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11)
     LUT5:I4->O           10   0.254   1.007  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.302          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk
    ----------------------------------------
    Total                      4.756ns (1.335ns logic, 3.421ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/GPI2_Interrupt'
  Clock period: 2.329ns (frequency: 429.461MHz)
  Total number of paths / destination ports: 137 / 81
-------------------------------------------------------------------------
Delay:               2.329ns (Levels of Logic = 5)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Source Clock:      mcs_0/GPI2_Interrupt rising
  Destination Clock: mcs_0/GPI2_Interrupt rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.008  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<0>)
     LUT1:I0->O            1   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt)
     MUXCY_L:S->LO         1   0.215   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<2>)
     MUXCY_L:CI->LO        0   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<3>)
     XORCY:CI->O           1   0.206   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<3>)
     FDRE:D                    0.074          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      2.329ns (1.321ns logic, 1.008ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 194 / 99
-------------------------------------------------------------------------
Offset:              5.077ns (Levels of Logic = 2)
  Source:            GPI1<0> (PAD)
  Destination:       hdmiDataBTx_0 (FF)
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: GPI1<0> to hdmiDataBTx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.698  GPI1_0_IBUF (GPI1_0_IBUF)
     LUT3:I0->O           23   0.235   1.357  _n0361<2>1 (_n0361)
     FDR:R                     0.459          hdmiDataBTx_0
    ----------------------------------------
    Total                      5.077ns (2.022ns logic, 3.055ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.871ns (Levels of Logic = 1)
  Source:            GPI1<0> (PAD)
  Destination:       GPI1_r_0 (FF)
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT3 rising

  Data Path: GPI1<0> to GPI1_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.469  GPI1_0_IBUF (GPI1_0_IBUF)
     FD:D                      0.074          GPI1_r_0
    ----------------------------------------
    Total                      2.871ns (1.402ns logic, 1.469ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              4.307ns (Levels of Logic = 1)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK (PAD)
  Destination:       withHdmiRx.Inst_hdmiRx/frame_state_FSM_FFd1 (FF)
  Destination Clock: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK to withHdmiRx.Inst_hdmiRx/frame_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           22   0.000   1.333  withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf (withHdmiRx.Inst_hdmiRx/receiveDecoder/bufpll_lock)
     INV:I->O            117   0.255   2.260  withHdmiRx.Inst_hdmiRx/receiveDecoder/reset1_INV_0 (withHdmiRx.Inst_hdmiRx/pll_locked_n)
     FDC:CLR                   0.459          withHdmiRx.Inst_hdmiRx/frame_state_FSM_FFd3
    ----------------------------------------
    Total                      4.307ns (0.714ns logic, 3.593ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 129 / 126
-------------------------------------------------------------------------
Offset:              4.307ns (Levels of Logic = 1)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK (PAD)
  Destination:       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle (FF)
  Destination Clock: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           22   0.000   1.333  withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf (withHdmiRx.Inst_hdmiRx/receiveDecoder/bufpll_lock)
     INV:I->O            117   0.255   2.260  withHdmiRx.Inst_hdmiRx/receiveDecoder/reset1_INV_0 (withHdmiRx.Inst_hdmiRx/pll_locked_n)
     FDC:CLR                   0.459          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/toggle
    ----------------------------------------
    Total                      4.307ns (0.714ns logic, 3.593ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT5'
  Total number of paths / destination ports: 126 / 115
-------------------------------------------------------------------------
Offset:              4.763ns (Levels of Logic = 2)
  Source:            clkRst/withDram.BUFPLL_MCB_INST:LOCK (PAD)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: clkRst/withDram.BUFPLL_MCB_INST:LOCK to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL_MCB:LOCK        6   0.000   0.984  clkRst/withDram.BUFPLL_MCB_INST (memPll_lock)
     LUT4:I2->O           77   0.250   2.139  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.250   0.681  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.459          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      4.763ns (0.959ns logic, 3.804ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT4'
  Total number of paths / destination ports: 43 / 35
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 3)
  Source:            UART_Rx (PAD)
  Destination:       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1 (FF)
  Destination Clock: clkRst/clkGen/pll_base_inst/CLKOUT4 rising

  Data Path: UART_Rx to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  UART_Rx_IBUF (UART_Rx_IBUF)
     begin scope: 'mcs_0:UART_Rx'
     LUT2:I1->O            1   0.254   0.000  U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_129_o_MUX_4840_o11 (U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_129_o_MUX_4840_o)
     FD:D                      0.074          U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/shift)
     LUT6:I0->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.640ns (Levels of Logic = 6)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     7   0.000   1.186  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/sel)
     LUT5:I1->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.640ns (1.983ns logic, 6.657ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            GPO1_7 (FF)
  Destination:       GPO1<7> (PAD)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT3 rising

  Data Path: GPO1_7 to GPO1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  GPO1_7 (GPO1_7)
     OBUF:I->O                 2.912          GPO1_7_OBUF (GPO1<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT4'
  Total number of paths / destination ports: 89 / 87
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX (FF)
  Destination:       UART_Tx (PAD)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT4 rising

  Data Path: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX to UART_Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.525   0.681  U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX (UART_Tx)
     end scope: 'mcs_0:UART_Tx'
     OBUF:I->O                 2.912          UART_Tx_OBUF (UART_Tx)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkRst/clkGen/pll_base_inst/CLKOUT5'
  Total number of paths / destination ports: 170 / 71
-------------------------------------------------------------------------
Offset:              4.500ns (Levels of Logic = 2)
  Source:            clkRst/localRst (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      clkRst/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            27   0.525   1.436  clkRst/localRst (clkRst/localRst)
     LUT4:I3->O           77   0.254   2.030  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.500ns (1.034ns logic, 3.466ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 39 / 30
-------------------------------------------------------------------------
Offset:              3.610ns (Levels of Logic = 2)
  Source:            withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P5CMDEN (PAD)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P5CMDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   1.052  withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync)
     LUT2:I0->O            4   0.250   0.804  withHdmiTx.Inst_dram_reader/newRow1 (withHdmiTx.Inst_dram_reader/newRow)
     LUT6:I5->O            2   0.254   0.725  withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11 (c3_p5_cmd_en)
    MCB:P5CMDEN                0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      3.610ns (1.029ns logic, 2.581ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 0)
  Source:            c3_p4_wr_en (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P4EN (PAD)
  Source Clock:      withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: c3_p4_wr_en to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P4EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   0.943  c3_p4_wr_en (c3_p4_wr_en)
    MCB:P4EN                   0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      1.468ns (0.525ns logic, 0.943ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.328ns (Levels of Logic = 0)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data (FF)
  Destination:       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iodelay_s:RST (PAD)
  Source Clock:      withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iodelay_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data (withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/rst_data)
    IODELAY2:RST               0.000          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.328ns (0.525ns logic, 0.803ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.834ns (Levels of Logic = 0)
  Source:            withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master:D1 (PAD)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.525   1.309  withHdmiTx.Inst_hdmiOutIF/dataToggle (withHdmiTx.Inst_hdmiOutIF/dataToggle)
    OSERDES2:D1                0.000          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    ----------------------------------------
    Total                      1.834ns (0.525ns logic, 1.309ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Offset:              5.561ns (Levels of Logic = 4)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           14   0.525   1.557  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command<5>)
     LUT5:I0->O            1   0.254   0.910  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14)
     LUT5:I2->O            1   0.235   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0 (N148)
     LUT6:I4->O            1   0.250   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16)
     LUT6:I4->O            0   0.250   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      5.561ns (1.514ns logic, 4.047ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 213 / 1
-------------------------------------------------------------------------
Offset:              7.719ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.525   1.681  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count<2>)
     LUT3:I0->O            4   0.235   1.234  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118)
     LUT6:I1->O            1   0.254   1.112  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127)
     LUT6:I1->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128)
     LUT6:I2->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131)
     LUT6:I2->O            0   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.719ns (1.776ns logic, 5.943ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 851 / 795
-------------------------------------------------------------------------
Delay:               3.848ns (Levels of Logic = 1)
  Source:            withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK (PAD)
  Destination:       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf:LOCK to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           22   0.000   1.333  withHdmiRx.Inst_hdmiRx/receiveDecoder/ioclk_buf (withHdmiRx.Inst_hdmiRx/receiveDecoder/bufpll_lock)
     INV:I->O            117   0.255   2.260  withHdmiRx.Inst_hdmiRx/receiveDecoder/reset1_INV_0 (withHdmiRx.Inst_hdmiRx/pll_locked_n)
    ISERDES2:RST               0.000          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      3.848ns (0.255ns logic, 3.593ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkRst/clkGen/pll_base_inst/CLKOUT3
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT3|    6.097|         |         |         |
clkRst/clkGen/pll_base_inst/CLKOUT4|    1.788|         |         |         |
clkRst/clkGen/pll_base_inst/CLKOUT5|    2.419|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkRst/clkGen/pll_base_inst/CLKOUT4
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT3|    4.719|         |         |         |
clkRst/clkGen/pll_base_inst/CLKOUT4|   10.398|         |         |         |
clkRst/clkGen/pll_base_inst/CLKOUT5|    2.659|         |         |         |
mcs_0/GPI2_Interrupt               |    1.933|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i        |    4.589|         |         |         |
mcs_0/U0/Debug.mdm_0/update        |    4.138|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkRst/clkGen/pll_base_inst/CLKOUT5
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT5|    8.648|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/GPI2_Interrupt
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
mcs_0/GPI2_Interrupt       |    2.329|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    1.250|         |         |         |
mcs_0/U0/Debug.mdm_0/update|    1.535|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/drck_i
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT4|    3.863|         |         |         |
mcs_0/GPI2_Interrupt               |    3.226|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i        |    2.860|    4.093|    3.882|         |
mcs_0/U0/Debug.mdm_0/update        |         |    5.655|    3.957|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/update
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT4|    2.899|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i        |    1.402|         |         |         |
mcs_0/U0/Debug.mdm_0/update        |         |    4.756|    9.353|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1|    5.804|         |         |         |
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2
---------------------------------------------------------+---------+---------+---------+---------+
                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------+---------+---------+---------+---------+
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT1|    1.619|         |         |         |
withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/CLKOUT2|    6.241|         |         |         |
---------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1|    2.163|         |         |         |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2|    2.801|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clkRst/clkGen/pll_base_inst/CLKOUT3                             |    4.038|         |         |         |
clkRst/clkGen/pll_base_inst/CLKOUT5                             |    2.833|         |         |         |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2|    8.228|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.42 secs
 
--> 


Total memory usage is 476904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  483 (   0 filtered)
Number of infos    :  134 (   0 filtered)

