<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/frdm-k64f/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_3614a3810f3c4eeaffe2259fdfef6294.html">frdm-k64f</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04667.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*Driver name mapping*/</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="a04667.html#afdae116c2c595573ddee8725b6a4602a">   12</a></span>&#160;<span class="preprocessor">#define RTE_I2C0 1</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04667.html#ab3079b071b25a964033ece9a17ebc622">   13</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_DMA_EN 0</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="a04667.html#aa4264010a207548708e4eb5030b77b42">   14</a></span>&#160;<span class="preprocessor">#define RTE_I2C1 1</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="a04667.html#aac0deee79f0bfe76842a606f89347141">   15</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_EN 0</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04667.html#a0529e9360e95f2b1e4c67b49ae2df44c">   17</a></span>&#160;<span class="preprocessor">#define RTE_SPI0 1</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04667.html#a7dd0070f51cd6be78f323f82df082b74">   18</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_EN 0</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="a04667.html#adc244beab1014dda00966fcbbb65578c">   19</a></span>&#160;<span class="preprocessor">#define RTE_SPI1 0</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a04667.html#aa77f48b8f0f046f17b57ee388ba986c3">   20</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_EN 0</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04667.html#a17b2c1002dc50e01a17a2ce94a628133">   22</a></span>&#160;<span class="preprocessor">#define RTE_USART0 1</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="a04667.html#a3071e002a5a0ce4ac87de6dcc87bb3da">   23</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_EN 0</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a04667.html#ae8f0e0260407d14858ce86d2ffb75424">   24</a></span>&#160;<span class="preprocessor">#define RTE_USART1 0</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a04667.html#a93373776f843912cefd1355e207352e2">   25</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_EN 0</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04667.html#af4f4f5e1f698d40d9f7d716257536d42">   26</a></span>&#160;<span class="preprocessor">#define RTE_USART2 0</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04667.html#a125adde5b7b5906d3427a57420322722">   27</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_EN 0</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="a04667.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">   28</a></span>&#160;<span class="preprocessor">#define RTE_USART3 1</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="a04667.html#a64fade6195385d3c00eeb16517725bb5">   29</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_EN 0</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="a04667.html#a43c0f3151f3f65559aec155908ac5804">   32</a></span>&#160;<span class="preprocessor">#define USART_RX_BUFFER_LEN 64</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="a04667.html#adfe7d31cfa21c989ae68c212c8823e21">   33</a></span>&#160;<span class="preprocessor">#define USART0_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04667.html#acf63dfd279d2d5e81514b2aa8d2fbc09">   34</a></span>&#160;<span class="preprocessor">#define USART3_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* I2C configuration */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="a04667.html#aac0e4a19f857015192d3d886fc2326bc">   37</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04667.html#a88bc1676cf3a3377d058dd9ca2050dc4">   38</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_Master_DMA_CH 0</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04667.html#ac00535abf29be34e69669aef292ed994">   39</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_Master_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04667.html#ae7804bf4bd3d376a33c59174ee4c673a">   40</a></span>&#160;<span class="preprocessor">#define RTE_I2C0_Master_PERI_SEL kDmaRequestMux0I2C0</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a04667.html#a15c8041b55253845d6f7c93c5008d0db">   42</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04667.html#a57efb9896b86ea248409347c77ce6dae">   43</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_Master_DMA_CH 1</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04667.html#a2e53b7e17cf4b7a46b93fa432c361f3b">   44</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_Master_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04667.html#aedcce4a496feecee3632f706958e250e">   45</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_Master_PERI_SEL kDmaRequestMux0I2C1</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a04667.html#a0d80d82bb81360ac3409387b44faf4a1">   47</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a04667.html#a89f34062d8893848ac21b9e26d8b8f41">   48</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_Master_DMA_CH 2</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04667.html#a6d39422a1319874f738fc1a5b0ad7e7a">   49</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_Master_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a04667.html#a4e1cab5cd7fe12837057dffbf6fa4c82">   50</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_Master_PERI_SEL kDmaRequestMux0I2C2</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* DSPI configuration. */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04667.html#add2cd6ad4093e7a3d7fa6c4fef7f4ef2">   53</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a04667.html#a7b8c673b8342fd9449c75163087f67ed">   54</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04667.html#ac91b26c0631efc2051cd41425ae3d7b6">   55</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04667.html#a799cdf2dc139771b3d44a92fe88728e9">   56</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04667.html#a07db38aa07d8f53247d9f336a103614e">   57</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_CH 0</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04667.html#a04087414cbdc82ab4c0763ecf07d0436">   58</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Tx</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04667.html#a4990483eb826041a9ee88e69521c09af">   59</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a04667.html#aaede0b9427131087577590433607449d">   60</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a04667.html#a02289057d22141bdfd1d02cfca6d6e9c">   61</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_CH 1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04667.html#aa2d8fc34bfcd7688b60e3174e88e2eb2">   62</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Rx</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04667.html#afe4dfea37a910d7257ec09b27e193abd">   63</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04667.html#a0c7c2438e156f00d87ea9edbff1192f2">   64</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a04667.html#a74845728d4b11933c91355ab8989cb15">   65</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_LINK_DMA_BASE DMA0</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a04667.html#a9be026cd1e743ef67c6e8c1fb0aa0bf8">   66</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_LINK_CH 2</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04667.html#a30ffc6ece84420ad1bb78ad539a527ae">   68</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04667.html#a88c1db58a1c06f875bdec06c74b85072">   69</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a04667.html#a951ee008b6f3fccf7c09fb32ef53b288">   70</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04667.html#a0e587c674c92f4898da5f4a2dd7da875">   71</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a04667.html#af7837804201c3faa8cb122bafb79b78a">   72</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_CH 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04667.html#adacfa67a7428af81b9a41471e1c52a15">   73</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04667.html#a808f6eb3a927615c6881d185981238c8">   74</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a04667.html#a2510e3e47782aa110b9863228c6b20ff">   75</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a04667.html#a237cd1f72122246b424ced52d44d7374">   76</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_CH 1</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a04667.html#a1675b80e211aeb65f52be311273d1054">   77</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a04667.html#a092a5b393859e6a07fc97a666e3841f9">   78</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04667.html#a08060b8c17ac92da6cde2af7d67ee095">   79</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a04667.html#af8e0af926f98309708ab9be956625296">   80</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_LINK_DMA_BASE DMA0</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a04667.html#af835b4015b2a2f7673e657be2b723da5">   81</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_LINK_CH 2</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a04667.html#ae3c6c661ee5134156e7083458fa9d0d0">   83</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a04667.html#a5f946c38b63485806d78f455fb199c36">   84</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a04667.html#a99923674038030fbcc6c203a048e7092">   85</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a04667.html#aaf87c891b68f466cded78517bda33f66">   86</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a04667.html#a2f55409f83ccf9410d19a06c89592cf7">   87</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_CH 0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a04667.html#a18b7f6d5915fbcbed92062f953c23b73">   88</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI2</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a04667.html#a33414279775ff91c959e0d6238f6f5a8">   89</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a04667.html#ad2c8040af8a79e4d3817c130ac28df6d">   90</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a04667.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">   91</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_CH 1</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a04667.html#a819c248900eebba240a37d7c57ab5408">   92</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI2</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a04667.html#a83c234032df3316eea62c35db921df98">   93</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a04667.html#ae14cfbbd7990b4e16da76447fd0f71d0">   94</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a04667.html#a04f4bd5b76097621829277ad65f99884">   95</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_LINK_DMA_BASE DMA0</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a04667.html#ad67bc5c92fcc129afc85977867040c03">   96</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_LINK_CH 2</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a04667.html#af81ac610cf7c74e61a85f1a3740fb22b">   99</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_CH 0</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a04667.html#af7b267680cefa76b8d8fe01501419ea2">  100</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Tx</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a04667.html#ab0248236fa37a2c7620bd2bd26f52468">  101</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a04667.html#a0d00eb7202289c47577da7ae83527ee2">  102</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a04667.html#a1e834b0e165260ad32db0d6586e00abd">  103</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_CH 1</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a04667.html#a576cdffd66190a9ed9bc593d0b51d7ad">  104</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Rx</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a04667.html#aacbdf734cd66671ce5d6a96fdf39b6de">  105</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a04667.html#a0764b3d48022468f836aa1ab0c6fe8e0">  106</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a04667.html#a272ab6f694a794b54d6d0bacf4b030c3">  108</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_CH 0</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a04667.html#ab360b9072ab5034fe19c591b11ddaa4f">  109</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Tx</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a04667.html#a28ef4acc4180de985e24a0bb392e42c8">  110</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a04667.html#a7804081da977b330578221c5ce5ba89e">  111</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a04667.html#af78c326f4aa3f8ba10614f88755ac30e">  112</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_CH 1</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a04667.html#a2e6bd424c90e5734c38eb4f198ed0347">  113</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Rx</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a04667.html#ad71e62366aea28e6c003f082a3ff5227">  114</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a04667.html#ab58d0f95baca5b61fd1183daed257004">  115</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a04667.html#a4da147c7ce755201a079c412c098128f">  117</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_CH 0</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a04667.html#a1921b3ed005879e26052e379f23dbcb2">  118</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Tx</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a04667.html#a35e29209a15939cab26f74b2d1f6daf9">  119</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a04667.html#a667adae4bda8ac302bcc85d4a7a004cd">  120</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a04667.html#aaf5d293f3353d103aa7fc672a3cf456d">  121</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_CH 1</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a04667.html#ad8969d48f9a854dcd661e60ace8f2eac">  122</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Rx</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a04667.html#a4e45bca95b4f0c419b7aa5b27655e0f8">  123</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a04667.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">  124</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a04667.html#a371552d64a4c36aa553a256ab52c4737">  126</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_CH 0</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a04667.html#a298c8ca62c3080284bf1c1ddc9e52c74">  127</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART3Tx</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a04667.html#a05781de3d61d146f982ffb787d36f3fe">  128</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a04667.html#a230981b96cecea4add332ecd40533454">  129</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a04667.html#ab09d3b40ddde8be68179be6d46400d45">  130</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_CH 1</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a04667.html#ab310379c65913c108e059c4e317ce096">  131</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART3Rx</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a04667.html#a7ce8b3cab8b376e492e0599890bb4ad0">  132</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a04667.html#ae05b2c8a2baaa32c10d0af3457ce2e28">  133</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a04667.html#a583406cbb43d2e24e0cf8cafdb45d7d9">  135</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_CH 0</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a04667.html#a2b6f4b82acc33b81f3637afc63419169">  136</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART4</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a04667.html#a23d221d38fab3da9b28d9de859af9f48">  137</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a04667.html#ac4abea21e4bfc3d03539f739892b0e7f">  138</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a04667.html#ae3aa08740bc1278f56cb25413751053b">  139</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_CH 1</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a04667.html#a2d133b10d9af3b93828d264638c01d69">  140</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART4</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a04667.html#a0af7a32050ae6ea721dc3bfe51cec886">  141</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a04667.html#a84ae4f174efa1b7417b5a35d9b9e3de9">  142</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a04667.html#a5fc281007f625bf44a5b16d7f97c9f7b">  144</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_CH 0</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a04667.html#a3f34578afbd133748801bbb852f1cc46">  145</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART5</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a04667.html#ae6732d5a38b93890d64314a0837a1d34">  146</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a04667.html#a530f52cd5d979b98f959163c96e4413b">  147</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a04667.html#af563379f0b22b56089642e1452293b94">  148</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_CH 1</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a04667.html#a4dc20b4bfb5766bac0d6de434bda7fd8">  149</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART5</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a04667.html#a7a8f2581e0cbec8210edb6f89f7b187c">  150</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a04667.html#a665e630b27a6713ff3055c9893403090">  151</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
