--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml drs4_eval5.twx drs4_eval5.ncd -o drs4_eval5.twr drs4_eval5.pcf

Design file:              drs4_eval5.ncd
Physical constraint file: drs4_eval5.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_P_I_CLK33 = PERIOD TIMEGRP "P_I_CLK33" 32 ns HIGH 50% 
INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1688 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.276ns.
--------------------------------------------------------------------------------

Paths for end point clocks_ps_incdec (SLICE_X22Y30.CE), 49 paths
--------------------------------------------------------------------------------
Slack:                  19.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_7 (FF)
  Destination:          clocks_ps_incdec (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.681ns (Levels of Logic = 2)
  Clock Path Skew:      -1.545ns (0.844 - 2.389)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_7 to clocks_ps_incdec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.YQ       Tcko                  0.720   clocks_ps_shadow(6)
                                                       clocks_ps_shadow_7
    SLICE_X8Y51.G3       net (fanout=3)        1.812   clocks_ps_shadow(7)
    SLICE_X8Y51.COUT     Topcyg                1.096   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X31Y34.F2      net (fanout=14)       3.481   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X31Y34.X       Tilo                  0.551   clocks_ps_incdec_and0000
                                                       clocks_ps_incdec_and00001
    SLICE_X22Y30.CE      net (fanout=1)        2.419   clocks_ps_incdec_and0000
    SLICE_X22Y30.CLK     Tceck                 0.602   clocks_ps_incdec
                                                       clocks_ps_incdec
    -------------------------------------------------  ---------------------------
    Total                                     10.681ns (2.969ns logic, 7.712ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  19.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_3 (FF)
  Destination:          clocks_ps_incdec (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 4)
  Clock Path Skew:      -0.856ns (0.844 - 1.700)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_3 to clocks_ps_incdec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.YQ       Tcko                  0.720   clocks_ps_shadow(2)
                                                       clocks_ps_shadow_3
    SLICE_X8Y49.G1       net (fanout=3)        2.014   clocks_ps_shadow(3)
    SLICE_X8Y49.COUT     Topcyg                1.096   app_drs_dac_reg_3_15
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(10)(21)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X31Y34.F2      net (fanout=14)       3.481   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X31Y34.X       Tilo                  0.551   clocks_ps_incdec_and0000
                                                       clocks_ps_incdec_and00001
    SLICE_X22Y30.CE      net (fanout=1)        2.419   clocks_ps_incdec_and0000
    SLICE_X22Y30.CLK     Tceck                 0.602   clocks_ps_incdec
                                                       clocks_ps_incdec
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (3.209ns logic, 7.914ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  20.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_7 (FF)
  Destination:          clocks_ps_incdec (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.282ns (Levels of Logic = 2)
  Clock Path Skew:      -1.545ns (0.844 - 2.389)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_7 to clocks_ps_incdec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.YQ       Tcko                  0.720   clocks_ps_shadow(6)
                                                       clocks_ps_shadow_7
    SLICE_X9Y51.G2       net (fanout=3)        1.932   clocks_ps_shadow(7)
    SLICE_X9Y51.COUT     Topcyg                1.039   usb2_racc_interface_control_reg_arr(5)(15)
                                                       clocks_Mcompar_ps_shadow_cmp_ge0000_lut(7)
                                                       clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)
    SLICE_X31Y34.F1      net (fanout=4)        3.019   clocks_ps_shadow_cmp_ge0000
    SLICE_X31Y34.X       Tilo                  0.551   clocks_ps_incdec_and0000
                                                       clocks_ps_incdec_and00001
    SLICE_X22Y30.CE      net (fanout=1)        2.419   clocks_ps_incdec_and0000
    SLICE_X22Y30.CLK     Tceck                 0.602   clocks_ps_incdec
                                                       clocks_ps_incdec
    -------------------------------------------------  ---------------------------
    Total                                     10.282ns (2.912ns logic, 7.370ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point clocks_ps_state_0 (SLICE_X22Y42.CE), 50 paths
--------------------------------------------------------------------------------
Slack:                  20.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_7 (FF)
  Destination:          clocks_ps_state_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.108ns (Levels of Logic = 2)
  Clock Path Skew:      -1.578ns (0.811 - 2.389)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_7 to clocks_ps_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.YQ       Tcko                  0.720   clocks_ps_shadow(6)
                                                       clocks_ps_shadow_7
    SLICE_X8Y51.G3       net (fanout=3)        1.812   clocks_ps_shadow(7)
    SLICE_X8Y51.COUT     Topcyg                1.096   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X30Y35.G3      net (fanout=14)       3.308   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X30Y35.Y       Tilo                  0.608   clocks_ps_state_0_not0001
                                                       clocks_ps_state_0_not00011
    SLICE_X22Y42.CE      net (fanout=1)        1.962   clocks_ps_state_0_not0001
    SLICE_X22Y42.CLK     Tceck                 0.602   clocks_ps_state(0)
                                                       clocks_ps_state_0
    -------------------------------------------------  ---------------------------
    Total                                     10.108ns (3.026ns logic, 7.082ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  20.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_3 (FF)
  Destination:          clocks_ps_state_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.550ns (Levels of Logic = 4)
  Clock Path Skew:      -0.889ns (0.811 - 1.700)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_3 to clocks_ps_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.YQ       Tcko                  0.720   clocks_ps_shadow(2)
                                                       clocks_ps_shadow_3
    SLICE_X8Y49.G1       net (fanout=3)        2.014   clocks_ps_shadow(3)
    SLICE_X8Y49.COUT     Topcyg                1.096   app_drs_dac_reg_3_15
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(10)(21)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X30Y35.G3      net (fanout=14)       3.308   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X30Y35.Y       Tilo                  0.608   clocks_ps_state_0_not0001
                                                       clocks_ps_state_0_not00011
    SLICE_X22Y42.CE      net (fanout=1)        1.962   clocks_ps_state_0_not0001
    SLICE_X22Y42.CLK     Tceck                 0.602   clocks_ps_state(0)
                                                       clocks_ps_state_0
    -------------------------------------------------  ---------------------------
    Total                                     10.550ns (3.266ns logic, 7.284ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  20.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_7 (FF)
  Destination:          clocks_ps_state_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.781ns (Levels of Logic = 2)
  Clock Path Skew:      -1.578ns (0.811 - 2.389)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_7 to clocks_ps_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.YQ       Tcko                  0.720   clocks_ps_shadow(6)
                                                       clocks_ps_shadow_7
    SLICE_X9Y51.G2       net (fanout=3)        1.932   clocks_ps_shadow(7)
    SLICE_X9Y51.COUT     Topcyg                1.039   usb2_racc_interface_control_reg_arr(5)(15)
                                                       clocks_Mcompar_ps_shadow_cmp_ge0000_lut(7)
                                                       clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)
    SLICE_X30Y35.G4      net (fanout=4)        2.918   clocks_ps_shadow_cmp_ge0000
    SLICE_X30Y35.Y       Tilo                  0.608   clocks_ps_state_0_not0001
                                                       clocks_ps_state_0_not00011
    SLICE_X22Y42.CE      net (fanout=1)        1.962   clocks_ps_state_0_not0001
    SLICE_X22Y42.CLK     Tceck                 0.602   clocks_ps_state(0)
                                                       clocks_ps_state_0
    -------------------------------------------------  ---------------------------
    Total                                      9.781ns (2.969ns logic, 6.812ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point clocks_ps_enable (SLICE_X37Y42.CE), 49 paths
--------------------------------------------------------------------------------
Slack:                  20.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_7 (FF)
  Destination:          clocks_ps_enable (FF)
  Requirement:          32.000ns
  Data Path Delay:      8.893ns (Levels of Logic = 2)
  Clock Path Skew:      -2.113ns (1.250 - 3.363)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_7 to clocks_ps_enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.YQ       Tcko                  0.720   clocks_ps_shadow(6)
                                                       clocks_ps_shadow_7
    SLICE_X8Y51.G3       net (fanout=3)        1.812   clocks_ps_shadow(7)
    SLICE_X8Y51.COUT     Topcyg                1.096   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(7)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.G1      net (fanout=14)       2.550   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.Y       Tilo                  0.608   clocks_ps_state(0)
                                                       clocks_ps_enable_not00011
    SLICE_X37Y42.CE      net (fanout=1)        1.505   clocks_ps_enable_not0001
    SLICE_X37Y42.CLK     Tceck                 0.602   clocks_ps_enable
                                                       clocks_ps_enable
    -------------------------------------------------  ---------------------------
    Total                                      8.893ns (3.026ns logic, 5.867ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  21.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_3 (FF)
  Destination:          clocks_ps_enable (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.335ns (Levels of Logic = 4)
  Clock Path Skew:      -1.424ns (1.250 - 2.674)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_3 to clocks_ps_enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.YQ       Tcko                  0.720   clocks_ps_shadow(2)
                                                       clocks_ps_shadow_3
    SLICE_X8Y49.G1       net (fanout=3)        2.014   clocks_ps_shadow(3)
    SLICE_X8Y49.COUT     Topcyg                1.096   app_drs_dac_reg_3_15
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_lut(3)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(10)(21)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.G1      net (fanout=14)       2.550   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.Y       Tilo                  0.608   clocks_ps_state(0)
                                                       clocks_ps_enable_not00011
    SLICE_X37Y42.CE      net (fanout=1)        1.505   clocks_ps_enable_not0001
    SLICE_X37Y42.CLK     Tceck                 0.602   clocks_ps_enable
                                                       clocks_ps_enable
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (3.266ns logic, 6.069ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  21.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks_ps_shadow_3 (FF)
  Destination:          clocks_ps_enable (FF)
  Requirement:          32.000ns
  Data Path Delay:      9.128ns (Levels of Logic = 4)
  Clock Path Skew:      -1.424ns (1.250 - 2.674)
  Source Clock:         P_I_CLK33_IBUFG rising at 0.000ns
  Destination Clock:    P_I_CLK33_IBUFG rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clocks_ps_shadow_3 to clocks_ps_enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.YQ       Tcko                  0.720   clocks_ps_shadow(2)
                                                       clocks_ps_shadow_3
    SLICE_X8Y49.G1       net (fanout=3)        2.014   clocks_ps_shadow(3)
    SLICE_X8Y49.COUT     Topcyg                0.889   app_drs_dac_reg_3_15
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)
    SLICE_X8Y50.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(10)(21)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.CIN      net (fanout=1)        0.000   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)
    SLICE_X8Y51.COUT     Tbyp                  0.120   usb2_racc_interface_control_reg_arr(13)(13)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)
                                                       clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.G1      net (fanout=14)       2.550   clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)
    SLICE_X22Y42.Y       Tilo                  0.608   clocks_ps_state(0)
                                                       clocks_ps_enable_not00011
    SLICE_X37Y42.CE      net (fanout=1)        1.505   clocks_ps_enable_not0001
    SLICE_X37Y42.CLK     Tceck                 0.602   clocks_ps_enable
                                                       clocks_ps_enable
    -------------------------------------------------  ---------------------------
    Total                                      9.128ns (3.059ns logic, 6.069ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_P_I_CLK33 = PERIOD TIMEGRP "P_I_CLK33" 32 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 11.779ns (max period limit - period)
  Period: 16.000ns
  Max period limit: 27.779ns (35.998MHz) (Tdcmpco)
  Physical resource: clocks_Inst_dcm1_clk132/CLK2X
  Logical resource: clocks_Inst_dcm1_clk132/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clocks_clk66_dcm1_tmp
--------------------------------------------------------------------------------
Slack: 13.007ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: clocks_Inst_dcm1_clk132/CLK2X
  Logical resource: clocks_Inst_dcm1_clk132/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clocks_clk66_dcm1_tmp
--------------------------------------------------------------------------------
Slack: 22.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clocks_Inst_dcm1_clk132/CLKIN
  Logical resource: clocks_Inst_dcm1_clk132/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk33_nodll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_I_MMCX_path" TIG;

 1227 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_6 (SLICE_X25Y37.F1), 22 paths
--------------------------------------------------------------------------------
Delay:                  18.117ns (data path)
  Source:               P_I_ATRG2 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Data Path Delay:      18.117ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG2 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P68.I                Tiopi                 1.918   P_I_ATRG2
                                                       P_I_ATRG2
                                                       P_I_ATRG2_IBUF
    SLICE_X29Y50.G3      net (fanout=36)       4.759   P_I_ATRG2_IBUF
    SLICE_X29Y50.Y       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_drs_hard_inp_1_mux00001
    SLICE_X29Y50.F2      net (fanout=2)        0.588   app_drs_hard_inp(1)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (6.522ns logic, 11.595ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Delay:                  18.095ns (data path)
  Source:               P_I_ATRG1 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Data Path Delay:      18.095ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG1 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.I                Tiopi                 1.918   P_I_ATRG1
                                                       P_I_ATRG1
                                                       P_I_ATRG1_IBUF
    SLICE_X28Y50.G2      net (fanout=36)       4.884   P_I_ATRG1_IBUF
    SLICE_X28Y50.Y       Tilo                  0.608   app_IO_ETRG_OUT194
                                                       app_drs_hard_inp_0_mux00001
    SLICE_X29Y50.F3      net (fanout=2)        0.384   app_drs_hard_inp(0)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.095ns (6.579ns logic, 11.516ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Delay:                  18.091ns (data path)
  Source:               P_I_ATRG4 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Data Path Delay:      18.091ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG4 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P59.I                Tiopi                 1.918   P_I_ATRG4
                                                       P_I_ATRG4
                                                       P_I_ATRG4_IBUF
    SLICE_X28Y49.G2      net (fanout=36)       4.449   P_I_ATRG4_IBUF
    SLICE_X28Y49.Y       Tilo                  0.608   N2
                                                       app_drs_hard_inp_3_mux00001
    SLICE_X29Y51.G2      net (fanout=3)        0.472   app_drs_hard_inp(3)
    SLICE_X29Y51.Y       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT139
    SLICE_X29Y51.F1      net (fanout=1)        0.552   app_IO_ETRG_OUT139/O
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     18.091ns (6.579ns logic, 11.512ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_7 (SLICE_X21Y38.F3), 22 paths
--------------------------------------------------------------------------------
Delay:                  16.550ns (data path)
  Source:               P_I_ATRG2 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Data Path Delay:      16.550ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG2 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P68.I                Tiopi                 1.918   P_I_ATRG2
                                                       P_I_ATRG2
                                                       P_I_ATRG2_IBUF
    SLICE_X29Y50.G3      net (fanout=36)       4.759   P_I_ATRG2_IBUF
    SLICE_X29Y50.Y       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_drs_hard_inp_1_mux00001
    SLICE_X29Y50.F2      net (fanout=2)        0.588   app_drs_hard_inp(1)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.550ns (6.522ns logic, 10.028ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Delay:                  16.528ns (data path)
  Source:               P_I_ATRG1 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Data Path Delay:      16.528ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG1 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.I                Tiopi                 1.918   P_I_ATRG1
                                                       P_I_ATRG1
                                                       P_I_ATRG1_IBUF
    SLICE_X28Y50.G2      net (fanout=36)       4.884   P_I_ATRG1_IBUF
    SLICE_X28Y50.Y       Tilo                  0.608   app_IO_ETRG_OUT194
                                                       app_drs_hard_inp_0_mux00001
    SLICE_X29Y50.F3      net (fanout=2)        0.384   app_drs_hard_inp(0)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.528ns (6.579ns logic, 9.949ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay:                  16.524ns (data path)
  Source:               P_I_ATRG4 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Data Path Delay:      16.524ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG4 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P59.I                Tiopi                 1.918   P_I_ATRG4
                                                       P_I_ATRG4
                                                       P_I_ATRG4_IBUF
    SLICE_X28Y49.G2      net (fanout=36)       4.449   P_I_ATRG4_IBUF
    SLICE_X28Y49.Y       Tilo                  0.608   N2
                                                       app_drs_hard_inp_3_mux00001
    SLICE_X29Y51.G2      net (fanout=3)        0.472   app_drs_hard_inp(3)
    SLICE_X29Y51.Y       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT139
    SLICE_X29Y51.F1      net (fanout=1)        0.552   app_IO_ETRG_OUT139/O
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.524ns (6.579ns logic, 9.945ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_11 (SLICE_X25Y48.F3), 22 paths
--------------------------------------------------------------------------------
Delay:                  16.482ns (data path)
  Source:               P_I_ATRG2 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Data Path Delay:      16.482ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG2 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P68.I                Tiopi                 1.918   P_I_ATRG2
                                                       P_I_ATRG2
                                                       P_I_ATRG2_IBUF
    SLICE_X29Y50.G3      net (fanout=36)       4.759   P_I_ATRG2_IBUF
    SLICE_X29Y50.Y       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_drs_hard_inp_1_mux00001
    SLICE_X29Y50.F2      net (fanout=2)        0.588   app_drs_hard_inp(1)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     16.482ns (6.522ns logic, 9.960ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay:                  16.460ns (data path)
  Source:               P_I_ATRG1 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Data Path Delay:      16.460ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG1 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.I                Tiopi                 1.918   P_I_ATRG1
                                                       P_I_ATRG1
                                                       P_I_ATRG1_IBUF
    SLICE_X28Y50.G2      net (fanout=36)       4.884   P_I_ATRG1_IBUF
    SLICE_X28Y50.Y       Tilo                  0.608   app_IO_ETRG_OUT194
                                                       app_drs_hard_inp_0_mux00001
    SLICE_X29Y50.F3      net (fanout=2)        0.384   app_drs_hard_inp(0)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     16.460ns (6.579ns logic, 9.881ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Delay:                  16.456ns (data path)
  Source:               P_I_ATRG4 (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Data Path Delay:      16.456ns (Levels of Logic = 9)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: P_I_ATRG4 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P59.I                Tiopi                 1.918   P_I_ATRG4
                                                       P_I_ATRG4
                                                       P_I_ATRG4_IBUF
    SLICE_X28Y49.G2      net (fanout=36)       4.449   P_I_ATRG4_IBUF
    SLICE_X28Y49.Y       Tilo                  0.608   N2
                                                       app_drs_hard_inp_3_mux00001
    SLICE_X29Y51.G2      net (fanout=3)        0.472   app_drs_hard_inp(3)
    SLICE_X29Y51.Y       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT139
    SLICE_X29Y51.F1      net (fanout=1)        0.552   app_IO_ETRG_OUT139/O
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     16.456ns (6.579ns logic, 9.877ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_O_LED_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point P_O_LED_GREEN (P132.PAD), 1 path
--------------------------------------------------------------------------------
Delay:                  8.395ns (data path)
  Source:               app_drs_led_green (FF)
  Destination:          P_O_LED_GREEN (PAD)
  Data Path Delay:      8.395ns (Levels of Logic = 1)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: app_drs_led_green to P_O_LED_GREEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.XQ      Tcko                  0.720   app_drs_led_green
                                                       app_drs_led_green
    P132.O1              net (fanout=3)        2.872   app_drs_led_green
    P132.PAD             Tioop                 4.803   P_O_LED_GREEN
                                                       P_O_LED_GREEN_OBUF
                                                       P_O_LED_GREEN
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (5.523ns logic, 2.872ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point P_O_LED_YELLOW (P137.PAD), 1 path
--------------------------------------------------------------------------------
Delay:                  7.953ns (data path)
  Source:               usb2_racc_interface_control_reg_arr(0)_18 (FF)
  Destination:          P_O_LED_YELLOW (PAD)
  Data Path Delay:      7.953ns (Levels of Logic = 1)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: usb2_racc_interface_control_reg_arr(0)_18 to P_O_LED_YELLOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.YQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(0)(19)
                                                       usb2_racc_interface_control_reg_arr(0)_18
    P137.O1              net (fanout=2)        2.430   usb2_racc_interface_control_reg_arr(0)(18)
    P137.PAD             Tioop                 4.803   P_O_LED_YELLOW
                                                       P_O_LED_YELLOW_OBUF
                                                       P_O_LED_YELLOW
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (5.523ns logic, 2.430ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_O_ADCCLK_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point P_IO_PMC_USR(28) (P135.PAD), 1 path
--------------------------------------------------------------------------------
Delay:                  4.810ns (data path)
  Source:               app_pmc_iofds_inst_bit_41_0_gen[28].FF1 (FF)
  Destination:          P_IO_PMC_USR(28) (PAD)
  Data Path Delay:      4.810ns (Levels of Logic = 0)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns

  Maximum Data Path: app_pmc_iofds_inst_bit_41_0_gen[28].FF1 to P_IO_PMC_USR(28)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P135.PAD             Tiockp                4.810   P_IO_PMC_USR(28)
                                                       app_pmc_iofds_inst_bit_41_0_gen[28].FF1
                                                       app_pmc_iofds_inst_bit_41_0_gen[28].U1/OBUFT
                                                       P_IO_PMC_USR(28)
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (4.810ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk33_tmp = PERIOD TIMEGRP "clocks_clk33_tmp" 
TS_P_I_CLK33 HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34656 paths analyzed, 4564 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.300ns.
--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_uc_data_o_6 (SLICE_X21Y34.F1), 64 paths
--------------------------------------------------------------------------------
Slack:                  2.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.100ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA22    Tbcko                 2.394   drs_dpram_dpram_gen[15].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A
    SLICE_X24Y30.F2      net (fanout=1)        6.223   drs_dpram_block_do_a(15)(22)
    SLICE_X24Y30.F5      Tif5                  0.796   drs_dpram_Mmux_O_D_RD_A_4_f515
                                                       drs_dpram_Mmux_O_D_RD_A_515
                                                       drs_dpram_Mmux_O_D_RD_A_4_f5_14
    SLICE_X24Y30.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f515
    SLICE_X24Y30.FX      Tinafx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f515
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_14
    SLICE_X24Y31.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f615
    SLICE_X24Y31.Y       Tif6y                 0.342   locbus_d_rd(22)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_14
    SLICE_X25Y35.G1      net (fanout=1)        1.055   locbus_d_rd(22)
    SLICE_X25Y35.Y       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.F1      net (fanout=1)        0.906   usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(6)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)41
                                                       usb2_racc_interface_uc_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                     13.100ns (4.916ns logic, 8.184ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.366ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA22    Tbcko                 2.394   drs_dpram_dpram_gen[8].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A
    SLICE_X24Y31.G2      net (fanout=1)        4.489   drs_dpram_block_do_a(8)(22)
    SLICE_X24Y31.F5      Tif5                  0.796   locbus_d_rd(22)
                                                       drs_dpram_Mmux_O_D_RD_A_745
                                                       drs_dpram_Mmux_O_D_RD_A_5_f5_29
    SLICE_X24Y30.FXINB   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_5_f530
    SLICE_X24Y30.FX      Tinbfx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f515
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_14
    SLICE_X24Y31.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f615
    SLICE_X24Y31.Y       Tif6y                 0.342   locbus_d_rd(22)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_14
    SLICE_X25Y35.G1      net (fanout=1)        1.055   locbus_d_rd(22)
    SLICE_X25Y35.Y       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.F1      net (fanout=1)        0.906   usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(6)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)41
                                                       usb2_racc_interface_uc_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                     11.366ns (4.916ns logic, 6.450ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  4.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.252ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA6     Tbcko                 2.394   drs_dpram_dpram_gen[13].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A
    SLICE_X22Y26.G4      net (fanout=1)        4.088   drs_dpram_block_do_a(13)(6)
    SLICE_X22Y26.F5      Tif5                  0.796   drs_dpram_Mmux_O_D_RD_A_4_f528
                                                       drs_dpram_Mmux_O_D_RD_A_684
                                                       drs_dpram_Mmux_O_D_RD_A_4_f5_27
    SLICE_X22Y26.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f528
    SLICE_X22Y26.FX      Tinafx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f528
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_27
    SLICE_X22Y27.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f628
    SLICE_X22Y27.Y       Tif6y                 0.342   locbus_d_rd(6)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_27
    SLICE_X25Y35.G2      net (fanout=1)        1.342   locbus_d_rd(6)
    SLICE_X25Y35.Y       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.F1      net (fanout=1)        0.906   usb2_racc_interface_uc_data_o_mux0004(6)39
    SLICE_X21Y34.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(6)
                                                       usb2_racc_interface_uc_data_o_mux0004(6)41
                                                       usb2_racc_interface_uc_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (4.916ns logic, 6.336ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_uc_data_o_15 (SLICE_X23Y43.F1), 64 paths
--------------------------------------------------------------------------------
Slack:                  3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_15 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.181ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA15    Tbcko                 2.394   drs_dpram_dpram_gen[12].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    SLICE_X20Y40.G4      net (fanout=1)        3.840   drs_dpram_block_do_a(12)(15)
    SLICE_X20Y40.F5      Tif5                  0.796   drs_dpram_Mmux_O_D_RD_A_4_f57
                                                       drs_dpram_Mmux_O_D_RD_A_621
                                                       drs_dpram_Mmux_O_D_RD_A_4_f5_6
    SLICE_X20Y40.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f57
    SLICE_X20Y40.FX      Tinafx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f57
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_6
    SLICE_X20Y41.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f67
    SLICE_X20Y41.Y       Tif6y                 0.342   locbus_d_rd(15)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_6
    SLICE_X25Y35.F1      net (fanout=1)        1.569   locbus_d_rd(15)
    SLICE_X25Y35.X       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.F1      net (fanout=1)        1.856   usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(15)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)41
                                                       usb2_racc_interface_uc_data_o_15
    -------------------------------------------------  ---------------------------
    Total                                     12.181ns (4.916ns logic, 7.265ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_15 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.946ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA31    Tbcko                 2.394   drs_dpram_dpram_gen[10].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[10].ramb16_s36_s36_inst.A
    SLICE_X26Y35.F1      net (fanout=1)        4.606   drs_dpram_block_do_a(10)(31)
    SLICE_X26Y35.F5      Tif5                  0.796   locbus_d_rd(31)
                                                       drs_dpram_Mmux_O_D_RD_A_676
                                                       drs_dpram_Mmux_O_D_RD_A_5_f5_49
    SLICE_X26Y34.FXINB   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_5_f550
    SLICE_X26Y34.FX      Tinbfx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f525
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_24
    SLICE_X26Y35.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f625
    SLICE_X26Y35.Y       Tif6y                 0.342   locbus_d_rd(31)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_24
    SLICE_X25Y35.F2      net (fanout=1)        0.568   locbus_d_rd(31)
    SLICE_X25Y35.X       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.F1      net (fanout=1)        1.856   usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(15)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)41
                                                       usb2_racc_interface_uc_data_o_15
    -------------------------------------------------  ---------------------------
    Total                                     11.946ns (4.916ns logic, 7.030ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  4.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_15 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.855ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA31    Tbcko                 2.394   drs_dpram_dpram_gen[12].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    SLICE_X26Y34.G3      net (fanout=1)        4.515   drs_dpram_block_do_a(12)(31)
    SLICE_X26Y34.F5      Tif5                  0.796   drs_dpram_Mmux_O_D_RD_A_4_f525
                                                       drs_dpram_Mmux_O_D_RD_A_675
                                                       drs_dpram_Mmux_O_D_RD_A_4_f5_24
    SLICE_X26Y34.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f525
    SLICE_X26Y34.FX      Tinafx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f525
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_24
    SLICE_X26Y35.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f625
    SLICE_X26Y35.Y       Tif6y                 0.342   locbus_d_rd(31)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_24
    SLICE_X25Y35.F2      net (fanout=1)        0.568   locbus_d_rd(31)
    SLICE_X25Y35.X       Tilo                  0.551   app_serdes_rdata(12)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.F1      net (fanout=1)        1.856   usb2_racc_interface_uc_data_o_mux0004(15)39
    SLICE_X23Y43.CLK     Tfck                  0.633   usb2_racc_interface_uc_data_o(15)
                                                       usb2_racc_interface_uc_data_o_mux0004(15)41
                                                       usb2_racc_interface_uc_data_o_15
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (4.916ns logic, 6.939ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_uc_data_o_10 (SLICE_X22Y40.F3), 64 paths
--------------------------------------------------------------------------------
Slack:                  3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.174ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA26    Tbcko                 2.394   drs_dpram_dpram_gen[15].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[15].ramb16_s36_s36_inst.A
    SLICE_X22Y36.F1      net (fanout=1)        5.176   drs_dpram_block_do_a(15)(26)
    SLICE_X22Y36.F5      Tif5                  0.796   drs_dpram_Mmux_O_D_RD_A_4_f519
                                                       drs_dpram_Mmux_O_D_RD_A_519
                                                       drs_dpram_Mmux_O_D_RD_A_4_f5_18
    SLICE_X22Y36.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f519
    SLICE_X22Y36.FX      Tinafx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f519
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_18
    SLICE_X22Y37.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f619
    SLICE_X22Y37.Y       Tif6y                 0.342   locbus_d_rd(26)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_18
    SLICE_X23Y32.F1      net (fanout=1)        0.880   locbus_d_rd(26)
    SLICE_X23Y32.X       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.F3      net (fanout=1)        1.145   usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.CLK     Tfck                  0.690   usb2_racc_interface_uc_data_o(10)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)41
                                                       usb2_racc_interface_uc_data_o_10
    -------------------------------------------------  ---------------------------
    Total                                     12.174ns (4.973ns logic, 7.201ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  4.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.393ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA26    Tbcko                 2.394   drs_dpram_dpram_gen[1].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A
    SLICE_X23Y37.G2      net (fanout=1)        4.452   drs_dpram_block_do_a(1)(26)
    SLICE_X23Y37.F5      Tif5                  0.739   drs_dpram_Mmux_O_D_RD_A_6_f519
                                                       drs_dpram_Mmux_O_D_RD_A_819
                                                       drs_dpram_Mmux_O_D_RD_A_6_f5_18
    SLICE_X23Y36.FXINB   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_6_f519
    SLICE_X23Y36.FX      Tinbfx                0.200   drs_dpram_Mmux_O_D_RD_A_5_f539
                                                       drs_dpram_Mmux_O_D_RD_A_4_f6_18
    SLICE_X22Y37.FXINB   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_4_f619
    SLICE_X22Y37.Y       Tif6y                 0.342   locbus_d_rd(26)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_18
    SLICE_X23Y32.F1      net (fanout=1)        0.880   locbus_d_rd(26)
    SLICE_X23Y32.X       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.F3      net (fanout=1)        1.145   usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.CLK     Tfck                  0.690   usb2_racc_interface_uc_data_o(10)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)41
                                                       usb2_racc_interface_uc_data_o_10
    -------------------------------------------------  ---------------------------
    Total                                     11.393ns (4.916ns logic, 6.477ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  4.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A (RAM)
  Destination:          usb2_racc_interface_uc_data_o_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         drs_dpram/I_CLK_A rising at 16.000ns
  Destination Clock:    drs_dpram/I_CLK_B rising at 32.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A to usb2_racc_interface_uc_data_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA26    Tbcko                 2.394   drs_dpram_dpram_gen[8].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A
    SLICE_X22Y37.G3      net (fanout=1)        4.350   drs_dpram_block_do_a(8)(26)
    SLICE_X22Y37.F5      Tif5                  0.796   locbus_d_rd(26)
                                                       drs_dpram_Mmux_O_D_RD_A_757
                                                       drs_dpram_Mmux_O_D_RD_A_5_f5_37
    SLICE_X22Y36.FXINB   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_5_f538
    SLICE_X22Y36.FX      Tinbfx                0.200   drs_dpram_Mmux_O_D_RD_A_4_f519
                                                       drs_dpram_Mmux_O_D_RD_A_3_f6_18
    SLICE_X22Y37.FXINA   net (fanout=1)        0.000   drs_dpram_Mmux_O_D_RD_A_3_f619
    SLICE_X22Y37.Y       Tif6y                 0.342   locbus_d_rd(26)
                                                       drs_dpram_Mmux_O_D_RD_A_2_f7_18
    SLICE_X23Y32.F1      net (fanout=1)        0.880   locbus_d_rd(26)
    SLICE_X23Y32.X       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits(4)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.F3      net (fanout=1)        1.145   usb2_racc_interface_uc_data_o_mux0004(10)39
    SLICE_X22Y40.CLK     Tfck                  0.690   usb2_racc_interface_uc_data_o(10)
                                                       usb2_racc_interface_uc_data_o_mux0004(10)41
                                                       usb2_racc_interface_uc_data_o_10
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (4.973ns logic, 6.375ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk33_tmp = PERIOD TIMEGRP "clocks_clk33_tmp" TS_P_I_CLK33 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 29.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: drs_dpram/I_CLK_B
--------------------------------------------------------------------------------
Slack: 29.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: drs_dpram/I_CLK_B
--------------------------------------------------------------------------------
Slack: 29.268ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: drs_dpram/I_CLK_B
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP 
"clocks_clk66_dcm1_tmp" TS_P_I_CLK33         / 2 HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1265 paths analyzed, 743 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.281ns.
--------------------------------------------------------------------------------

Paths for end point drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A (RAMB16_X0Y5.WEA), 5 paths
--------------------------------------------------------------------------------
Slack:                  5.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_WE (FF)
  Destination:          drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      10.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.805 - 1.838)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_WE to drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.XQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_WE
                                                       usb2_racc_interface_O_LOCBUS_WE
    SLICE_X43Y29.G2      net (fanout=13)       3.713   usb2_racc_interface_O_LOCBUS_WE
    SLICE_X43Y29.Y       Tilo                  0.551   drs_dpram_block_we_a(3)
                                                       drs_dpram_block_we_a_3_mux0000_SW0
    SLICE_X23Y42.G1      net (fanout=4)        2.157   N81
    SLICE_X23Y42.Y       Tilo                  0.551   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       drs_dpram_block_we_a_2_mux0000
    RAMB16_X0Y5.WEA      net (fanout=1)        2.021   drs_dpram_block_we_a(2)
    RAMB16_X0Y5.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[2].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                     10.198ns (2.307ns logic, 7.891ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_14 (FF)
  Destination:          drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      8.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.805 - 1.838)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_14 to drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.YQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(14)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_14
    SLICE_X43Y29.G3      net (fanout=36)       2.217   usb2_racc_interface_O_LOCBUS_ADDR(14)
    SLICE_X43Y29.Y       Tilo                  0.551   drs_dpram_block_we_a(3)
                                                       drs_dpram_block_we_a_3_mux0000_SW0
    SLICE_X23Y42.G1      net (fanout=4)        2.157   N81
    SLICE_X23Y42.Y       Tilo                  0.551   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       drs_dpram_block_we_a_2_mux0000
    RAMB16_X0Y5.WEA      net (fanout=1)        2.021   drs_dpram_block_we_a(2)
    RAMB16_X0Y5.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[2].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      8.702ns (2.307ns logic, 6.395ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  9.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_12 (FF)
  Destination:          drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.805 - 1.839)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_12 to drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_12
    SLICE_X23Y42.G3      net (fanout=144)      2.178   usb2_racc_interface_O_LOCBUS_ADDR(12)
    SLICE_X23Y42.Y       Tilo                  0.551   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       drs_dpram_block_we_a_2_mux0000
    RAMB16_X0Y5.WEA      net (fanout=1)        2.021   drs_dpram_block_we_a(2)
    RAMB16_X0Y5.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[2].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.756ns logic, 4.199ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A (RAMB16_X1Y4.WEA), 5 paths
--------------------------------------------------------------------------------
Slack:                  6.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_13 (FF)
  Destination:          drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (1.805 - 1.839)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_13 to drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.XQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_13
    SLICE_X10Y21.G4      net (fanout=71)       3.134   usb2_racc_interface_O_LOCBUS_ADDR(13)
    SLICE_X10Y21.Y       Tilo                  0.608   drs_dpram_block_we_a(9)
                                                       drs_dpram_block_we_a_10_mux000021
    SLICE_X34Y33.F1      net (fanout=4)        2.053   drs_dpram_N10
    SLICE_X34Y33.X       Tilo                  0.608   app_serdes_rdata(27)
                                                       drs_dpram_block_we_a_11_mux00001
    RAMB16_X1Y4.WEA      net (fanout=1)        2.168   drs_dpram_block_we_a(11)
    RAMB16_X1Y4.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[11].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (2.421ns logic, 7.355ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_14 (FF)
  Destination:          drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.014ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (1.805 - 1.838)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_14 to drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.YQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(14)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_14
    SLICE_X10Y21.G2      net (fanout=36)       2.372   usb2_racc_interface_O_LOCBUS_ADDR(14)
    SLICE_X10Y21.Y       Tilo                  0.608   drs_dpram_block_we_a(9)
                                                       drs_dpram_block_we_a_10_mux000021
    SLICE_X34Y33.F1      net (fanout=4)        2.053   drs_dpram_N10
    SLICE_X34Y33.X       Tilo                  0.608   app_serdes_rdata(27)
                                                       drs_dpram_block_we_a_11_mux00001
    RAMB16_X1Y4.WEA      net (fanout=1)        2.168   drs_dpram_block_we_a(11)
    RAMB16_X1Y4.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[11].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (2.421ns logic, 6.593ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_11 (FF)
  Destination:          drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (1.805 - 1.858)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_11 to drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.XQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(11)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_11
    SLICE_X34Y33.F4      net (fanout=272)      3.515   usb2_racc_interface_O_LOCBUS_ADDR(11)
    SLICE_X34Y33.X       Tilo                  0.608   app_serdes_rdata(27)
                                                       drs_dpram_block_we_a_11_mux00001
    RAMB16_X1Y4.WEA      net (fanout=1)        2.168   drs_dpram_block_we_a(11)
    RAMB16_X1Y4.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[11].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[11].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.813ns logic, 5.683ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAMB16_X1Y0.WEA), 5 paths
--------------------------------------------------------------------------------
Slack:                  6.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_11 (FF)
  Destination:          drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.275ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.824 - 1.858)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_11 to drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.XQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(11)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_11
    SLICE_X42Y24.G1      net (fanout=272)      4.500   usb2_racc_interface_O_LOCBUS_ADDR(11)
    SLICE_X42Y24.Y       Tilo                  0.608   drs_dpram_block_we_a(13)
                                                       drs_dpram_block_we_a_12_mux00001
    RAMB16_X1Y0.WEA      net (fanout=1)        2.962   drs_dpram_block_we_a(12)
    RAMB16_X1Y0.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[12].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      9.275ns (1.813ns logic, 7.462ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_13 (FF)
  Destination:          drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (1.824 - 1.839)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_13 to drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.XQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(13)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_13
    SLICE_X42Y34.G4      net (fanout=71)       2.757   usb2_racc_interface_O_LOCBUS_ADDR(13)
    SLICE_X42Y34.Y       Tilo                  0.608   drs_dpram_block_we_a(15)
                                                       drs_dpram_block_we_a_12_mux000011
    SLICE_X42Y24.G4      net (fanout=4)        0.927   drs_dpram_N8
    SLICE_X42Y24.Y       Tilo                  0.608   drs_dpram_block_we_a(13)
                                                       drs_dpram_block_we_a_12_mux00001
    RAMB16_X1Y0.WEA      net (fanout=1)        2.962   drs_dpram_block_we_a(12)
    RAMB16_X1Y0.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[12].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      9.067ns (2.421ns logic, 6.646ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb2_racc_interface_O_LOCBUS_ADDR_14 (FF)
  Destination:          drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A (RAM)
  Requirement:          16.000ns
  Data Path Delay:      8.676ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.824 - 1.838)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Destination Clock:    drs_dpram/I_CLK_A rising at 16.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: usb2_racc_interface_O_LOCBUS_ADDR_14 to drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.YQ      Tcko                  0.720   usb2_racc_interface_O_LOCBUS_ADDR(14)
                                                       usb2_racc_interface_O_LOCBUS_ADDR_14
    SLICE_X42Y34.G2      net (fanout=36)       2.366   usb2_racc_interface_O_LOCBUS_ADDR(14)
    SLICE_X42Y34.Y       Tilo                  0.608   drs_dpram_block_we_a(15)
                                                       drs_dpram_block_we_a_12_mux000011
    SLICE_X42Y24.G4      net (fanout=4)        0.927   drs_dpram_N8
    SLICE_X42Y24.Y       Tilo                  0.608   drs_dpram_block_we_a(13)
                                                       drs_dpram_block_we_a_12_mux00001
    RAMB16_X1Y0.WEA      net (fanout=1)        2.962   drs_dpram_block_we_a(12)
    RAMB16_X1Y0.CLKA     Tbwck                 0.485   drs_dpram_dpram_gen[12].ramb16_s36_s36_inst
                                                       drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (2.421ns logic, 6.255ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP "clocks_clk66_dcm1_tmp" TS_P_I_CLK33
        / 2 HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 13.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: drs_dpram/I_CLK_A
--------------------------------------------------------------------------------
Slack: 13.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: drs_dpram/I_CLK_A
--------------------------------------------------------------------------------
Slack: 13.268ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA
  Logical resource: drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: drs_dpram/I_CLK_A
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "P_I_PADS" OFFSET = IN 20 ns BEFORE COMP 
"P_I_CLK33";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.814ns.
--------------------------------------------------------------------------------

Paths for end point global_reset_3 (SLICE_X48Y58.BY), 1 path
--------------------------------------------------------------------------------
Slack:                  17.186ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_I_UC_PA0 (PAD)
  Destination:          global_reset_3 (FF)
  Destination Clock:    clk33_nodll rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 1)
  Clock Path Delay:     4.939ns (Levels of Logic = 2)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_I_UC_PA0 to global_reset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P20.I                Tiopi                 1.918   P_I_UC_PA0
                                                       P_I_UC_PA0
                                                       P_I_UC_PA0_IBUF
    SLICE_X48Y58.BY      net (fanout=4)        5.524   P_I_UC_PA0_IBUF
    SLICE_X48Y58.CLK     Tdick                 0.261   global_reset_3
                                                       global_reset_3
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (2.179ns logic, 5.524ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path: P_I_CLK33 to global_reset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    SLICE_X48Y58.CLK     net (fanout=6)        0.878   clk33_nodll
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.531ns logic, 3.408ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point global_reset (SLICE_X49Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack:                  17.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_I_UC_PA0 (PAD)
  Destination:          global_reset (FF)
  Destination Clock:    clk33_nodll rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.282ns (Levels of Logic = 1)
  Clock Path Delay:     4.939ns (Levels of Logic = 2)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_I_UC_PA0 to global_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P20.I                Tiopi                 1.918   P_I_UC_PA0
                                                       P_I_UC_PA0
                                                       P_I_UC_PA0_IBUF
    SLICE_X49Y50.BY      net (fanout=4)        5.103   P_I_UC_PA0_IBUF
    SLICE_X49Y50.CLK     Tdick                 0.261   global_reset
                                                       global_reset
    -------------------------------------------------  ---------------------------
    Total                                      7.282ns (2.179ns logic, 5.103ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path: P_I_CLK33 to global_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    SLICE_X49Y50.CLK     net (fanout=6)        0.878   clk33_nodll
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (1.531ns logic, 3.408ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point global_reset_1 (SLICE_X37Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack:                  19.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_I_UC_PA0 (PAD)
  Destination:          global_reset_1 (FF)
  Destination Clock:    clk33_nodll rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 1)
  Clock Path Delay:     4.923ns (Levels of Logic = 2)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_I_UC_PA0 to global_reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P20.I                Tiopi                 1.918   P_I_UC_PA0
                                                       P_I_UC_PA0
                                                       P_I_UC_PA0_IBUF
    SLICE_X37Y37.BY      net (fanout=4)        3.532   P_I_UC_PA0_IBUF
    SLICE_X37Y37.CLK     Tdick                 0.261   global_reset_1
                                                       global_reset_1
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (2.179ns logic, 3.532ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path: P_I_CLK33 to global_reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    SLICE_X37Y37.CLK     net (fanout=6)        0.862   clk33_nodll
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.531ns logic, 3.392ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "P_IO_PADS" OFFSET = IN 20 ns BEFORE COMP 
"P_I_CLK33";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 134 paths analyzed, 50 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.160ns.
--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_6 (SLICE_X25Y37.F1), 8 paths
--------------------------------------------------------------------------------
Slack:                  8.840ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      16.039ns (Levels of Logic = 9)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X29Y48.G4      net (fanout=2)        0.360   N2
    SLICE_X29Y48.Y       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1159
    SLICE_X29Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1159/O
    SLICE_X29Y48.X       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1178
    SLICE_X28Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1178
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     16.039ns (6.599ns logic, 9.440ns route)
                                                       (41.1% logic, 58.9% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y37.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------
Slack:                  9.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      15.747ns (Levels of Logic = 8)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X28Y48.G1      net (fanout=2)        0.577   N2
    SLICE_X28Y48.Y       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1120
    SLICE_X28Y48.F4      net (fanout=1)        0.015   app_IO_ETRG_OUT1120/O
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (6.105ns logic, 9.642ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y37.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------
Slack:                  9.203ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_6 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      15.676ns (Levels of Logic = 8)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.F4      net (fanout=4)        3.301   P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.X       Tilo                  0.551   app_serdes_rdata(15)
                                                       app_IO_ETRG_OUT19
    SLICE_X29Y51.F4      net (fanout=1)        0.345   app_IO_ETRG_OUT19
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y37.G1      net (fanout=12)       2.601   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y37.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106_SW0
    SLICE_X25Y37.F1      net (fanout=1)        0.552   usb2_racc_interface__mux0106_SW0/O
    SLICE_X25Y37.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(6)
                                                       usb2_racc_interface__mux0106
                                                       usb2_racc_interface_control_reg_arr(9)_6
    -------------------------------------------------  ---------------------------
    Total                                     15.676ns (5.991ns logic, 9.685ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y37.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_7 (SLICE_X21Y38.F3), 8 paths
--------------------------------------------------------------------------------
Slack:                  10.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.472ns (Levels of Logic = 9)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X29Y48.G4      net (fanout=2)        0.360   N2
    SLICE_X29Y48.Y       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1159
    SLICE_X29Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1159/O
    SLICE_X29Y48.X       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1178
    SLICE_X28Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1178
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     14.472ns (6.599ns logic, 7.873ns route)
                                                       (45.6% logic, 54.4% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X21Y38.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------
Slack:                  10.699ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.180ns (Levels of Logic = 8)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X28Y48.G1      net (fanout=2)        0.577   N2
    SLICE_X28Y48.Y       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1120
    SLICE_X28Y48.F4      net (fanout=1)        0.015   app_IO_ETRG_OUT1120/O
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     14.180ns (6.105ns logic, 8.075ns route)
                                                       (43.1% logic, 56.9% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X21Y38.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------
Slack:                  10.770ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_7 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.109ns (Levels of Logic = 8)
  Clock Path Delay:     4.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.F4      net (fanout=4)        3.301   P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.X       Tilo                  0.551   app_serdes_rdata(15)
                                                       app_IO_ETRG_OUT19
    SLICE_X29Y51.F4      net (fanout=1)        0.345   app_IO_ETRG_OUT19
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X21Y38.G1      net (fanout=12)       1.571   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X21Y38.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107_SW0
    SLICE_X21Y38.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0107_SW0/O
    SLICE_X21Y38.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(7)
                                                       usb2_racc_interface__mux0107
                                                       usb2_racc_interface_control_reg_arr(9)_7
    -------------------------------------------------  ---------------------------
    Total                                     14.109ns (5.991ns logic, 8.118ns route)
                                                       (42.5% logic, 57.5% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X21Y38.CLK     net (fanout=928)      0.862   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (-0.182ns logic, 5.111ns route)

--------------------------------------------------------------------------------

Paths for end point usb2_racc_interface_control_reg_arr(9)_11 (SLICE_X25Y48.F3), 8 paths
--------------------------------------------------------------------------------
Slack:                  10.492ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.404ns (Levels of Logic = 9)
  Clock Path Delay:     4.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X29Y48.G4      net (fanout=2)        0.360   N2
    SLICE_X29Y48.Y       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1159
    SLICE_X29Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1159/O
    SLICE_X29Y48.X       Tilo                  0.551   app_IO_ETRG_OUT1178
                                                       app_IO_ETRG_OUT1178
    SLICE_X28Y48.F3      net (fanout=1)        0.015   app_IO_ETRG_OUT1178
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     14.404ns (6.599ns logic, 7.805ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y48.CLK     net (fanout=928)      0.879   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (-0.182ns logic, 5.128ns route)

--------------------------------------------------------------------------------
Slack:                  10.784ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.112ns (Levels of Logic = 8)
  Clock Path Delay:     4.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.F1      net (fanout=4)        3.528   P_IO_ETRG_IN_IBUF
    SLICE_X28Y49.X       Tilo                  0.608   N2
                                                       app_drs_hard_and11
    SLICE_X28Y48.G1      net (fanout=2)        0.577   N2
    SLICE_X28Y48.Y       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1120
    SLICE_X28Y48.F4      net (fanout=1)        0.015   app_IO_ETRG_OUT1120/O
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     14.112ns (6.105ns logic, 8.007ns route)
                                                       (43.3% logic, 56.7% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y48.CLK     net (fanout=928)      0.879   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (-0.182ns logic, 5.128ns route)

--------------------------------------------------------------------------------
Slack:                  10.855ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P_IO_ETRG_IN (PAD)
  Destination:          usb2_racc_interface_control_reg_arr(9)_11 (FF)
  Destination Clock:    drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      14.041ns (Levels of Logic = 8)
  Clock Path Delay:     4.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: P_IO_ETRG_IN to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P107.I               Tiopi                 1.938   P_IO_ETRG_IN
                                                       P_IO_ETRG_IN
                                                       P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.F4      net (fanout=4)        3.301   P_IO_ETRG_IN_IBUF
    SLICE_X29Y49.X       Tilo                  0.551   app_serdes_rdata(15)
                                                       app_IO_ETRG_OUT19
    SLICE_X29Y51.F4      net (fanout=1)        0.345   app_IO_ETRG_OUT19
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    SLICE_X20Y43.G1      net (fanout=17)       1.980   P_IO_ETRG_OUT_OBUF
    SLICE_X20Y43.Y       Tilo                  0.608   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_vldCC
                                                       usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_outputBits_mux0002(0)21
    SLICE_X25Y48.G2      net (fanout=12)       1.503   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N11
    SLICE_X25Y48.Y       Tilo                  0.551   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117_SW0
    SLICE_X25Y48.F3      net (fanout=1)        0.015   usb2_racc_interface__mux0117_SW0/O
    SLICE_X25Y48.CLK     Tfck                  0.633   usb2_racc_interface_control_reg_arr(9)(11)
                                                       usb2_racc_interface__mux0117
                                                       usb2_racc_interface_control_reg_arr(9)_11
    -------------------------------------------------  ---------------------------
    Total                                     14.041ns (5.991ns logic, 8.050ns route)
                                                       (42.7% logic, 57.3% route)

  Minimum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(9)_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.530   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        2.530   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.060   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -1.714   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.659   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X25Y48.CLK     net (fanout=928)      0.879   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (-0.182ns logic, 5.128ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "P_O_PADS" OFFSET = OUT 22 ns AFTER COMP 
"P_I_CLK33";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.638ns.
--------------------------------------------------------------------------------

Paths for end point P_O_TCA_CTRL (P53.PAD), 1 path
--------------------------------------------------------------------------------
Slack:                  7.362ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_control_reg_arr(0)_19 (FF)
  Destination:          P_O_TCA_CTRL (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      8.485ns (Levels of Logic = 1)
  Clock Path Delay:     6.103ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(0)_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X18Y39.CLK     net (fanout=928)      1.014   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (-0.144ns logic, 6.247ns route)

  Maximum Data Path: usb2_racc_interface_control_reg_arr(0)_19 to P_O_TCA_CTRL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.XQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(0)(19)
                                                       usb2_racc_interface_control_reg_arr(0)_19
    P53.O1               net (fanout=2)        2.962   usb2_racc_interface_control_reg_arr(0)(19)
    P53.PAD              Tioop                 4.803   P_O_TCA_CTRL
                                                       P_O_TCA_CTRL_OBUF
                                                       P_O_TCA_CTRL
    -------------------------------------------------  ---------------------------
    Total                                      8.485ns (5.523ns logic, 2.962ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point P_O_CAL (P97.PAD), 1 path
--------------------------------------------------------------------------------
Slack:                  8.201ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_control_reg_arr(0)_25 (FF)
  Destination:          P_O_CAL (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 1)
  Clock Path Delay:     6.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(0)_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X26Y52.CLK     net (fanout=928)      1.034   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (-0.144ns logic, 6.267ns route)

  Maximum Data Path: usb2_racc_interface_control_reg_arr(0)_25 to P_O_CAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.XQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(0)(25)
                                                       usb2_racc_interface_control_reg_arr(0)_25
    P97.O1               net (fanout=2)        2.544   usb2_racc_interface_control_reg_arr(0)(25)
    P97.PAD              Tioop                 4.362   P_O_CAL
                                                       P_O_CAL_OBUF
                                                       P_O_CAL
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (5.082ns logic, 2.544ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "P_IO_PADS" OFFSET = OUT 22 ns AFTER COMP 
"P_I_CLK33";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 105 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.988ns.
--------------------------------------------------------------------------------

Paths for end point P_IO_ETRG_OUT (P104.PAD), 32 paths
--------------------------------------------------------------------------------
Slack:                  5.012ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_control_reg_arr(7)_16 (FF)
  Destination:          P_IO_ETRG_OUT (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      10.834ns (Levels of Logic = 5)
  Clock Path Delay:     6.104ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(7)_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X13Y42.CLK     net (fanout=928)      1.015   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (-0.144ns logic, 6.248ns route)

  Maximum Data Path: usb2_racc_interface_control_reg_arr(7)_16 to P_IO_ETRG_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.YQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(7)(17)
                                                       usb2_racc_interface_control_reg_arr(7)_16
    SLICE_X29Y50.F1      net (fanout=2)        2.366   usb2_racc_interface_control_reg_arr(7)(16)
    SLICE_X29Y50.X       Tilo                  0.551   app_IO_ETRG_OUT14
                                                       app_IO_ETRG_OUT14
    SLICE_X29Y51.F2      net (fanout=1)        0.209   app_IO_ETRG_OUT14
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    P104.O1              net (fanout=17)       2.912   P_IO_ETRG_OUT_OBUF
    P104.PAD             Tioop                 1.460   P_IO_ETRG_OUT
                                                       P_IO_ETRG_OUT_OBUF
                                                       P_IO_ETRG_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.834ns (4.441ns logic, 6.393ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  5.095ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_control_reg_arr(7)_27 (FF)
  Destination:          P_IO_ETRG_OUT (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      10.733ns (Levels of Logic = 5)
  Clock Path Delay:     6.122ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(7)_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X26Y55.CLK     net (fanout=928)      1.033   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.122ns (-0.144ns logic, 6.266ns route)

  Maximum Data Path: usb2_racc_interface_control_reg_arr(7)_27 to P_IO_ETRG_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.XQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(7)(27)
                                                       usb2_racc_interface_control_reg_arr(7)_27
    SLICE_X29Y51.G1      net (fanout=3)        1.922   usb2_racc_interface_control_reg_arr(7)(27)
    SLICE_X29Y51.Y       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT139
    SLICE_X29Y51.F1      net (fanout=1)        0.552   app_IO_ETRG_OUT139/O
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    P104.O1              net (fanout=17)       2.912   P_IO_ETRG_OUT_OBUF
    P104.PAD             Tioop                 1.460   P_IO_ETRG_OUT
                                                       P_IO_ETRG_OUT_OBUF
                                                       P_IO_ETRG_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.733ns (4.441ns logic, 6.292ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.127ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_control_reg_arr(0)_24 (FF)
  Destination:          P_IO_ETRG_OUT (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      10.700ns (Levels of Logic = 6)
  Clock Path Delay:     6.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_control_reg_arr(0)_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X26Y52.CLK     net (fanout=928)      1.034   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (-0.144ns logic, 6.267ns route)

  Maximum Data Path: usb2_racc_interface_control_reg_arr(0)_24 to P_IO_ETRG_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.YQ      Tcko                  0.720   usb2_racc_interface_control_reg_arr(0)(25)
                                                       usb2_racc_interface_control_reg_arr(0)_24
    SLICE_X28Y49.G3      net (fanout=6)        0.809   usb2_racc_interface_control_reg_arr(0)(24)
    SLICE_X28Y49.Y       Tilo                  0.608   N2
                                                       app_drs_hard_inp_3_mux00001
    SLICE_X29Y51.G2      net (fanout=3)        0.472   app_drs_hard_inp(3)
    SLICE_X29Y51.Y       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT139
    SLICE_X29Y51.F1      net (fanout=1)        0.552   app_IO_ETRG_OUT139/O
    SLICE_X29Y51.X       Tilo                  0.551   app_IO_ETRG_OUT164
                                                       app_IO_ETRG_OUT164
    SLICE_X28Y48.F2      net (fanout=1)        0.517   app_IO_ETRG_OUT164
    SLICE_X28Y48.X       Tilo                  0.608   N163
                                                       app_IO_ETRG_OUT1190
    SLICE_X29Y47.G3      net (fanout=2)        0.389   N163
    SLICE_X29Y47.Y       Tilo                  0.551   usb2_racc_interface_Inst_oversamplerTDC_coraseCounter_N2
                                                       app_IO_ETRG_OUT2
    P104.O1              net (fanout=17)       2.912   P_IO_ETRG_OUT_OBUF
    P104.PAD             Tioop                 1.460   P_IO_ETRG_OUT
                                                       P_IO_ETRG_OUT_OBUF
                                                       P_IO_ETRG_OUT
    -------------------------------------------------  ---------------------------
    Total                                     10.700ns (5.049ns logic, 5.651ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point P_IO_UC_FD(7) (P25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack:                  5.172ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_uc_fdts (FF)
  Destination:          P_IO_UC_FD(7) (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      10.655ns (Levels of Logic = 1)
  Clock Path Delay:     6.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_uc_fdts
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X42Y53.CLK     net (fanout=928)      1.034   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (-0.144ns logic, 6.267ns route)

  Maximum Data Path: usb2_racc_interface_uc_fdts to P_IO_UC_FD(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y53.YQ      Tcko                  0.720   app_serdes_trig
                                                       usb2_racc_interface_uc_fdts
    P25.T1               net (fanout=16)       4.889   usb2_racc_interface_uc_fdts
    P25.PAD              Tiotp                 5.046   P_IO_UC_FD(7)
                                                       usb2_racc_interface_uc_iofds_inst_gen[7].U1/OBUFT
                                                       P_IO_UC_FD(7)
    -------------------------------------------------  ---------------------------
    Total                                     10.655ns (5.766ns logic, 4.889ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  10.996ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_uc_iofds_inst_gen[7].FF1 (FF)
  Destination:          P_IO_UC_FD(7) (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 0)
  Clock Path Delay:     6.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_uc_iofds_inst_gen[7].FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    P25.OTCLK1           net (fanout=928)      1.055   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (-0.144ns logic, 6.288ns route)

  Maximum Data Path: usb2_racc_interface_uc_iofds_inst_gen[7].FF1 to P_IO_UC_FD(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P25.PAD              Tiockp                4.810   P_IO_UC_FD(7)
                                                       usb2_racc_interface_uc_iofds_inst_gen[7].FF1
                                                       usb2_racc_interface_uc_iofds_inst_gen[7].U1/OBUFT
                                                       P_IO_UC_FD(7)
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (4.810ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point P_IO_UC_FD(6) (P26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack:                  5.304ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_uc_fdts (FF)
  Destination:          P_IO_UC_FD(6) (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      10.523ns (Levels of Logic = 1)
  Clock Path Delay:     6.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_uc_fdts
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    SLICE_X42Y53.CLK     net (fanout=928)      1.034   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (-0.144ns logic, 6.267ns route)

  Maximum Data Path: usb2_racc_interface_uc_fdts to P_IO_UC_FD(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y53.YQ      Tcko                  0.720   app_serdes_trig
                                                       usb2_racc_interface_uc_fdts
    P26.T1               net (fanout=16)       4.757   usb2_racc_interface_uc_fdts
    P26.PAD              Tiotp                 5.046   P_IO_UC_FD(6)
                                                       usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT
                                                       P_IO_UC_FD(6)
    -------------------------------------------------  ---------------------------
    Total                                     10.523ns (5.766ns logic, 4.757ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  10.996ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               usb2_racc_interface_uc_iofds_inst_gen[6].FF1 (FF)
  Destination:          P_IO_UC_FD(6) (PAD)
  Source Clock:         drs_dpram/I_CLK_B rising at 0.000ns
  Requirement:          22.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 0)
  Clock Path Delay:     6.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: P_I_CLK33 to usb2_racc_interface_uc_iofds_inst_gen[6].FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 1.918   P_I_CLK33
                                                       P_I_CLK33
                                                       P_I_CLK33_IBUFG
    BUFGMUX3.I0          net (fanout=9)        3.163   P_I_CLK33_IBUFG
    BUFGMUX3.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_i
                                                       clocks_inst_bufg_clk33_i.GCLKMUX
                                                       clocks_inst_bufg_clk33_i
    DCM_X0Y1.CLKIN       net (fanout=6)        1.247   clk33_nodll
    DCM_X0Y1.CLK0        Tdcmino              -2.064   clocks_Inst_dcm1_clk132
                                                       clocks_Inst_dcm1_clk132
    BUFGMUX4.I0          net (fanout=1)        0.823   clocks_clk33_tmp
    BUFGMUX4.O           Tgi0o                 0.001   clocks_inst_bufg_clk33_dcm1
                                                       clocks_inst_bufg_clk33_dcm1.GCLKMUX
                                                       clocks_inst_bufg_clk33_dcm1
    P26.OTCLK1           net (fanout=928)      1.055   drs_dpram/I_CLK_B
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (-0.144ns logic, 6.288ns route)

  Maximum Data Path: usb2_racc_interface_uc_iofds_inst_gen[6].FF1 to P_IO_UC_FD(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.PAD              Tiockp                4.810   P_IO_UC_FD(6)
                                                       usb2_racc_interface_uc_iofds_inst_gen[6].FF1
                                                       usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT
                                                       P_IO_UC_FD(6)
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (4.810ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_P_I_CLK33
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_P_I_CLK33                   |     32.000ns|     12.276ns|     26.300ns|            0|            0|         1688|        35921|
| TS_clocks_clk33_tmp           |     32.000ns|     26.300ns|          N/A|            0|            0|        34656|            0|
| TS_clocks_clk66_dcm1_tmp      |     16.000ns|     10.281ns|          N/A|            0|            0|         1265|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock P_I_CLK33
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
P_IO_ETRG_IN    |   11.160(R)|   -2.145(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(0) |    0.365(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(2) |    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(4) |    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(6) |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(8) |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(10)|    0.365(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(12)|    0.365(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(14)|    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(16)|    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(18)|    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(20)|    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(22)|    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(24)|    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(26)|    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(30)|    0.387(R)|    2.876(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(31)|    0.367(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(33)|    0.367(R)|    2.896(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(41)|    0.403(R)|    2.857(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(51)|    0.403(R)|    2.857(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(53)|    0.387(R)|    2.876(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(0)   |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(1)   |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(2)   |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(3)   |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(4)   |    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(5)   |    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(6)   |    0.383(R)|    2.878(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(7)   |    0.383(R)|    2.878(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(8)   |    0.366(R)|    2.898(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(9)   |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(10)  |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(11)  |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(12)  |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(13)  |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(14)  |    0.366(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(15)  |    0.367(R)|    2.897(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FLAGB   |    0.383(R)|    2.877(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FLAGC   |    0.383(R)|    2.877(R)|drs_dpram/I_CLK_B |   0.000|
P_I_ATRG1       |   13.166(R)|   -3.588(R)|drs_dpram/I_CLK_B |   0.000|
P_I_ATRG2       |   13.188(R)|   -3.566(R)|drs_dpram/I_CLK_B |   0.000|
P_I_ATRG3       |   10.378(R)|    1.009(R)|drs_dpram/I_CLK_B |   0.000|
P_I_ATRG4       |   13.162(R)|   -3.752(R)|drs_dpram/I_CLK_B |   0.000|
P_I_J44         |    4.824(R)|   -1.249(R)|drs_dpram/I_CLK_B |   0.000|
P_I_UC_PA0      |    2.814(R)|    3.228(R)|clk33_nodll       |   0.000|
----------------+------------+------------+------------------+--------+

Clock P_I_CLK33 to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
P_IO_ECLK_OUT   |   13.403(R)|drs_dpram/I_CLK_A |   0.000|
                |   13.230(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_ETRG_OUT   |   16.988(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(28)|   10.973(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(29)|   15.556(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(31)|   15.753(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(35)|   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(37)|   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(39)|   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(40)|   14.853(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(47)|   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(48)|   15.172(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(50)|   14.848(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(52)|   15.933(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(54)|   14.384(R)|drs_dpram/I_CLK_A |   0.000|
                |   14.211(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(55)|   14.384(R)|drs_dpram/I_CLK_A |   0.000|
                |   14.211(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(56)|   15.185(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(58)|   15.926(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(60)|   15.193(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_PMC_USR(62)|   15.202(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_T19        |   11.760(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_T20        |   12.218(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(0)   |   16.227(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(1)   |   16.357(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(2)   |   16.010(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(3)   |   16.018(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(4)   |   16.362(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(5)   |   16.355(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(6)   |   16.696(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(7)   |   16.828(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(8)   |   14.820(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(9)   |   14.234(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(10)  |   14.813(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(11)  |   14.225(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(12)  |   14.818(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(13)  |   14.905(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(14)  |   15.253(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FD(15)  |   14.573(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_FIFOADR1|   11.003(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_PKTEND  |   11.003(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_SLCS    |   11.024(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_SLOE    |   11.003(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_SLRD    |   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_IO_UC_SLWR    |   11.022(R)|drs_dpram/I_CLK_B |   0.000|
P_O_CAL         |   13.799(R)|drs_dpram/I_CLK_B |   0.000|
P_O_LED_GREEN   |   14.498(R)|drs_dpram/I_CLK_B |   0.000|
P_O_LED_YELLOW  |   14.056(R)|drs_dpram/I_CLK_B |   0.000|
P_O_TCA_CTRL    |   14.638(R)|drs_dpram/I_CLK_B |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock P_I_CLK33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P_I_CLK33      |   15.137|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "P_O_PADS" OFFSET = OUT 22 ns AFTER COMP "P_I_CLK33";
Bus Skew: 0.839 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
P_O_CAL                                        |       13.799|         0.000|
P_O_TCA_CTRL                                   |       14.638|         0.839|
-----------------------------------------------+-------------+--------------+

TIMEGRP "P_IO_PADS" OFFSET = OUT 22 ns AFTER COMP "P_I_CLK33";
Bus Skew: 5.985 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
P_IO_ECLK_OUT                                  |       13.403|         2.400|
P_IO_ETRG_OUT                                  |       16.988|         5.985|
P_IO_PMC_USR(29)                               |       15.556|         4.553|
P_IO_PMC_USR(31)                               |       15.753|         4.750|
P_IO_PMC_USR(35)                               |       11.022|         0.019|
P_IO_PMC_USR(37)                               |       11.022|         0.019|
P_IO_PMC_USR(39)                               |       11.022|         0.019|
P_IO_PMC_USR(40)                               |       14.853|         3.850|
P_IO_PMC_USR(47)                               |       11.022|         0.019|
P_IO_PMC_USR(48)                               |       15.172|         4.169|
P_IO_PMC_USR(50)                               |       14.848|         3.845|
P_IO_PMC_USR(52)                               |       15.933|         4.930|
P_IO_PMC_USR(54)                               |       14.384|         3.381|
P_IO_PMC_USR(55)                               |       14.384|         3.381|
P_IO_PMC_USR(56)                               |       15.185|         4.182|
P_IO_PMC_USR(58)                               |       15.926|         4.923|
P_IO_PMC_USR(60)                               |       15.193|         4.190|
P_IO_PMC_USR(62)                               |       15.202|         4.199|
P_IO_T19                                       |       11.760|         0.757|
P_IO_T20                                       |       12.218|         1.215|
P_IO_UC_FD(0)                                  |       16.227|         5.224|
P_IO_UC_FD(1)                                  |       16.357|         5.354|
P_IO_UC_FD(2)                                  |       16.010|         5.007|
P_IO_UC_FD(3)                                  |       16.018|         5.015|
P_IO_UC_FD(4)                                  |       16.362|         5.359|
P_IO_UC_FD(5)                                  |       16.355|         5.352|
P_IO_UC_FD(6)                                  |       16.696|         5.693|
P_IO_UC_FD(7)                                  |       16.828|         5.825|
P_IO_UC_FD(8)                                  |       14.820|         3.817|
P_IO_UC_FD(9)                                  |       14.234|         3.231|
P_IO_UC_FD(10)                                 |       14.813|         3.810|
P_IO_UC_FD(11)                                 |       14.225|         3.222|
P_IO_UC_FD(12)                                 |       14.818|         3.815|
P_IO_UC_FD(13)                                 |       14.905|         3.902|
P_IO_UC_FD(14)                                 |       15.253|         4.250|
P_IO_UC_FD(15)                                 |       14.573|         3.570|
P_IO_UC_FIFOADR1                               |       11.003|         0.000|
P_IO_UC_PKTEND                                 |       11.003|         0.000|
P_IO_UC_SLCS                                   |       11.024|         0.021|
P_IO_UC_SLOE                                   |       11.003|         0.000|
P_IO_UC_SLRD                                   |       11.022|         0.019|
P_IO_UC_SLWR                                   |       11.022|         0.019|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39084 paths, 0 nets, and 14724 connections

Design statistics:
   Minimum period:  26.300ns{1}   (Maximum frequency:  38.023MHz)
   Minimum input required time before clock:  11.160ns
   Minimum output required time after clock:  16.988ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 29 19:44:19 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



