
Motor_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002066  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00800060  00002066  000020fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000016  00800082  00800082  0000211c  2**0
                  ALLOC
  3 .stab         00001d70  00000000  00000000  0000211c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000014c9  00000000  00000000  00003e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005355  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005495  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005605  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000724e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008139  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008ee8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000092d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009aa3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 81 06 	jmp	0xd02	; 0xd02 <__vector_1>
       8:	0c 94 b4 06 	jmp	0xd68	; 0xd68 <__vector_2>
       c:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__vector_3>
      10:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 07 0c 	jmp	0x180e	; 0x180e <__vector_6>
      1c:	0c 94 3a 0c 	jmp	0x1874	; 0x1874 <__vector_7>
      20:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__vector_8>
      24:	0c 94 6e 0b 	jmp	0x16dc	; 0x16dc <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 e7 06 	jmp	0xdce	; 0xdce <__vector_18>
      4c:	0c 94 a1 0b 	jmp	0x1742	; 0x1742 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e6       	ldi	r30, 0x66	; 102
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e8       	ldi	r26, 0x82	; 130
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 39       	cpi	r26, 0x98	; 152
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d8 0a 	call	0x15b0	; 0x15b0 <main>
      8a:	0c 94 31 10 	jmp	0x2062	; 0x2062 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a1 e7       	ldi	r26, 0x71	; 113
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 dd 0f 	jmp	0x1fba	; 0x1fba <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 dd 0f 	jmp	0x1fba	; 0x1fba <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b5 0f 	jmp	0x1f6a	; 0x1f6a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	81 e7       	ldi	r24, 0x71	; 113
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d1 0f 	jmp	0x1fa2	; 0x1fa2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 dd 0f 	jmp	0x1fba	; 0x1fba <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 dd 0f 	jmp	0x1fba	; 0x1fba <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 c1 0f 	jmp	0x1f82	; 0x1f82 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 dd 0f 	jmp	0x1fba	; 0x1fba <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 c5 0f 	jmp	0x1f8a	; 0x1f8a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 e1 0f 	jmp	0x1fc2	; 0x1fc2 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_14>:


volatile uint16 g_ADC = 0;


ISR(ADC_vect) {
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	8f 93       	push	r24
     b52:	9f 93       	push	r25
     b54:	ef 93       	push	r30
     b56:	ff 93       	push	r31
     b58:	df 93       	push	r29
     b5a:	cf 93       	push	r28
     b5c:	cd b7       	in	r28, 0x3d	; 61
     b5e:	de b7       	in	r29, 0x3e	; 62
	g_ADC = ADC;			/* Read ADC data after conversion complete */
     b60:	e4 e2       	ldi	r30, 0x24	; 36
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	91 81       	ldd	r25, Z+1	; 0x01
     b68:	90 93 83 00 	sts	0x0083, r25
     b6c:	80 93 82 00 	sts	0x0082, r24
}
     b70:	cf 91       	pop	r28
     b72:	df 91       	pop	r29
     b74:	ff 91       	pop	r31
     b76:	ef 91       	pop	r30
     b78:	9f 91       	pop	r25
     b7a:	8f 91       	pop	r24
     b7c:	0f 90       	pop	r0
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	0f 90       	pop	r0
     b82:	1f 90       	pop	r1
     b84:	18 95       	reti

00000b86 <ADC_init>:


void ADC_init(const ADC_ConfigType * const config_ptr) {
     b86:	df 93       	push	r29
     b88:	cf 93       	push	r28
     b8a:	cd b7       	in	r28, 0x3d	; 61
     b8c:	de b7       	in	r29, 0x3e	; 62
     b8e:	27 97       	sbiw	r28, 0x07	; 7
     b90:	0f b6       	in	r0, 0x3f	; 63
     b92:	f8 94       	cli
     b94:	de bf       	out	0x3e, r29	; 62
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	cd bf       	out	0x3d, r28	; 61
     b9a:	9f 83       	std	Y+7, r25	; 0x07
     b9c:	8e 83       	std	Y+6, r24	; 0x06
	 * ADLAR   = 0		right adjust the conversion result
	 * MUX4:0  = 00000	select channel (trivial)
	 */
	
	/* set the reference voltage */
	ADMUX = (config_ptr->reference << 6);
     b9e:	a7 e2       	ldi	r26, 0x27	; 39
     ba0:	b0 e0       	ldi	r27, 0x00	; 0
     ba2:	ee 81       	ldd	r30, Y+6	; 0x06
     ba4:	ff 81       	ldd	r31, Y+7	; 0x07
     ba6:	80 81       	ld	r24, Z
     ba8:	82 95       	swap	r24
     baa:	88 0f       	add	r24, r24
     bac:	88 0f       	add	r24, r24
     bae:	80 7c       	andi	r24, 0xC0	; 192
     bb0:	8c 93       	st	X, r24
	 * ADPS2:0 = xxx	prescaler
	 */

	/* ADC operates in range (50 : 200) kHz */
	{
		uint8 prescaler = 1;
     bb2:	81 e0       	ldi	r24, 0x01	; 1
     bb4:	8d 83       	std	Y+5, r24	; 0x05
		uint32 F_ADC = F_CPU;
     bb6:	80 e4       	ldi	r24, 0x40	; 64
     bb8:	92 e4       	ldi	r25, 0x42	; 66
     bba:	af e0       	ldi	r26, 0x0F	; 15
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	89 83       	std	Y+1, r24	; 0x01
     bc0:	9a 83       	std	Y+2, r25	; 0x02
     bc2:	ab 83       	std	Y+3, r26	; 0x03
     bc4:	bc 83       	std	Y+4, r27	; 0x04
     bc6:	1b c0       	rjmp	.+54     	; 0xbfe <ADC_init+0x78>
		while (prescaler < 7) {
			F_ADC /= 2;
     bc8:	89 81       	ldd	r24, Y+1	; 0x01
     bca:	9a 81       	ldd	r25, Y+2	; 0x02
     bcc:	ab 81       	ldd	r26, Y+3	; 0x03
     bce:	bc 81       	ldd	r27, Y+4	; 0x04
     bd0:	b6 95       	lsr	r27
     bd2:	a7 95       	ror	r26
     bd4:	97 95       	ror	r25
     bd6:	87 95       	ror	r24
     bd8:	89 83       	std	Y+1, r24	; 0x01
     bda:	9a 83       	std	Y+2, r25	; 0x02
     bdc:	ab 83       	std	Y+3, r26	; 0x03
     bde:	bc 83       	std	Y+4, r27	; 0x04
			if (F_ADC < 200000)
     be0:	89 81       	ldd	r24, Y+1	; 0x01
     be2:	9a 81       	ldd	r25, Y+2	; 0x02
     be4:	ab 81       	ldd	r26, Y+3	; 0x03
     be6:	bc 81       	ldd	r27, Y+4	; 0x04
     be8:	80 34       	cpi	r24, 0x40	; 64
     bea:	2d e0       	ldi	r18, 0x0D	; 13
     bec:	92 07       	cpc	r25, r18
     bee:	23 e0       	ldi	r18, 0x03	; 3
     bf0:	a2 07       	cpc	r26, r18
     bf2:	20 e0       	ldi	r18, 0x00	; 0
     bf4:	b2 07       	cpc	r27, r18
     bf6:	30 f0       	brcs	.+12     	; 0xc04 <ADC_init+0x7e>
				break;
			prescaler++;
     bf8:	8d 81       	ldd	r24, Y+5	; 0x05
     bfa:	8f 5f       	subi	r24, 0xFF	; 255
     bfc:	8d 83       	std	Y+5, r24	; 0x05

	/* ADC operates in range (50 : 200) kHz */
	{
		uint8 prescaler = 1;
		uint32 F_ADC = F_CPU;
		while (prescaler < 7) {
     bfe:	8d 81       	ldd	r24, Y+5	; 0x05
     c00:	87 30       	cpi	r24, 0x07	; 7
     c02:	10 f3       	brcs	.-60     	; 0xbc8 <ADC_init+0x42>
			F_ADC /= 2;
			if (F_ADC < 200000)
				break;
			prescaler++;
		}
		ADCSRA = prescaler;
     c04:	e6 e2       	ldi	r30, 0x26	; 38
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	8d 81       	ldd	r24, Y+5	; 0x05
     c0a:	80 83       	st	Z, r24
	}

	/* enable / disable ADC interrupt */
	if (config_ptr->interrupt)
     c0c:	ee 81       	ldd	r30, Y+6	; 0x06
     c0e:	ff 81       	ldd	r31, Y+7	; 0x07
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	88 23       	and	r24, r24
     c14:	39 f0       	breq	.+14     	; 0xc24 <ADC_init+0x9e>
		SET_BIT(ADCSRA,ADIE);
     c16:	a6 e2       	ldi	r26, 0x26	; 38
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	e6 e2       	ldi	r30, 0x26	; 38
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	80 81       	ld	r24, Z
     c20:	88 60       	ori	r24, 0x08	; 8
     c22:	8c 93       	st	X, r24

	/* enable / disable ADC auto trigger and select its source */
	if (config_ptr->trigger) {
     c24:	ee 81       	ldd	r30, Y+6	; 0x06
     c26:	ff 81       	ldd	r31, Y+7	; 0x07
     c28:	82 81       	ldd	r24, Z+2	; 0x02
     c2a:	88 23       	and	r24, r24
     c2c:	e9 f0       	breq	.+58     	; 0xc68 <ADC_init+0xe2>
		SET_BIT(ADCSRA,ADATE);									/* enable auto trigger */
     c2e:	a6 e2       	ldi	r26, 0x26	; 38
     c30:	b0 e0       	ldi	r27, 0x00	; 0
     c32:	e6 e2       	ldi	r30, 0x26	; 38
     c34:	f0 e0       	ldi	r31, 0x00	; 0
     c36:	80 81       	ld	r24, Z
     c38:	80 62       	ori	r24, 0x20	; 32
     c3a:	8c 93       	st	X, r24
		SFIOR = (SFIOR & 0x1F) | (config_ptr->source << 5);		/* set trigger sources */
     c3c:	a0 e5       	ldi	r26, 0x50	; 80
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	e0 e5       	ldi	r30, 0x50	; 80
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	28 2f       	mov	r18, r24
     c48:	2f 71       	andi	r18, 0x1F	; 31
     c4a:	ee 81       	ldd	r30, Y+6	; 0x06
     c4c:	ff 81       	ldd	r31, Y+7	; 0x07
     c4e:	83 81       	ldd	r24, Z+3	; 0x03
     c50:	88 2f       	mov	r24, r24
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	88 0f       	add	r24, r24
     c56:	99 1f       	adc	r25, r25
     c58:	82 95       	swap	r24
     c5a:	92 95       	swap	r25
     c5c:	90 7f       	andi	r25, 0xF0	; 240
     c5e:	98 27       	eor	r25, r24
     c60:	80 7f       	andi	r24, 0xF0	; 240
     c62:	98 27       	eor	r25, r24
     c64:	82 2b       	or	r24, r18
     c66:	8c 93       	st	X, r24
	}

	/* enable ADC */
	SET_BIT(ADCSRA,ADEN);
     c68:	a6 e2       	ldi	r26, 0x26	; 38
     c6a:	b0 e0       	ldi	r27, 0x00	; 0
     c6c:	e6 e2       	ldi	r30, 0x26	; 38
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	80 81       	ld	r24, Z
     c72:	80 68       	ori	r24, 0x80	; 128
     c74:	8c 93       	st	X, r24
}
     c76:	27 96       	adiw	r28, 0x07	; 7
     c78:	0f b6       	in	r0, 0x3f	; 63
     c7a:	f8 94       	cli
     c7c:	de bf       	out	0x3e, r29	; 62
     c7e:	0f be       	out	0x3f, r0	; 63
     c80:	cd bf       	out	0x3d, r28	; 61
     c82:	cf 91       	pop	r28
     c84:	df 91       	pop	r29
     c86:	08 95       	ret

00000c88 <ADC_readChannel>:

#ifdef POLLING
uint16 ADC_readChannel(const uint8 channel_num) {
     c88:	df 93       	push	r29
     c8a:	cf 93       	push	r28
     c8c:	0f 92       	push	r0
     c8e:	cd b7       	in	r28, 0x3d	; 61
     c90:	de b7       	in	r29, 0x3e	; 62
     c92:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX & 0xE0) | (channel_num & 0x1F);		/* set the channel number */
     c94:	a7 e2       	ldi	r26, 0x27	; 39
     c96:	b0 e0       	ldi	r27, 0x00	; 0
     c98:	e7 e2       	ldi	r30, 0x27	; 39
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	98 2f       	mov	r25, r24
     ca0:	90 7e       	andi	r25, 0xE0	; 224
     ca2:	89 81       	ldd	r24, Y+1	; 0x01
     ca4:	8f 71       	andi	r24, 0x1F	; 31
     ca6:	89 2b       	or	r24, r25
     ca8:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC); 								/* start conversion */
     caa:	a6 e2       	ldi	r26, 0x26	; 38
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e6 e2       	ldi	r30, 0x26	; 38
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	80 64       	ori	r24, 0x40	; 64
     cb6:	8c 93       	st	X, r24
	while(BIT_IS_CLEAR(ADCSRA,ADIF));					/* wait for conversion to complete */
     cb8:	e6 e2       	ldi	r30, 0x26	; 38
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	88 2f       	mov	r24, r24
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	80 71       	andi	r24, 0x10	; 16
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	00 97       	sbiw	r24, 0x00	; 0
     cc8:	b9 f3       	breq	.-18     	; 0xcb8 <ADC_readChannel+0x30>
	SET_BIT(ADCSRA,ADIF);								/* clear ADIF */
     cca:	a6 e2       	ldi	r26, 0x26	; 38
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	e6 e2       	ldi	r30, 0x26	; 38
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	80 61       	ori	r24, 0x10	; 16
     cd6:	8c 93       	st	X, r24
	return ADC;											/* return the data register */
     cd8:	e4 e2       	ldi	r30, 0x24	; 36
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	91 81       	ldd	r25, Z+1	; 0x01
}
     ce0:	0f 90       	pop	r0
     ce2:	cf 91       	pop	r28
     ce4:	df 91       	pop	r29
     ce6:	08 95       	ret

00000ce8 <ADC_deInit>:
	ADMUX = (ADMUX & 0xE0) | (channel_num & 0x1F);		/* set the channel number */
	SET_BIT(ADCSRA,ADSC); 								/* start conversion */
}
#endif

void ADC_deInit(void) {
     ce8:	df 93       	push	r29
     cea:	cf 93       	push	r28
     cec:	cd b7       	in	r28, 0x3d	; 61
     cee:	de b7       	in	r29, 0x3e	; 62
	ADMUX = 0;
     cf0:	e7 e2       	ldi	r30, 0x27	; 39
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	10 82       	st	Z, r1
	ADCSRA = 0;
     cf6:	e6 e2       	ldi	r30, 0x26	; 38
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	10 82       	st	Z, r1
}
     cfc:	cf 91       	pop	r28
     cfe:	df 91       	pop	r29
     d00:	08 95       	ret

00000d02 <__vector_1>:
static volatile void (*g_int1_callback)(void) = NULL_PTR;
static volatile void (*g_int2_callback)(void) = NULL_PTR;


/* Interrupt Sevice Routines of all external interrupt modules */
ISR(INT0_vect) {
     d02:	1f 92       	push	r1
     d04:	0f 92       	push	r0
     d06:	0f b6       	in	r0, 0x3f	; 63
     d08:	0f 92       	push	r0
     d0a:	11 24       	eor	r1, r1
     d0c:	2f 93       	push	r18
     d0e:	3f 93       	push	r19
     d10:	4f 93       	push	r20
     d12:	5f 93       	push	r21
     d14:	6f 93       	push	r22
     d16:	7f 93       	push	r23
     d18:	8f 93       	push	r24
     d1a:	9f 93       	push	r25
     d1c:	af 93       	push	r26
     d1e:	bf 93       	push	r27
     d20:	ef 93       	push	r30
     d22:	ff 93       	push	r31
     d24:	df 93       	push	r29
     d26:	cf 93       	push	r28
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
	if (g_int0_callback != NULL_PTR)
     d2c:	80 91 84 00 	lds	r24, 0x0084
     d30:	90 91 85 00 	lds	r25, 0x0085
     d34:	00 97       	sbiw	r24, 0x00	; 0
     d36:	29 f0       	breq	.+10     	; 0xd42 <__vector_1+0x40>
		(*g_int0_callback)();
     d38:	e0 91 84 00 	lds	r30, 0x0084
     d3c:	f0 91 85 00 	lds	r31, 0x0085
     d40:	09 95       	icall
}
     d42:	cf 91       	pop	r28
     d44:	df 91       	pop	r29
     d46:	ff 91       	pop	r31
     d48:	ef 91       	pop	r30
     d4a:	bf 91       	pop	r27
     d4c:	af 91       	pop	r26
     d4e:	9f 91       	pop	r25
     d50:	8f 91       	pop	r24
     d52:	7f 91       	pop	r23
     d54:	6f 91       	pop	r22
     d56:	5f 91       	pop	r21
     d58:	4f 91       	pop	r20
     d5a:	3f 91       	pop	r19
     d5c:	2f 91       	pop	r18
     d5e:	0f 90       	pop	r0
     d60:	0f be       	out	0x3f, r0	; 63
     d62:	0f 90       	pop	r0
     d64:	1f 90       	pop	r1
     d66:	18 95       	reti

00000d68 <__vector_2>:

ISR(INT1_vect) {
     d68:	1f 92       	push	r1
     d6a:	0f 92       	push	r0
     d6c:	0f b6       	in	r0, 0x3f	; 63
     d6e:	0f 92       	push	r0
     d70:	11 24       	eor	r1, r1
     d72:	2f 93       	push	r18
     d74:	3f 93       	push	r19
     d76:	4f 93       	push	r20
     d78:	5f 93       	push	r21
     d7a:	6f 93       	push	r22
     d7c:	7f 93       	push	r23
     d7e:	8f 93       	push	r24
     d80:	9f 93       	push	r25
     d82:	af 93       	push	r26
     d84:	bf 93       	push	r27
     d86:	ef 93       	push	r30
     d88:	ff 93       	push	r31
     d8a:	df 93       	push	r29
     d8c:	cf 93       	push	r28
     d8e:	cd b7       	in	r28, 0x3d	; 61
     d90:	de b7       	in	r29, 0x3e	; 62
	if (g_int1_callback != NULL_PTR)
     d92:	80 91 86 00 	lds	r24, 0x0086
     d96:	90 91 87 00 	lds	r25, 0x0087
     d9a:	00 97       	sbiw	r24, 0x00	; 0
     d9c:	29 f0       	breq	.+10     	; 0xda8 <__vector_2+0x40>
		(*g_int1_callback)();
     d9e:	e0 91 86 00 	lds	r30, 0x0086
     da2:	f0 91 87 00 	lds	r31, 0x0087
     da6:	09 95       	icall
}
     da8:	cf 91       	pop	r28
     daa:	df 91       	pop	r29
     dac:	ff 91       	pop	r31
     dae:	ef 91       	pop	r30
     db0:	bf 91       	pop	r27
     db2:	af 91       	pop	r26
     db4:	9f 91       	pop	r25
     db6:	8f 91       	pop	r24
     db8:	7f 91       	pop	r23
     dba:	6f 91       	pop	r22
     dbc:	5f 91       	pop	r21
     dbe:	4f 91       	pop	r20
     dc0:	3f 91       	pop	r19
     dc2:	2f 91       	pop	r18
     dc4:	0f 90       	pop	r0
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	0f 90       	pop	r0
     dca:	1f 90       	pop	r1
     dcc:	18 95       	reti

00000dce <__vector_18>:

ISR(INT2_vect) {
     dce:	1f 92       	push	r1
     dd0:	0f 92       	push	r0
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	0f 92       	push	r0
     dd6:	11 24       	eor	r1, r1
     dd8:	2f 93       	push	r18
     dda:	3f 93       	push	r19
     ddc:	4f 93       	push	r20
     dde:	5f 93       	push	r21
     de0:	6f 93       	push	r22
     de2:	7f 93       	push	r23
     de4:	8f 93       	push	r24
     de6:	9f 93       	push	r25
     de8:	af 93       	push	r26
     dea:	bf 93       	push	r27
     dec:	ef 93       	push	r30
     dee:	ff 93       	push	r31
     df0:	df 93       	push	r29
     df2:	cf 93       	push	r28
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
	if (g_int2_callback != NULL_PTR)
     df8:	80 91 88 00 	lds	r24, 0x0088
     dfc:	90 91 89 00 	lds	r25, 0x0089
     e00:	00 97       	sbiw	r24, 0x00	; 0
     e02:	29 f0       	breq	.+10     	; 0xe0e <__vector_18+0x40>
		(*g_int2_callback)();
     e04:	e0 91 88 00 	lds	r30, 0x0088
     e08:	f0 91 89 00 	lds	r31, 0x0089
     e0c:	09 95       	icall
}
     e0e:	cf 91       	pop	r28
     e10:	df 91       	pop	r29
     e12:	ff 91       	pop	r31
     e14:	ef 91       	pop	r30
     e16:	bf 91       	pop	r27
     e18:	af 91       	pop	r26
     e1a:	9f 91       	pop	r25
     e1c:	8f 91       	pop	r24
     e1e:	7f 91       	pop	r23
     e20:	6f 91       	pop	r22
     e22:	5f 91       	pop	r21
     e24:	4f 91       	pop	r20
     e26:	3f 91       	pop	r19
     e28:	2f 91       	pop	r18
     e2a:	0f 90       	pop	r0
     e2c:	0f be       	out	0x3f, r0	; 63
     e2e:	0f 90       	pop	r0
     e30:	1f 90       	pop	r1
     e32:	18 95       	reti

00000e34 <INT_init>:


void INT_init(const INT_ConfigType * const config_ptr) {
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <INT_init+0x6>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <INT_init+0x8>
     e3c:	cd b7       	in	r28, 0x3d	; 61
     e3e:	de b7       	in	r29, 0x3e	; 62
     e40:	9a 83       	std	Y+2, r25	; 0x02
     e42:	89 83       	std	Y+1, r24	; 0x01
	if (config_ptr->num == INT_2) {
     e44:	e9 81       	ldd	r30, Y+1	; 0x01
     e46:	fa 81       	ldd	r31, Y+2	; 0x02
     e48:	80 81       	ld	r24, Z
     e4a:	82 30       	cpi	r24, 0x02	; 2
     e4c:	49 f5       	brne	.+82     	; 0xea0 <INT_init+0x6c>
		/* set INT2 (PB2) pin as input */
		CLEAR_BIT(DDRB,PB2);
     e4e:	a7 e3       	ldi	r26, 0x37	; 55
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	e7 e3       	ldi	r30, 0x37	; 55
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	8b 7f       	andi	r24, 0xFB	; 251
     e5a:	8c 93       	st	X, r24
		
		/* set INT2 trigger event */
		(config_ptr->trigger & 1) ? SET_BIT(MCUCSR,ISC2) : CLEAR_BIT(MCUCSR,ISC2);
     e5c:	e9 81       	ldd	r30, Y+1	; 0x01
     e5e:	fa 81       	ldd	r31, Y+2	; 0x02
     e60:	81 81       	ldd	r24, Z+1	; 0x01
     e62:	88 2f       	mov	r24, r24
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	81 70       	andi	r24, 0x01	; 1
     e68:	90 70       	andi	r25, 0x00	; 0
     e6a:	88 23       	and	r24, r24
     e6c:	49 f0       	breq	.+18     	; 0xe80 <INT_init+0x4c>
     e6e:	a4 e5       	ldi	r26, 0x54	; 84
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e4 e5       	ldi	r30, 0x54	; 84
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	80 64       	ori	r24, 0x40	; 64
     e7a:	8c 93       	st	X, r24
     e7c:	8c 91       	ld	r24, X
     e7e:	08 c0       	rjmp	.+16     	; 0xe90 <INT_init+0x5c>
     e80:	a4 e5       	ldi	r26, 0x54	; 84
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	e4 e5       	ldi	r30, 0x54	; 84
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	8f 7b       	andi	r24, 0xBF	; 191
     e8c:	8c 93       	st	X, r24
     e8e:	8c 91       	ld	r24, X
		
		/* enable INT2 */
		SET_BIT(GICR,INT2);
     e90:	ab e5       	ldi	r26, 0x5B	; 91
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	eb e5       	ldi	r30, 0x5B	; 91
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	80 62       	ori	r24, 0x20	; 32
     e9c:	8c 93       	st	X, r24
     e9e:	45 c0       	rjmp	.+138    	; 0xf2a <INT_init+0xf6>
	}

	else if (config_ptr->num == INT_0) {
     ea0:	e9 81       	ldd	r30, Y+1	; 0x01
     ea2:	fa 81       	ldd	r31, Y+2	; 0x02
     ea4:	80 81       	ld	r24, Z
     ea6:	88 23       	and	r24, r24
     ea8:	d9 f4       	brne	.+54     	; 0xee0 <INT_init+0xac>
		/* set INT0 (PD2) pin as input */
		CLEAR_BIT(DDRD,PD2);
     eaa:	a1 e3       	ldi	r26, 0x31	; 49
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e1 e3       	ldi	r30, 0x31	; 49
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8b 7f       	andi	r24, 0xFB	; 251
     eb6:	8c 93       	st	X, r24

		/* set INT0 trigger event */
		MCUCR = (MCUCR & 0xFC) | (config_ptr->trigger);
     eb8:	a5 e5       	ldi	r26, 0x55	; 85
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e5 e5       	ldi	r30, 0x55	; 85
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	98 2f       	mov	r25, r24
     ec4:	9c 7f       	andi	r25, 0xFC	; 252
     ec6:	e9 81       	ldd	r30, Y+1	; 0x01
     ec8:	fa 81       	ldd	r31, Y+2	; 0x02
     eca:	81 81       	ldd	r24, Z+1	; 0x01
     ecc:	89 2b       	or	r24, r25
     ece:	8c 93       	st	X, r24

		/* enable INT0 */
		SET_BIT(GICR,INT0);
     ed0:	ab e5       	ldi	r26, 0x5B	; 91
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	eb e5       	ldi	r30, 0x5B	; 91
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 64       	ori	r24, 0x40	; 64
     edc:	8c 93       	st	X, r24
     ede:	25 c0       	rjmp	.+74     	; 0xf2a <INT_init+0xf6>
	}

	else if (config_ptr->num == INT_1) {
     ee0:	e9 81       	ldd	r30, Y+1	; 0x01
     ee2:	fa 81       	ldd	r31, Y+2	; 0x02
     ee4:	80 81       	ld	r24, Z
     ee6:	81 30       	cpi	r24, 0x01	; 1
     ee8:	01 f5       	brne	.+64     	; 0xf2a <INT_init+0xf6>
		/* set INT1 (PD3) pin as input */
		CLEAR_BIT(DDRD,PD3);
     eea:	a1 e3       	ldi	r26, 0x31	; 49
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e1 e3       	ldi	r30, 0x31	; 49
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	87 7f       	andi	r24, 0xF7	; 247
     ef6:	8c 93       	st	X, r24
		
		/* set INT1 trigger event */
		MCUCR = (MCUCR & 0xF3) | (config_ptr->trigger << 2);
     ef8:	a5 e5       	ldi	r26, 0x55	; 85
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e5 e5       	ldi	r30, 0x55	; 85
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	28 2f       	mov	r18, r24
     f04:	23 7f       	andi	r18, 0xF3	; 243
     f06:	e9 81       	ldd	r30, Y+1	; 0x01
     f08:	fa 81       	ldd	r31, Y+2	; 0x02
     f0a:	81 81       	ldd	r24, Z+1	; 0x01
     f0c:	88 2f       	mov	r24, r24
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	88 0f       	add	r24, r24
     f12:	99 1f       	adc	r25, r25
     f14:	88 0f       	add	r24, r24
     f16:	99 1f       	adc	r25, r25
     f18:	82 2b       	or	r24, r18
     f1a:	8c 93       	st	X, r24

		/* enable INT1 */
		SET_BIT(GICR,INT1);
     f1c:	ab e5       	ldi	r26, 0x5B	; 91
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	eb e5       	ldi	r30, 0x5B	; 91
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	80 68       	ori	r24, 0x80	; 128
     f28:	8c 93       	st	X, r24
	}
}
     f2a:	0f 90       	pop	r0
     f2c:	0f 90       	pop	r0
     f2e:	0f 90       	pop	r0
     f30:	0f 90       	pop	r0
     f32:	cf 91       	pop	r28
     f34:	df 91       	pop	r29
     f36:	08 95       	ret

00000f38 <INT_setCallBack>:

void INT_setCallBack(INT_Num num, void (*f_ptr)(void)) {
     f38:	df 93       	push	r29
     f3a:	cf 93       	push	r28
     f3c:	00 d0       	rcall	.+0      	; 0xf3e <INT_setCallBack+0x6>
     f3e:	0f 92       	push	r0
     f40:	cd b7       	in	r28, 0x3d	; 61
     f42:	de b7       	in	r29, 0x3e	; 62
     f44:	89 83       	std	Y+1, r24	; 0x01
     f46:	7b 83       	std	Y+3, r23	; 0x03
     f48:	6a 83       	std	Y+2, r22	; 0x02
	if (num == INT_2)
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	82 30       	cpi	r24, 0x02	; 2
     f4e:	39 f4       	brne	.+14     	; 0xf5e <INT_setCallBack+0x26>
		g_int2_callback = f_ptr;
     f50:	8a 81       	ldd	r24, Y+2	; 0x02
     f52:	9b 81       	ldd	r25, Y+3	; 0x03
     f54:	90 93 89 00 	sts	0x0089, r25
     f58:	80 93 88 00 	sts	0x0088, r24
     f5c:	13 c0       	rjmp	.+38     	; 0xf84 <INT_setCallBack+0x4c>
	else if (num == INT_0)
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	88 23       	and	r24, r24
     f62:	39 f4       	brne	.+14     	; 0xf72 <INT_setCallBack+0x3a>
		g_int0_callback = f_ptr;
     f64:	8a 81       	ldd	r24, Y+2	; 0x02
     f66:	9b 81       	ldd	r25, Y+3	; 0x03
     f68:	90 93 85 00 	sts	0x0085, r25
     f6c:	80 93 84 00 	sts	0x0084, r24
     f70:	09 c0       	rjmp	.+18     	; 0xf84 <INT_setCallBack+0x4c>
	else if (num == INT_1)
     f72:	89 81       	ldd	r24, Y+1	; 0x01
     f74:	81 30       	cpi	r24, 0x01	; 1
     f76:	31 f4       	brne	.+12     	; 0xf84 <INT_setCallBack+0x4c>
		g_int1_callback = f_ptr;
     f78:	8a 81       	ldd	r24, Y+2	; 0x02
     f7a:	9b 81       	ldd	r25, Y+3	; 0x03
     f7c:	90 93 87 00 	sts	0x0087, r25
     f80:	80 93 86 00 	sts	0x0086, r24
}
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <INT_deInit>:

void INT_deInit(INT_Num num) {
     f90:	df 93       	push	r29
     f92:	cf 93       	push	r28
     f94:	0f 92       	push	r0
     f96:	cd b7       	in	r28, 0x3d	; 61
     f98:	de b7       	in	r29, 0x3e	; 62
     f9a:	89 83       	std	Y+1, r24	; 0x01
	if (num == INT_2)
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
     f9e:	82 30       	cpi	r24, 0x02	; 2
     fa0:	41 f4       	brne	.+16     	; 0xfb2 <INT_deInit+0x22>
		CLEAR_BIT(GICR,INT2);
     fa2:	ab e5       	ldi	r26, 0x5B	; 91
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	eb e5       	ldi	r30, 0x5B	; 91
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	8f 7d       	andi	r24, 0xDF	; 223
     fae:	8c 93       	st	X, r24
     fb0:	15 c0       	rjmp	.+42     	; 0xfdc <INT_deInit+0x4c>
	else if (num == INT_0)
     fb2:	89 81       	ldd	r24, Y+1	; 0x01
     fb4:	88 23       	and	r24, r24
     fb6:	41 f4       	brne	.+16     	; 0xfc8 <INT_deInit+0x38>
		CLEAR_BIT(GICR,INT0);
     fb8:	ab e5       	ldi	r26, 0x5B	; 91
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	eb e5       	ldi	r30, 0x5B	; 91
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	8f 7b       	andi	r24, 0xBF	; 191
     fc4:	8c 93       	st	X, r24
     fc6:	0a c0       	rjmp	.+20     	; 0xfdc <INT_deInit+0x4c>
	else if (num == INT_1)
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	81 30       	cpi	r24, 0x01	; 1
     fcc:	39 f4       	brne	.+14     	; 0xfdc <INT_deInit+0x4c>
		CLEAR_BIT(GICR,INT1);
     fce:	ab e5       	ldi	r26, 0x5B	; 91
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	eb e5       	ldi	r30, 0x5B	; 91
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	8f 77       	andi	r24, 0x7F	; 127
     fda:	8c 93       	st	X, r24
}
     fdc:	0f 90       	pop	r0
     fde:	cf 91       	pop	r28
     fe0:	df 91       	pop	r29
     fe2:	08 95       	ret

00000fe4 <LCD_init>:


static void LCD_sendData(const uint8 data, const bool type);


void LCD_init(void) {
     fe4:	df 93       	push	r29
     fe6:	cf 93       	push	r28
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62
	/* Configure the control pins (RS,RW,E) as output pins */
	LCD_CTRL_DIR |= (1<<RS) | (1<<RW) | (1<<E);
     fec:	aa e3       	ldi	r26, 0x3A	; 58
     fee:	b0 e0       	ldi	r27, 0x00	; 0
     ff0:	ea e3       	ldi	r30, 0x3A	; 58
     ff2:	f0 e0       	ldi	r31, 0x00	; 0
     ff4:	80 81       	ld	r24, Z
     ff6:	87 60       	ori	r24, 0x07	; 7
     ff8:	8c 93       	st	X, r24
		LCD_sendCommand(FOUR_BITS_DATA_MODE);
		/* use 2-line lcd + 4-bit Data Mode + 5*7 dot display Mode */
		LCD_sendCommand(TWO_LINE_FOUR_BIT_MODE);
	#elif (DATA_BITS_MODE == 8)
		/* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
		LCD_sendCommand(TWO_LINE_EIGHT_BIT_MODE);
     ffa:	88 e3       	ldi	r24, 0x38	; 56
     ffc:	0e 94 12 08 	call	0x1024	; 0x1024 <LCD_sendCommand>
	#endif
	
	LCD_sendCommand(DISPLAY_ON_CURSOR_OFF); 	/* turn on display */
    1000:	8c e0       	ldi	r24, 0x0C	; 12
    1002:	0e 94 12 08 	call	0x1024	; 0x1024 <LCD_sendCommand>
	LCD_clearScreen();							/* clear the LCD */
    1006:	0e 94 08 08 	call	0x1010	; 0x1010 <LCD_clearScreen>
}
    100a:	cf 91       	pop	r28
    100c:	df 91       	pop	r29
    100e:	08 95       	ret

00001010 <LCD_clearScreen>:

void LCD_clearScreen(void) {
    1010:	df 93       	push	r29
    1012:	cf 93       	push	r28
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(CLEAR_SCREEN);				/* clear display */
    1018:	81 e0       	ldi	r24, 0x01	; 1
    101a:	0e 94 12 08 	call	0x1024	; 0x1024 <LCD_sendCommand>
}
    101e:	cf 91       	pop	r28
    1020:	df 91       	pop	r29
    1022:	08 95       	ret

00001024 <LCD_sendCommand>:

void LCD_sendCommand(const uint8 command) {
    1024:	df 93       	push	r29
    1026:	cf 93       	push	r28
    1028:	0f 92       	push	r0
    102a:	cd b7       	in	r28, 0x3d	; 61
    102c:	de b7       	in	r29, 0x3e	; 62
    102e:	89 83       	std	Y+1, r24	; 0x01
	LCD_sendData(command, 0);
    1030:	89 81       	ldd	r24, Y+1	; 0x01
    1032:	60 e0       	ldi	r22, 0x00	; 0
    1034:	0e 94 2e 08 	call	0x105c	; 0x105c <LCD_sendData>
}
    1038:	0f 90       	pop	r0
    103a:	cf 91       	pop	r28
    103c:	df 91       	pop	r29
    103e:	08 95       	ret

00001040 <LCD_displayCharacter>:

void LCD_displayCharacter(const uint8 character) {
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	0f 92       	push	r0
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
    104a:	89 83       	std	Y+1, r24	; 0x01
	LCD_sendData(character, 1);
    104c:	89 81       	ldd	r24, Y+1	; 0x01
    104e:	61 e0       	ldi	r22, 0x01	; 1
    1050:	0e 94 2e 08 	call	0x105c	; 0x105c <LCD_sendData>
}
    1054:	0f 90       	pop	r0
    1056:	cf 91       	pop	r28
    1058:	df 91       	pop	r29
    105a:	08 95       	ret

0000105c <LCD_sendData>:

static void LCD_sendData(const uint8 data, const bool type) {
    105c:	df 93       	push	r29
    105e:	cf 93       	push	r28
    1060:	cd b7       	in	r28, 0x3d	; 61
    1062:	de b7       	in	r29, 0x3e	; 62
    1064:	ec 97       	sbiw	r28, 0x3c	; 60
    1066:	0f b6       	in	r0, 0x3f	; 63
    1068:	f8 94       	cli
    106a:	de bf       	out	0x3e, r29	; 62
    106c:	0f be       	out	0x3f, r0	; 63
    106e:	cd bf       	out	0x3d, r28	; 61
    1070:	89 af       	std	Y+57, r24	; 0x39
    1072:	6a af       	std	Y+58, r22	; 0x3a
	#if (DATA_BITS_MODE == 4)
		/* Configure 4 adjacent pins of the data port as output pins */
		LCD_DATA_DIR |= DATA_PINS;
	#elif (DATA_BITS_MODE == 8)
		/* Configure the data port as output port */
		LCD_DATA_DIR = 0xFF;
    1074:	e4 e3       	ldi	r30, 0x34	; 52
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	8f ef       	ldi	r24, 0xFF	; 255
    107a:	80 83       	st	Z, r24
	#endif

	/* data is command -> RS = 0 OR data is character -> RS = 1 */
	type == 0 ? CLEAR_BIT(LCD_CTRL_OUT,RS) : SET_BIT(LCD_CTRL_OUT,RS);
    107c:	8a ad       	ldd	r24, Y+58	; 0x3a
    107e:	88 23       	and	r24, r24
    1080:	49 f4       	brne	.+18     	; 0x1094 <LCD_sendData+0x38>
    1082:	ab e3       	ldi	r26, 0x3B	; 59
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	eb e3       	ldi	r30, 0x3B	; 59
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	8b 7f       	andi	r24, 0xFB	; 251
    108e:	8c 93       	st	X, r24
    1090:	8c 91       	ld	r24, X
    1092:	08 c0       	rjmp	.+16     	; 0x10a4 <LCD_sendData+0x48>
    1094:	ab e3       	ldi	r26, 0x3B	; 59
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	eb e3       	ldi	r30, 0x3B	; 59
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	84 60       	ori	r24, 0x04	; 4
    10a0:	8c 93       	st	X, r24
    10a2:	8c 91       	ld	r24, X
	CLEAR_BIT(LCD_CTRL_OUT,RW);		/* write data to LCD -> RW = 0 */
    10a4:	ab e3       	ldi	r26, 0x3B	; 59
    10a6:	b0 e0       	ldi	r27, 0x00	; 0
    10a8:	eb e3       	ldi	r30, 0x3B	; 59
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	8d 7f       	andi	r24, 0xFD	; 253
    10b0:	8c 93       	st	X, r24
    10b2:	80 e0       	ldi	r24, 0x00	; 0
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	a0 e8       	ldi	r26, 0x80	; 128
    10b8:	bf e3       	ldi	r27, 0x3F	; 63
    10ba:	8d ab       	std	Y+53, r24	; 0x35
    10bc:	9e ab       	std	Y+54, r25	; 0x36
    10be:	af ab       	std	Y+55, r26	; 0x37
    10c0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10c2:	6d a9       	ldd	r22, Y+53	; 0x35
    10c4:	7e a9       	ldd	r23, Y+54	; 0x36
    10c6:	8f a9       	ldd	r24, Y+55	; 0x37
    10c8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ca:	20 e0       	ldi	r18, 0x00	; 0
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	4a e7       	ldi	r20, 0x7A	; 122
    10d0:	53 e4       	ldi	r21, 0x43	; 67
    10d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10d6:	dc 01       	movw	r26, r24
    10d8:	cb 01       	movw	r24, r22
    10da:	89 ab       	std	Y+49, r24	; 0x31
    10dc:	9a ab       	std	Y+50, r25	; 0x32
    10de:	ab ab       	std	Y+51, r26	; 0x33
    10e0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    10e2:	69 a9       	ldd	r22, Y+49	; 0x31
    10e4:	7a a9       	ldd	r23, Y+50	; 0x32
    10e6:	8b a9       	ldd	r24, Y+51	; 0x33
    10e8:	9c a9       	ldd	r25, Y+52	; 0x34
    10ea:	20 e0       	ldi	r18, 0x00	; 0
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	40 e8       	ldi	r20, 0x80	; 128
    10f0:	5f e3       	ldi	r21, 0x3F	; 63
    10f2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10f6:	88 23       	and	r24, r24
    10f8:	2c f4       	brge	.+10     	; 0x1104 <LCD_sendData+0xa8>
		__ticks = 1;
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	98 ab       	std	Y+48, r25	; 0x30
    1100:	8f a7       	std	Y+47, r24	; 0x2f
    1102:	3f c0       	rjmp	.+126    	; 0x1182 <LCD_sendData+0x126>
	else if (__tmp > 65535)
    1104:	69 a9       	ldd	r22, Y+49	; 0x31
    1106:	7a a9       	ldd	r23, Y+50	; 0x32
    1108:	8b a9       	ldd	r24, Y+51	; 0x33
    110a:	9c a9       	ldd	r25, Y+52	; 0x34
    110c:	20 e0       	ldi	r18, 0x00	; 0
    110e:	3f ef       	ldi	r19, 0xFF	; 255
    1110:	4f e7       	ldi	r20, 0x7F	; 127
    1112:	57 e4       	ldi	r21, 0x47	; 71
    1114:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1118:	18 16       	cp	r1, r24
    111a:	4c f5       	brge	.+82     	; 0x116e <LCD_sendData+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    111c:	6d a9       	ldd	r22, Y+53	; 0x35
    111e:	7e a9       	ldd	r23, Y+54	; 0x36
    1120:	8f a9       	ldd	r24, Y+55	; 0x37
    1122:	98 ad       	ldd	r25, Y+56	; 0x38
    1124:	20 e0       	ldi	r18, 0x00	; 0
    1126:	30 e0       	ldi	r19, 0x00	; 0
    1128:	40 e2       	ldi	r20, 0x20	; 32
    112a:	51 e4       	ldi	r21, 0x41	; 65
    112c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1130:	dc 01       	movw	r26, r24
    1132:	cb 01       	movw	r24, r22
    1134:	bc 01       	movw	r22, r24
    1136:	cd 01       	movw	r24, r26
    1138:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    113c:	dc 01       	movw	r26, r24
    113e:	cb 01       	movw	r24, r22
    1140:	98 ab       	std	Y+48, r25	; 0x30
    1142:	8f a7       	std	Y+47, r24	; 0x2f
    1144:	0f c0       	rjmp	.+30     	; 0x1164 <LCD_sendData+0x108>
    1146:	89 e1       	ldi	r24, 0x19	; 25
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	9e a7       	std	Y+46, r25	; 0x2e
    114c:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    114e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1150:	9e a5       	ldd	r25, Y+46	; 0x2e
    1152:	01 97       	sbiw	r24, 0x01	; 1
    1154:	f1 f7       	brne	.-4      	; 0x1152 <LCD_sendData+0xf6>
    1156:	9e a7       	std	Y+46, r25	; 0x2e
    1158:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    115a:	8f a5       	ldd	r24, Y+47	; 0x2f
    115c:	98 a9       	ldd	r25, Y+48	; 0x30
    115e:	01 97       	sbiw	r24, 0x01	; 1
    1160:	98 ab       	std	Y+48, r25	; 0x30
    1162:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1164:	8f a5       	ldd	r24, Y+47	; 0x2f
    1166:	98 a9       	ldd	r25, Y+48	; 0x30
    1168:	00 97       	sbiw	r24, 0x00	; 0
    116a:	69 f7       	brne	.-38     	; 0x1146 <LCD_sendData+0xea>
    116c:	14 c0       	rjmp	.+40     	; 0x1196 <LCD_sendData+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    116e:	69 a9       	ldd	r22, Y+49	; 0x31
    1170:	7a a9       	ldd	r23, Y+50	; 0x32
    1172:	8b a9       	ldd	r24, Y+51	; 0x33
    1174:	9c a9       	ldd	r25, Y+52	; 0x34
    1176:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    117a:	dc 01       	movw	r26, r24
    117c:	cb 01       	movw	r24, r22
    117e:	98 ab       	std	Y+48, r25	; 0x30
    1180:	8f a7       	std	Y+47, r24	; 0x2f
    1182:	8f a5       	ldd	r24, Y+47	; 0x2f
    1184:	98 a9       	ldd	r25, Y+48	; 0x30
    1186:	9c a7       	std	Y+44, r25	; 0x2c
    1188:	8b a7       	std	Y+43, r24	; 0x2b
    118a:	8b a5       	ldd	r24, Y+43	; 0x2b
    118c:	9c a5       	ldd	r25, Y+44	; 0x2c
    118e:	01 97       	sbiw	r24, 0x01	; 1
    1190:	f1 f7       	brne	.-4      	; 0x118e <LCD_sendData+0x132>
    1192:	9c a7       	std	Y+44, r25	; 0x2c
    1194:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);					/* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_OUT,E);		/* Enable LCD -> E = 1 */
    1196:	ab e3       	ldi	r26, 0x3B	; 59
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	eb e3       	ldi	r30, 0x3B	; 59
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	81 60       	ori	r24, 0x01	; 1
    11a2:	8c 93       	st	X, r24
    11a4:	80 e0       	ldi	r24, 0x00	; 0
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	a0 e8       	ldi	r26, 0x80	; 128
    11aa:	bf e3       	ldi	r27, 0x3F	; 63
    11ac:	8f a3       	std	Y+39, r24	; 0x27
    11ae:	98 a7       	std	Y+40, r25	; 0x28
    11b0:	a9 a7       	std	Y+41, r26	; 0x29
    11b2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11b4:	6f a1       	ldd	r22, Y+39	; 0x27
    11b6:	78 a5       	ldd	r23, Y+40	; 0x28
    11b8:	89 a5       	ldd	r24, Y+41	; 0x29
    11ba:	9a a5       	ldd	r25, Y+42	; 0x2a
    11bc:	20 e0       	ldi	r18, 0x00	; 0
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	4a e7       	ldi	r20, 0x7A	; 122
    11c2:	53 e4       	ldi	r21, 0x43	; 67
    11c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c8:	dc 01       	movw	r26, r24
    11ca:	cb 01       	movw	r24, r22
    11cc:	8b a3       	std	Y+35, r24	; 0x23
    11ce:	9c a3       	std	Y+36, r25	; 0x24
    11d0:	ad a3       	std	Y+37, r26	; 0x25
    11d2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    11d4:	6b a1       	ldd	r22, Y+35	; 0x23
    11d6:	7c a1       	ldd	r23, Y+36	; 0x24
    11d8:	8d a1       	ldd	r24, Y+37	; 0x25
    11da:	9e a1       	ldd	r25, Y+38	; 0x26
    11dc:	20 e0       	ldi	r18, 0x00	; 0
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	40 e8       	ldi	r20, 0x80	; 128
    11e2:	5f e3       	ldi	r21, 0x3F	; 63
    11e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11e8:	88 23       	and	r24, r24
    11ea:	2c f4       	brge	.+10     	; 0x11f6 <LCD_sendData+0x19a>
		__ticks = 1;
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	9a a3       	std	Y+34, r25	; 0x22
    11f2:	89 a3       	std	Y+33, r24	; 0x21
    11f4:	3f c0       	rjmp	.+126    	; 0x1274 <LCD_sendData+0x218>
	else if (__tmp > 65535)
    11f6:	6b a1       	ldd	r22, Y+35	; 0x23
    11f8:	7c a1       	ldd	r23, Y+36	; 0x24
    11fa:	8d a1       	ldd	r24, Y+37	; 0x25
    11fc:	9e a1       	ldd	r25, Y+38	; 0x26
    11fe:	20 e0       	ldi	r18, 0x00	; 0
    1200:	3f ef       	ldi	r19, 0xFF	; 255
    1202:	4f e7       	ldi	r20, 0x7F	; 127
    1204:	57 e4       	ldi	r21, 0x47	; 71
    1206:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    120a:	18 16       	cp	r1, r24
    120c:	4c f5       	brge	.+82     	; 0x1260 <LCD_sendData+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    120e:	6f a1       	ldd	r22, Y+39	; 0x27
    1210:	78 a5       	ldd	r23, Y+40	; 0x28
    1212:	89 a5       	ldd	r24, Y+41	; 0x29
    1214:	9a a5       	ldd	r25, Y+42	; 0x2a
    1216:	20 e0       	ldi	r18, 0x00	; 0
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	40 e2       	ldi	r20, 0x20	; 32
    121c:	51 e4       	ldi	r21, 0x41	; 65
    121e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1222:	dc 01       	movw	r26, r24
    1224:	cb 01       	movw	r24, r22
    1226:	bc 01       	movw	r22, r24
    1228:	cd 01       	movw	r24, r26
    122a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    122e:	dc 01       	movw	r26, r24
    1230:	cb 01       	movw	r24, r22
    1232:	9a a3       	std	Y+34, r25	; 0x22
    1234:	89 a3       	std	Y+33, r24	; 0x21
    1236:	0f c0       	rjmp	.+30     	; 0x1256 <LCD_sendData+0x1fa>
    1238:	89 e1       	ldi	r24, 0x19	; 25
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	98 a3       	std	Y+32, r25	; 0x20
    123e:	8f 8f       	std	Y+31, r24	; 0x1f
    1240:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1242:	98 a1       	ldd	r25, Y+32	; 0x20
    1244:	01 97       	sbiw	r24, 0x01	; 1
    1246:	f1 f7       	brne	.-4      	; 0x1244 <LCD_sendData+0x1e8>
    1248:	98 a3       	std	Y+32, r25	; 0x20
    124a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    124c:	89 a1       	ldd	r24, Y+33	; 0x21
    124e:	9a a1       	ldd	r25, Y+34	; 0x22
    1250:	01 97       	sbiw	r24, 0x01	; 1
    1252:	9a a3       	std	Y+34, r25	; 0x22
    1254:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1256:	89 a1       	ldd	r24, Y+33	; 0x21
    1258:	9a a1       	ldd	r25, Y+34	; 0x22
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	69 f7       	brne	.-38     	; 0x1238 <LCD_sendData+0x1dc>
    125e:	14 c0       	rjmp	.+40     	; 0x1288 <LCD_sendData+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1260:	6b a1       	ldd	r22, Y+35	; 0x23
    1262:	7c a1       	ldd	r23, Y+36	; 0x24
    1264:	8d a1       	ldd	r24, Y+37	; 0x25
    1266:	9e a1       	ldd	r25, Y+38	; 0x26
    1268:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    126c:	dc 01       	movw	r26, r24
    126e:	cb 01       	movw	r24, r22
    1270:	9a a3       	std	Y+34, r25	; 0x22
    1272:	89 a3       	std	Y+33, r24	; 0x21
    1274:	89 a1       	ldd	r24, Y+33	; 0x21
    1276:	9a a1       	ldd	r25, Y+34	; 0x22
    1278:	9e 8f       	std	Y+30, r25	; 0x1e
    127a:	8d 8f       	std	Y+29, r24	; 0x1d
    127c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    127e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1280:	01 97       	sbiw	r24, 0x01	; 1
    1282:	f1 f7       	brne	.-4      	; 0x1280 <LCD_sendData+0x224>
    1284:	9e 8f       	std	Y+30, r25	; 0x1e
    1286:	8d 8f       	std	Y+29, r24	; 0x1d
		CLEAR_BIT(LCD_CTRL_OUT,E);		/* disable LCD -> E = 0 */
		_delay_ms(1);					/* delay for processing Th = 13ns */

	#elif (DATA_BITS_MODE == 8)
		/* out the required data to the data bus D0 --> D7 */
		LCD_DATA_OUT = data;
    1288:	e5 e3       	ldi	r30, 0x35	; 53
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	89 ad       	ldd	r24, Y+57	; 0x39
    128e:	80 83       	st	Z, r24
    1290:	80 e0       	ldi	r24, 0x00	; 0
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	a0 e8       	ldi	r26, 0x80	; 128
    1296:	bf e3       	ldi	r27, 0x3F	; 63
    1298:	89 8f       	std	Y+25, r24	; 0x19
    129a:	9a 8f       	std	Y+26, r25	; 0x1a
    129c:	ab 8f       	std	Y+27, r26	; 0x1b
    129e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12a0:	69 8d       	ldd	r22, Y+25	; 0x19
    12a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12a8:	20 e0       	ldi	r18, 0x00	; 0
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	4a e7       	ldi	r20, 0x7A	; 122
    12ae:	53 e4       	ldi	r21, 0x43	; 67
    12b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12b4:	dc 01       	movw	r26, r24
    12b6:	cb 01       	movw	r24, r22
    12b8:	8d 8b       	std	Y+21, r24	; 0x15
    12ba:	9e 8b       	std	Y+22, r25	; 0x16
    12bc:	af 8b       	std	Y+23, r26	; 0x17
    12be:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    12c0:	6d 89       	ldd	r22, Y+21	; 0x15
    12c2:	7e 89       	ldd	r23, Y+22	; 0x16
    12c4:	8f 89       	ldd	r24, Y+23	; 0x17
    12c6:	98 8d       	ldd	r25, Y+24	; 0x18
    12c8:	20 e0       	ldi	r18, 0x00	; 0
    12ca:	30 e0       	ldi	r19, 0x00	; 0
    12cc:	40 e8       	ldi	r20, 0x80	; 128
    12ce:	5f e3       	ldi	r21, 0x3F	; 63
    12d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12d4:	88 23       	and	r24, r24
    12d6:	2c f4       	brge	.+10     	; 0x12e2 <LCD_sendData+0x286>
		__ticks = 1;
    12d8:	81 e0       	ldi	r24, 0x01	; 1
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	9c 8b       	std	Y+20, r25	; 0x14
    12de:	8b 8b       	std	Y+19, r24	; 0x13
    12e0:	3f c0       	rjmp	.+126    	; 0x1360 <LCD_sendData+0x304>
	else if (__tmp > 65535)
    12e2:	6d 89       	ldd	r22, Y+21	; 0x15
    12e4:	7e 89       	ldd	r23, Y+22	; 0x16
    12e6:	8f 89       	ldd	r24, Y+23	; 0x17
    12e8:	98 8d       	ldd	r25, Y+24	; 0x18
    12ea:	20 e0       	ldi	r18, 0x00	; 0
    12ec:	3f ef       	ldi	r19, 0xFF	; 255
    12ee:	4f e7       	ldi	r20, 0x7F	; 127
    12f0:	57 e4       	ldi	r21, 0x47	; 71
    12f2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12f6:	18 16       	cp	r1, r24
    12f8:	4c f5       	brge	.+82     	; 0x134c <LCD_sendData+0x2f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12fa:	69 8d       	ldd	r22, Y+25	; 0x19
    12fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1300:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1302:	20 e0       	ldi	r18, 0x00	; 0
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	40 e2       	ldi	r20, 0x20	; 32
    1308:	51 e4       	ldi	r21, 0x41	; 65
    130a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    130e:	dc 01       	movw	r26, r24
    1310:	cb 01       	movw	r24, r22
    1312:	bc 01       	movw	r22, r24
    1314:	cd 01       	movw	r24, r26
    1316:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    131a:	dc 01       	movw	r26, r24
    131c:	cb 01       	movw	r24, r22
    131e:	9c 8b       	std	Y+20, r25	; 0x14
    1320:	8b 8b       	std	Y+19, r24	; 0x13
    1322:	0f c0       	rjmp	.+30     	; 0x1342 <LCD_sendData+0x2e6>
    1324:	89 e1       	ldi	r24, 0x19	; 25
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	9a 8b       	std	Y+18, r25	; 0x12
    132a:	89 8b       	std	Y+17, r24	; 0x11
    132c:	89 89       	ldd	r24, Y+17	; 0x11
    132e:	9a 89       	ldd	r25, Y+18	; 0x12
    1330:	01 97       	sbiw	r24, 0x01	; 1
    1332:	f1 f7       	brne	.-4      	; 0x1330 <LCD_sendData+0x2d4>
    1334:	9a 8b       	std	Y+18, r25	; 0x12
    1336:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1338:	8b 89       	ldd	r24, Y+19	; 0x13
    133a:	9c 89       	ldd	r25, Y+20	; 0x14
    133c:	01 97       	sbiw	r24, 0x01	; 1
    133e:	9c 8b       	std	Y+20, r25	; 0x14
    1340:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1342:	8b 89       	ldd	r24, Y+19	; 0x13
    1344:	9c 89       	ldd	r25, Y+20	; 0x14
    1346:	00 97       	sbiw	r24, 0x00	; 0
    1348:	69 f7       	brne	.-38     	; 0x1324 <LCD_sendData+0x2c8>
    134a:	14 c0       	rjmp	.+40     	; 0x1374 <LCD_sendData+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    134c:	6d 89       	ldd	r22, Y+21	; 0x15
    134e:	7e 89       	ldd	r23, Y+22	; 0x16
    1350:	8f 89       	ldd	r24, Y+23	; 0x17
    1352:	98 8d       	ldd	r25, Y+24	; 0x18
    1354:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1358:	dc 01       	movw	r26, r24
    135a:	cb 01       	movw	r24, r22
    135c:	9c 8b       	std	Y+20, r25	; 0x14
    135e:	8b 8b       	std	Y+19, r24	; 0x13
    1360:	8b 89       	ldd	r24, Y+19	; 0x13
    1362:	9c 89       	ldd	r25, Y+20	; 0x14
    1364:	98 8b       	std	Y+16, r25	; 0x10
    1366:	8f 87       	std	Y+15, r24	; 0x0f
    1368:	8f 85       	ldd	r24, Y+15	; 0x0f
    136a:	98 89       	ldd	r25, Y+16	; 0x10
    136c:	01 97       	sbiw	r24, 0x01	; 1
    136e:	f1 f7       	brne	.-4      	; 0x136c <LCD_sendData+0x310>
    1370:	98 8b       	std	Y+16, r25	; 0x10
    1372:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);						/* delay for processing Tdsw = 100ns */
		CLEAR_BIT(LCD_CTRL_OUT,E);			/* disable LCD -> E = 0 */
    1374:	ab e3       	ldi	r26, 0x3B	; 59
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	eb e3       	ldi	r30, 0x3B	; 59
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	8e 7f       	andi	r24, 0xFE	; 254
    1380:	8c 93       	st	X, r24
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	a0 e8       	ldi	r26, 0x80	; 128
    1388:	bf e3       	ldi	r27, 0x3F	; 63
    138a:	8b 87       	std	Y+11, r24	; 0x0b
    138c:	9c 87       	std	Y+12, r25	; 0x0c
    138e:	ad 87       	std	Y+13, r26	; 0x0d
    1390:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1392:	6b 85       	ldd	r22, Y+11	; 0x0b
    1394:	7c 85       	ldd	r23, Y+12	; 0x0c
    1396:	8d 85       	ldd	r24, Y+13	; 0x0d
    1398:	9e 85       	ldd	r25, Y+14	; 0x0e
    139a:	20 e0       	ldi	r18, 0x00	; 0
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	4a e7       	ldi	r20, 0x7A	; 122
    13a0:	53 e4       	ldi	r21, 0x43	; 67
    13a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13a6:	dc 01       	movw	r26, r24
    13a8:	cb 01       	movw	r24, r22
    13aa:	8f 83       	std	Y+7, r24	; 0x07
    13ac:	98 87       	std	Y+8, r25	; 0x08
    13ae:	a9 87       	std	Y+9, r26	; 0x09
    13b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13b2:	6f 81       	ldd	r22, Y+7	; 0x07
    13b4:	78 85       	ldd	r23, Y+8	; 0x08
    13b6:	89 85       	ldd	r24, Y+9	; 0x09
    13b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    13ba:	20 e0       	ldi	r18, 0x00	; 0
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	40 e8       	ldi	r20, 0x80	; 128
    13c0:	5f e3       	ldi	r21, 0x3F	; 63
    13c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13c6:	88 23       	and	r24, r24
    13c8:	2c f4       	brge	.+10     	; 0x13d4 <LCD_sendData+0x378>
		__ticks = 1;
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	9e 83       	std	Y+6, r25	; 0x06
    13d0:	8d 83       	std	Y+5, r24	; 0x05
    13d2:	3f c0       	rjmp	.+126    	; 0x1452 <LCD_sendData+0x3f6>
	else if (__tmp > 65535)
    13d4:	6f 81       	ldd	r22, Y+7	; 0x07
    13d6:	78 85       	ldd	r23, Y+8	; 0x08
    13d8:	89 85       	ldd	r24, Y+9	; 0x09
    13da:	9a 85       	ldd	r25, Y+10	; 0x0a
    13dc:	20 e0       	ldi	r18, 0x00	; 0
    13de:	3f ef       	ldi	r19, 0xFF	; 255
    13e0:	4f e7       	ldi	r20, 0x7F	; 127
    13e2:	57 e4       	ldi	r21, 0x47	; 71
    13e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13e8:	18 16       	cp	r1, r24
    13ea:	4c f5       	brge	.+82     	; 0x143e <LCD_sendData+0x3e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    13ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    13f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    13f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    13f4:	20 e0       	ldi	r18, 0x00	; 0
    13f6:	30 e0       	ldi	r19, 0x00	; 0
    13f8:	40 e2       	ldi	r20, 0x20	; 32
    13fa:	51 e4       	ldi	r21, 0x41	; 65
    13fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1400:	dc 01       	movw	r26, r24
    1402:	cb 01       	movw	r24, r22
    1404:	bc 01       	movw	r22, r24
    1406:	cd 01       	movw	r24, r26
    1408:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    140c:	dc 01       	movw	r26, r24
    140e:	cb 01       	movw	r24, r22
    1410:	9e 83       	std	Y+6, r25	; 0x06
    1412:	8d 83       	std	Y+5, r24	; 0x05
    1414:	0f c0       	rjmp	.+30     	; 0x1434 <LCD_sendData+0x3d8>
    1416:	89 e1       	ldi	r24, 0x19	; 25
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	9c 83       	std	Y+4, r25	; 0x04
    141c:	8b 83       	std	Y+3, r24	; 0x03
    141e:	8b 81       	ldd	r24, Y+3	; 0x03
    1420:	9c 81       	ldd	r25, Y+4	; 0x04
    1422:	01 97       	sbiw	r24, 0x01	; 1
    1424:	f1 f7       	brne	.-4      	; 0x1422 <LCD_sendData+0x3c6>
    1426:	9c 83       	std	Y+4, r25	; 0x04
    1428:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    142a:	8d 81       	ldd	r24, Y+5	; 0x05
    142c:	9e 81       	ldd	r25, Y+6	; 0x06
    142e:	01 97       	sbiw	r24, 0x01	; 1
    1430:	9e 83       	std	Y+6, r25	; 0x06
    1432:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1434:	8d 81       	ldd	r24, Y+5	; 0x05
    1436:	9e 81       	ldd	r25, Y+6	; 0x06
    1438:	00 97       	sbiw	r24, 0x00	; 0
    143a:	69 f7       	brne	.-38     	; 0x1416 <LCD_sendData+0x3ba>
    143c:	14 c0       	rjmp	.+40     	; 0x1466 <LCD_sendData+0x40a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    143e:	6f 81       	ldd	r22, Y+7	; 0x07
    1440:	78 85       	ldd	r23, Y+8	; 0x08
    1442:	89 85       	ldd	r24, Y+9	; 0x09
    1444:	9a 85       	ldd	r25, Y+10	; 0x0a
    1446:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    144a:	dc 01       	movw	r26, r24
    144c:	cb 01       	movw	r24, r22
    144e:	9e 83       	std	Y+6, r25	; 0x06
    1450:	8d 83       	std	Y+5, r24	; 0x05
    1452:	8d 81       	ldd	r24, Y+5	; 0x05
    1454:	9e 81       	ldd	r25, Y+6	; 0x06
    1456:	9a 83       	std	Y+2, r25	; 0x02
    1458:	89 83       	std	Y+1, r24	; 0x01
    145a:	89 81       	ldd	r24, Y+1	; 0x01
    145c:	9a 81       	ldd	r25, Y+2	; 0x02
    145e:	01 97       	sbiw	r24, 0x01	; 1
    1460:	f1 f7       	brne	.-4      	; 0x145e <LCD_sendData+0x402>
    1462:	9a 83       	std	Y+2, r25	; 0x02
    1464:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);						/* delay for processing Th = 13ns */
	#endif
}
    1466:	ec 96       	adiw	r28, 0x3c	; 60
    1468:	0f b6       	in	r0, 0x3f	; 63
    146a:	f8 94       	cli
    146c:	de bf       	out	0x3e, r29	; 62
    146e:	0f be       	out	0x3f, r0	; 63
    1470:	cd bf       	out	0x3d, r28	; 61
    1472:	cf 91       	pop	r28
    1474:	df 91       	pop	r29
    1476:	08 95       	ret

00001478 <LCD_displayString>:

void LCD_displayString(const char *str) {
    1478:	df 93       	push	r29
    147a:	cf 93       	push	r28
    147c:	00 d0       	rcall	.+0      	; 0x147e <LCD_displayString+0x6>
    147e:	cd b7       	in	r28, 0x3d	; 61
    1480:	de b7       	in	r29, 0x3e	; 62
    1482:	9a 83       	std	Y+2, r25	; 0x02
    1484:	89 83       	std	Y+1, r24	; 0x01
    1486:	0a c0       	rjmp	.+20     	; 0x149c <LCD_displayString+0x24>
	while ((*str) != '\0') {
		LCD_displayCharacter(*str);
    1488:	e9 81       	ldd	r30, Y+1	; 0x01
    148a:	fa 81       	ldd	r31, Y+2	; 0x02
    148c:	80 81       	ld	r24, Z
    148e:	0e 94 20 08 	call	0x1040	; 0x1040 <LCD_displayCharacter>
		str++;
    1492:	89 81       	ldd	r24, Y+1	; 0x01
    1494:	9a 81       	ldd	r25, Y+2	; 0x02
    1496:	01 96       	adiw	r24, 0x01	; 1
    1498:	9a 83       	std	Y+2, r25	; 0x02
    149a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);						/* delay for processing Th = 13ns */
	#endif
}

void LCD_displayString(const char *str) {
	while ((*str) != '\0') {
    149c:	e9 81       	ldd	r30, Y+1	; 0x01
    149e:	fa 81       	ldd	r31, Y+2	; 0x02
    14a0:	80 81       	ld	r24, Z
    14a2:	88 23       	and	r24, r24
    14a4:	89 f7       	brne	.-30     	; 0x1488 <LCD_displayString+0x10>
		LCD_displayCharacter(*str);
		str++;
	}
}
    14a6:	0f 90       	pop	r0
    14a8:	0f 90       	pop	r0
    14aa:	cf 91       	pop	r28
    14ac:	df 91       	pop	r29
    14ae:	08 95       	ret

000014b0 <LCD_moveCursorTo>:

void LCD_moveCursorTo(const uint8 row, const uint8 col) {
    14b0:	df 93       	push	r29
    14b2:	cf 93       	push	r28
    14b4:	00 d0       	rcall	.+0      	; 0x14b6 <LCD_moveCursorTo+0x6>
    14b6:	00 d0       	rcall	.+0      	; 0x14b8 <LCD_moveCursorTo+0x8>
    14b8:	0f 92       	push	r0
    14ba:	cd b7       	in	r28, 0x3d	; 61
    14bc:	de b7       	in	r29, 0x3e	; 62
    14be:	8a 83       	std	Y+2, r24	; 0x02
    14c0:	6b 83       	std	Y+3, r22	; 0x03
	uint8 address;
	/* calculate the required address */
	switch(row) {
    14c2:	8a 81       	ldd	r24, Y+2	; 0x02
    14c4:	28 2f       	mov	r18, r24
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	3d 83       	std	Y+5, r19	; 0x05
    14ca:	2c 83       	std	Y+4, r18	; 0x04
    14cc:	8c 81       	ldd	r24, Y+4	; 0x04
    14ce:	9d 81       	ldd	r25, Y+5	; 0x05
    14d0:	81 30       	cpi	r24, 0x01	; 1
    14d2:	91 05       	cpc	r25, r1
    14d4:	c1 f0       	breq	.+48     	; 0x1506 <LCD_moveCursorTo+0x56>
    14d6:	2c 81       	ldd	r18, Y+4	; 0x04
    14d8:	3d 81       	ldd	r19, Y+5	; 0x05
    14da:	22 30       	cpi	r18, 0x02	; 2
    14dc:	31 05       	cpc	r19, r1
    14de:	2c f4       	brge	.+10     	; 0x14ea <LCD_moveCursorTo+0x3a>
    14e0:	8c 81       	ldd	r24, Y+4	; 0x04
    14e2:	9d 81       	ldd	r25, Y+5	; 0x05
    14e4:	00 97       	sbiw	r24, 0x00	; 0
    14e6:	61 f0       	breq	.+24     	; 0x1500 <LCD_moveCursorTo+0x50>
    14e8:	19 c0       	rjmp	.+50     	; 0x151c <LCD_moveCursorTo+0x6c>
    14ea:	2c 81       	ldd	r18, Y+4	; 0x04
    14ec:	3d 81       	ldd	r19, Y+5	; 0x05
    14ee:	22 30       	cpi	r18, 0x02	; 2
    14f0:	31 05       	cpc	r19, r1
    14f2:	69 f0       	breq	.+26     	; 0x150e <LCD_moveCursorTo+0x5e>
    14f4:	8c 81       	ldd	r24, Y+4	; 0x04
    14f6:	9d 81       	ldd	r25, Y+5	; 0x05
    14f8:	83 30       	cpi	r24, 0x03	; 3
    14fa:	91 05       	cpc	r25, r1
    14fc:	61 f0       	breq	.+24     	; 0x1516 <LCD_moveCursorTo+0x66>
    14fe:	0e c0       	rjmp	.+28     	; 0x151c <LCD_moveCursorTo+0x6c>
		case 0:		address = col;				break;
    1500:	8b 81       	ldd	r24, Y+3	; 0x03
    1502:	89 83       	std	Y+1, r24	; 0x01
    1504:	0b c0       	rjmp	.+22     	; 0x151c <LCD_moveCursorTo+0x6c>
		case 1:		address = col + 0x40;		break;
    1506:	8b 81       	ldd	r24, Y+3	; 0x03
    1508:	80 5c       	subi	r24, 0xC0	; 192
    150a:	89 83       	std	Y+1, r24	; 0x01
    150c:	07 c0       	rjmp	.+14     	; 0x151c <LCD_moveCursorTo+0x6c>
		case 2:		address = col + 0x10;		break;
    150e:	8b 81       	ldd	r24, Y+3	; 0x03
    1510:	80 5f       	subi	r24, 0xF0	; 240
    1512:	89 83       	std	Y+1, r24	; 0x01
    1514:	03 c0       	rjmp	.+6      	; 0x151c <LCD_moveCursorTo+0x6c>
		case 3:		address = col + 0x50;		break;
    1516:	8b 81       	ldd	r24, Y+3	; 0x03
    1518:	80 5b       	subi	r24, 0xB0	; 176
    151a:	89 83       	std	Y+1, r24	; 0x01
	}					
	/* to write to a specific address in the LCD
	 * we need to apply the corresponding command
	 * 0x80 + address OR 0x80 | address (no difference)
	 * Max Address = 0x5F = 0b0101.1111 AND 0x80 = 0b1000.0000*/
	LCD_sendCommand(address | SET_CURSOR_LOCATION);
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	80 68       	ori	r24, 0x80	; 128
    1520:	0e 94 12 08 	call	0x1024	; 0x1024 <LCD_sendCommand>
}
    1524:	0f 90       	pop	r0
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <LCD_displayStringAt>:

void LCD_displayStringAt(const uint8 row, const uint8 col, const char *str) {
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	00 d0       	rcall	.+0      	; 0x153a <LCD_displayStringAt+0x6>
    153a:	00 d0       	rcall	.+0      	; 0x153c <LCD_displayStringAt+0x8>
    153c:	cd b7       	in	r28, 0x3d	; 61
    153e:	de b7       	in	r29, 0x3e	; 62
    1540:	89 83       	std	Y+1, r24	; 0x01
    1542:	6a 83       	std	Y+2, r22	; 0x02
    1544:	5c 83       	std	Y+4, r21	; 0x04
    1546:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursorTo(row,col);		/* go to to the required LCD position */
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	6a 81       	ldd	r22, Y+2	; 0x02
    154c:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <LCD_moveCursorTo>
	LCD_displayString(str);			/* display the string */
    1550:	8b 81       	ldd	r24, Y+3	; 0x03
    1552:	9c 81       	ldd	r25, Y+4	; 0x04
    1554:	0e 94 3c 0a 	call	0x1478	; 0x1478 <LCD_displayString>
}
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	cf 91       	pop	r28
    1562:	df 91       	pop	r29
    1564:	08 95       	ret

00001566 <LCD_displayInteger>:

void LCD_displayInteger(const sint32 data) {
    1566:	df 93       	push	r29
    1568:	cf 93       	push	r28
    156a:	cd b7       	in	r28, 0x3d	; 61
    156c:	de b7       	in	r29, 0x3e	; 62
    156e:	64 97       	sbiw	r28, 0x14	; 20
    1570:	0f b6       	in	r0, 0x3f	; 63
    1572:	f8 94       	cli
    1574:	de bf       	out	0x3e, r29	; 62
    1576:	0f be       	out	0x3f, r0	; 63
    1578:	cd bf       	out	0x3d, r28	; 61
    157a:	69 8b       	std	Y+17, r22	; 0x11
    157c:	7a 8b       	std	Y+18, r23	; 0x12
    157e:	8b 8b       	std	Y+19, r24	; 0x13
    1580:	9c 8b       	std	Y+20, r25	; 0x14
   char buff[16];					/* string to hold the ASCII result */
   itoa(data, buff, 10);			/* 10 for decimal (base 10) */
    1582:	89 89       	ldd	r24, Y+17	; 0x11
    1584:	9a 89       	ldd	r25, Y+18	; 0x12
    1586:	9e 01       	movw	r18, r28
    1588:	2f 5f       	subi	r18, 0xFF	; 255
    158a:	3f 4f       	sbci	r19, 0xFF	; 255
    158c:	b9 01       	movw	r22, r18
    158e:	4a e0       	ldi	r20, 0x0A	; 10
    1590:	50 e0       	ldi	r21, 0x00	; 0
    1592:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <itoa>
   LCD_displayString(buff);			/* display the string */
    1596:	ce 01       	movw	r24, r28
    1598:	01 96       	adiw	r24, 0x01	; 1
    159a:	0e 94 3c 0a 	call	0x1478	; 0x1478 <LCD_displayString>
}
    159e:	64 96       	adiw	r28, 0x14	; 20
    15a0:	0f b6       	in	r0, 0x3f	; 63
    15a2:	f8 94       	cli
    15a4:	de bf       	out	0x3e, r29	; 62
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	cd bf       	out	0x3d, r28	; 61
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <main>:


void reverse(void);


int main() {
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	cd b7       	in	r28, 0x3d	; 61
    15b6:	de b7       	in	r29, 0x3e	; 62
    15b8:	65 97       	sbiw	r28, 0x15	; 21
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	f8 94       	cli
    15be:	de bf       	out	0x3e, r29	; 62
    15c0:	0f be       	out	0x3f, r0	; 63
    15c2:	cd bf       	out	0x3d, r28	; 61
	uint16 digital;
	ADC_ConfigType ADC_config = {AVCC, DISABLE_INT, DISABLE_TRIG, FREE_RUN};
    15c4:	81 e0       	ldi	r24, 0x01	; 1
    15c6:	8b 83       	std	Y+3, r24	; 0x03
    15c8:	1c 82       	std	Y+4, r1	; 0x04
    15ca:	1d 82       	std	Y+5, r1	; 0x05
    15cc:	1e 82       	std	Y+6, r1	; 0x06
	TIMERS_ConfigType TIMER0_config = {TIMER0, FAST_PWM, F_CPU_8, NON_INVERTING, 0, 128};
    15ce:	ce 01       	movw	r24, r28
    15d0:	07 96       	adiw	r24, 0x07	; 7
    15d2:	9a 8b       	std	Y+18, r25	; 0x12
    15d4:	89 8b       	std	Y+17, r24	; 0x11
    15d6:	e9 e7       	ldi	r30, 0x79	; 121
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	fc 8b       	std	Y+20, r31	; 0x14
    15dc:	eb 8b       	std	Y+19, r30	; 0x13
    15de:	f8 e0       	ldi	r31, 0x08	; 8
    15e0:	fd 8b       	std	Y+21, r31	; 0x15
    15e2:	eb 89       	ldd	r30, Y+19	; 0x13
    15e4:	fc 89       	ldd	r31, Y+20	; 0x14
    15e6:	00 80       	ld	r0, Z
    15e8:	8b 89       	ldd	r24, Y+19	; 0x13
    15ea:	9c 89       	ldd	r25, Y+20	; 0x14
    15ec:	01 96       	adiw	r24, 0x01	; 1
    15ee:	9c 8b       	std	Y+20, r25	; 0x14
    15f0:	8b 8b       	std	Y+19, r24	; 0x13
    15f2:	e9 89       	ldd	r30, Y+17	; 0x11
    15f4:	fa 89       	ldd	r31, Y+18	; 0x12
    15f6:	00 82       	st	Z, r0
    15f8:	89 89       	ldd	r24, Y+17	; 0x11
    15fa:	9a 89       	ldd	r25, Y+18	; 0x12
    15fc:	01 96       	adiw	r24, 0x01	; 1
    15fe:	9a 8b       	std	Y+18, r25	; 0x12
    1600:	89 8b       	std	Y+17, r24	; 0x11
    1602:	9d 89       	ldd	r25, Y+21	; 0x15
    1604:	91 50       	subi	r25, 0x01	; 1
    1606:	9d 8b       	std	Y+21, r25	; 0x15
    1608:	ed 89       	ldd	r30, Y+21	; 0x15
    160a:	ee 23       	and	r30, r30
    160c:	51 f7       	brne	.-44     	; 0x15e2 <main+0x32>
	INT_ConfigType INT1_config = {INT_1, RISING_INT};
    160e:	81 e0       	ldi	r24, 0x01	; 1
    1610:	8f 87       	std	Y+15, r24	; 0x0f
    1612:	83 e0       	ldi	r24, 0x03	; 3
    1614:	88 8b       	std	Y+16, r24	; 0x10

	DDRB |= 0x30;				/* set motor pins as output pins */
    1616:	a7 e3       	ldi	r26, 0x37	; 55
    1618:	b0 e0       	ldi	r27, 0x00	; 0
    161a:	e7 e3       	ldi	r30, 0x37	; 55
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	80 81       	ld	r24, Z
    1620:	80 63       	ori	r24, 0x30	; 48
    1622:	8c 93       	st	X, r24
	SET_BIT(PORTB,PB4);			/* initialize IN2 */
    1624:	a8 e3       	ldi	r26, 0x38	; 56
    1626:	b0 e0       	ldi	r27, 0x00	; 0
    1628:	e8 e3       	ldi	r30, 0x38	; 56
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	80 81       	ld	r24, Z
    162e:	80 61       	ori	r24, 0x10	; 16
    1630:	8c 93       	st	X, r24
	CLEAR_BIT(PORTB,PB5);		/* initialize IN1 */
    1632:	a8 e3       	ldi	r26, 0x38	; 56
    1634:	b0 e0       	ldi	r27, 0x00	; 0
    1636:	e8 e3       	ldi	r30, 0x38	; 56
    1638:	f0 e0       	ldi	r31, 0x00	; 0
    163a:	80 81       	ld	r24, Z
    163c:	8f 7d       	andi	r24, 0xDF	; 223
    163e:	8c 93       	st	X, r24

	SREG |= (1<<7);
    1640:	af e5       	ldi	r26, 0x5F	; 95
    1642:	b0 e0       	ldi	r27, 0x00	; 0
    1644:	ef e5       	ldi	r30, 0x5F	; 95
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	80 81       	ld	r24, Z
    164a:	80 68       	ori	r24, 0x80	; 128
    164c:	8c 93       	st	X, r24
	LCD_init();
    164e:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <LCD_init>
	ADC_init(&ADC_config);
    1652:	ce 01       	movw	r24, r28
    1654:	03 96       	adiw	r24, 0x03	; 3
    1656:	0e 94 c3 05 	call	0xb86	; 0xb86 <ADC_init>
	TIMERS_init(&TIMER0_config);
    165a:	ce 01       	movw	r24, r28
    165c:	07 96       	adiw	r24, 0x07	; 7
    165e:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <TIMERS_init>
	INT_init(&INT1_config);
    1662:	ce 01       	movw	r24, r28
    1664:	0f 96       	adiw	r24, 0x0f	; 15
    1666:	0e 94 1a 07 	call	0xe34	; 0xe34 <INT_init>
	INT_setCallBack(INT_1, reverse);
    166a:	2f e5       	ldi	r18, 0x5F	; 95
    166c:	3b e0       	ldi	r19, 0x0B	; 11
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	b9 01       	movw	r22, r18
    1672:	0e 94 9c 07 	call	0xf38	; 0xf38 <INT_setCallBack>
	LCD_displayString("ADC Value = ");
    1676:	80 e6       	ldi	r24, 0x60	; 96
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	0e 94 3c 0a 	call	0x1478	; 0x1478 <LCD_displayString>

	while(1) {
		digital = ADC_readChannel(5);
    167e:	85 e0       	ldi	r24, 0x05	; 5
    1680:	0e 94 44 06 	call	0xc88	; 0xc88 <ADC_readChannel>
    1684:	9a 83       	std	Y+2, r25	; 0x02
    1686:	89 83       	std	Y+1, r24	; 0x01
		OCR0 = digital / 4;
    1688:	ec e5       	ldi	r30, 0x5C	; 92
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	9a 81       	ldd	r25, Y+2	; 0x02
    1690:	96 95       	lsr	r25
    1692:	87 95       	ror	r24
    1694:	96 95       	lsr	r25
    1696:	87 95       	ror	r24
    1698:	80 83       	st	Z, r24
		LCD_moveCursorTo(0,12);
    169a:	80 e0       	ldi	r24, 0x00	; 0
    169c:	6c e0       	ldi	r22, 0x0C	; 12
    169e:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <LCD_moveCursorTo>
		LCD_displayInteger(digital);
    16a2:	89 81       	ldd	r24, Y+1	; 0x01
    16a4:	9a 81       	ldd	r25, Y+2	; 0x02
    16a6:	cc 01       	movw	r24, r24
    16a8:	a0 e0       	ldi	r26, 0x00	; 0
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	bc 01       	movw	r22, r24
    16ae:	cd 01       	movw	r24, r26
    16b0:	0e 94 b3 0a 	call	0x1566	; 0x1566 <LCD_displayInteger>
		LCD_displayString("   ");
    16b4:	8d e6       	ldi	r24, 0x6D	; 109
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	0e 94 3c 0a 	call	0x1478	; 0x1478 <LCD_displayString>
    16bc:	e0 cf       	rjmp	.-64     	; 0x167e <main+0xce>

000016be <reverse>:
	}
}

void reverse(void) {
    16be:	df 93       	push	r29
    16c0:	cf 93       	push	r28
    16c2:	cd b7       	in	r28, 0x3d	; 61
    16c4:	de b7       	in	r29, 0x3e	; 62
	PORTB ^= 0x30;
    16c6:	a8 e3       	ldi	r26, 0x38	; 56
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e8 e3       	ldi	r30, 0x38	; 56
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	90 81       	ld	r25, Z
    16d0:	80 e3       	ldi	r24, 0x30	; 48
    16d2:	89 27       	eor	r24, r25
    16d4:	8c 93       	st	X, r24
}
    16d6:	cf 91       	pop	r28
    16d8:	df 91       	pop	r29
    16da:	08 95       	ret

000016dc <__vector_9>:
static volatile void (*g_timer2_overflow)(void) = NULL_PTR;
static volatile void (*g_timer2_compare)(void) = NULL_PTR;


/* Interrupt Sevice Routines of all timers modules and modes */
ISR(TIMER0_OVF_vect) {
    16dc:	1f 92       	push	r1
    16de:	0f 92       	push	r0
    16e0:	0f b6       	in	r0, 0x3f	; 63
    16e2:	0f 92       	push	r0
    16e4:	11 24       	eor	r1, r1
    16e6:	2f 93       	push	r18
    16e8:	3f 93       	push	r19
    16ea:	4f 93       	push	r20
    16ec:	5f 93       	push	r21
    16ee:	6f 93       	push	r22
    16f0:	7f 93       	push	r23
    16f2:	8f 93       	push	r24
    16f4:	9f 93       	push	r25
    16f6:	af 93       	push	r26
    16f8:	bf 93       	push	r27
    16fa:	ef 93       	push	r30
    16fc:	ff 93       	push	r31
    16fe:	df 93       	push	r29
    1700:	cf 93       	push	r28
    1702:	cd b7       	in	r28, 0x3d	; 61
    1704:	de b7       	in	r29, 0x3e	; 62
	if (g_timer0_overflow != NULL_PTR)
    1706:	80 91 8a 00 	lds	r24, 0x008A
    170a:	90 91 8b 00 	lds	r25, 0x008B
    170e:	00 97       	sbiw	r24, 0x00	; 0
    1710:	29 f0       	breq	.+10     	; 0x171c <__vector_9+0x40>
		(*g_timer0_overflow)();
    1712:	e0 91 8a 00 	lds	r30, 0x008A
    1716:	f0 91 8b 00 	lds	r31, 0x008B
    171a:	09 95       	icall
}
    171c:	cf 91       	pop	r28
    171e:	df 91       	pop	r29
    1720:	ff 91       	pop	r31
    1722:	ef 91       	pop	r30
    1724:	bf 91       	pop	r27
    1726:	af 91       	pop	r26
    1728:	9f 91       	pop	r25
    172a:	8f 91       	pop	r24
    172c:	7f 91       	pop	r23
    172e:	6f 91       	pop	r22
    1730:	5f 91       	pop	r21
    1732:	4f 91       	pop	r20
    1734:	3f 91       	pop	r19
    1736:	2f 91       	pop	r18
    1738:	0f 90       	pop	r0
    173a:	0f be       	out	0x3f, r0	; 63
    173c:	0f 90       	pop	r0
    173e:	1f 90       	pop	r1
    1740:	18 95       	reti

00001742 <__vector_19>:

ISR(TIMER0_COMP_vect) {
    1742:	1f 92       	push	r1
    1744:	0f 92       	push	r0
    1746:	0f b6       	in	r0, 0x3f	; 63
    1748:	0f 92       	push	r0
    174a:	11 24       	eor	r1, r1
    174c:	2f 93       	push	r18
    174e:	3f 93       	push	r19
    1750:	4f 93       	push	r20
    1752:	5f 93       	push	r21
    1754:	6f 93       	push	r22
    1756:	7f 93       	push	r23
    1758:	8f 93       	push	r24
    175a:	9f 93       	push	r25
    175c:	af 93       	push	r26
    175e:	bf 93       	push	r27
    1760:	ef 93       	push	r30
    1762:	ff 93       	push	r31
    1764:	df 93       	push	r29
    1766:	cf 93       	push	r28
    1768:	cd b7       	in	r28, 0x3d	; 61
    176a:	de b7       	in	r29, 0x3e	; 62
	if (g_timer0_compare != NULL_PTR)
    176c:	80 91 8c 00 	lds	r24, 0x008C
    1770:	90 91 8d 00 	lds	r25, 0x008D
    1774:	00 97       	sbiw	r24, 0x00	; 0
    1776:	29 f0       	breq	.+10     	; 0x1782 <__vector_19+0x40>
		(*g_timer0_compare)();
    1778:	e0 91 8c 00 	lds	r30, 0x008C
    177c:	f0 91 8d 00 	lds	r31, 0x008D
    1780:	09 95       	icall
}
    1782:	cf 91       	pop	r28
    1784:	df 91       	pop	r29
    1786:	ff 91       	pop	r31
    1788:	ef 91       	pop	r30
    178a:	bf 91       	pop	r27
    178c:	af 91       	pop	r26
    178e:	9f 91       	pop	r25
    1790:	8f 91       	pop	r24
    1792:	7f 91       	pop	r23
    1794:	6f 91       	pop	r22
    1796:	5f 91       	pop	r21
    1798:	4f 91       	pop	r20
    179a:	3f 91       	pop	r19
    179c:	2f 91       	pop	r18
    179e:	0f 90       	pop	r0
    17a0:	0f be       	out	0x3f, r0	; 63
    17a2:	0f 90       	pop	r0
    17a4:	1f 90       	pop	r1
    17a6:	18 95       	reti

000017a8 <__vector_8>:

ISR(TIMER1_OVF_vect) {
    17a8:	1f 92       	push	r1
    17aa:	0f 92       	push	r0
    17ac:	0f b6       	in	r0, 0x3f	; 63
    17ae:	0f 92       	push	r0
    17b0:	11 24       	eor	r1, r1
    17b2:	2f 93       	push	r18
    17b4:	3f 93       	push	r19
    17b6:	4f 93       	push	r20
    17b8:	5f 93       	push	r21
    17ba:	6f 93       	push	r22
    17bc:	7f 93       	push	r23
    17be:	8f 93       	push	r24
    17c0:	9f 93       	push	r25
    17c2:	af 93       	push	r26
    17c4:	bf 93       	push	r27
    17c6:	ef 93       	push	r30
    17c8:	ff 93       	push	r31
    17ca:	df 93       	push	r29
    17cc:	cf 93       	push	r28
    17ce:	cd b7       	in	r28, 0x3d	; 61
    17d0:	de b7       	in	r29, 0x3e	; 62
	if (g_timer1_overflow != NULL_PTR)
    17d2:	80 91 8e 00 	lds	r24, 0x008E
    17d6:	90 91 8f 00 	lds	r25, 0x008F
    17da:	00 97       	sbiw	r24, 0x00	; 0
    17dc:	29 f0       	breq	.+10     	; 0x17e8 <__vector_8+0x40>
		(*g_timer1_overflow)();
    17de:	e0 91 8e 00 	lds	r30, 0x008E
    17e2:	f0 91 8f 00 	lds	r31, 0x008F
    17e6:	09 95       	icall
}
    17e8:	cf 91       	pop	r28
    17ea:	df 91       	pop	r29
    17ec:	ff 91       	pop	r31
    17ee:	ef 91       	pop	r30
    17f0:	bf 91       	pop	r27
    17f2:	af 91       	pop	r26
    17f4:	9f 91       	pop	r25
    17f6:	8f 91       	pop	r24
    17f8:	7f 91       	pop	r23
    17fa:	6f 91       	pop	r22
    17fc:	5f 91       	pop	r21
    17fe:	4f 91       	pop	r20
    1800:	3f 91       	pop	r19
    1802:	2f 91       	pop	r18
    1804:	0f 90       	pop	r0
    1806:	0f be       	out	0x3f, r0	; 63
    1808:	0f 90       	pop	r0
    180a:	1f 90       	pop	r1
    180c:	18 95       	reti

0000180e <__vector_6>:

ISR(TIMER1_COMPA_vect) {
    180e:	1f 92       	push	r1
    1810:	0f 92       	push	r0
    1812:	0f b6       	in	r0, 0x3f	; 63
    1814:	0f 92       	push	r0
    1816:	11 24       	eor	r1, r1
    1818:	2f 93       	push	r18
    181a:	3f 93       	push	r19
    181c:	4f 93       	push	r20
    181e:	5f 93       	push	r21
    1820:	6f 93       	push	r22
    1822:	7f 93       	push	r23
    1824:	8f 93       	push	r24
    1826:	9f 93       	push	r25
    1828:	af 93       	push	r26
    182a:	bf 93       	push	r27
    182c:	ef 93       	push	r30
    182e:	ff 93       	push	r31
    1830:	df 93       	push	r29
    1832:	cf 93       	push	r28
    1834:	cd b7       	in	r28, 0x3d	; 61
    1836:	de b7       	in	r29, 0x3e	; 62
	if (g_timer1_compareA != NULL_PTR)
    1838:	80 91 90 00 	lds	r24, 0x0090
    183c:	90 91 91 00 	lds	r25, 0x0091
    1840:	00 97       	sbiw	r24, 0x00	; 0
    1842:	29 f0       	breq	.+10     	; 0x184e <__vector_6+0x40>
		(*g_timer1_compareA)();
    1844:	e0 91 90 00 	lds	r30, 0x0090
    1848:	f0 91 91 00 	lds	r31, 0x0091
    184c:	09 95       	icall
}
    184e:	cf 91       	pop	r28
    1850:	df 91       	pop	r29
    1852:	ff 91       	pop	r31
    1854:	ef 91       	pop	r30
    1856:	bf 91       	pop	r27
    1858:	af 91       	pop	r26
    185a:	9f 91       	pop	r25
    185c:	8f 91       	pop	r24
    185e:	7f 91       	pop	r23
    1860:	6f 91       	pop	r22
    1862:	5f 91       	pop	r21
    1864:	4f 91       	pop	r20
    1866:	3f 91       	pop	r19
    1868:	2f 91       	pop	r18
    186a:	0f 90       	pop	r0
    186c:	0f be       	out	0x3f, r0	; 63
    186e:	0f 90       	pop	r0
    1870:	1f 90       	pop	r1
    1872:	18 95       	reti

00001874 <__vector_7>:

ISR(TIMER1_COMPB_vect) {
    1874:	1f 92       	push	r1
    1876:	0f 92       	push	r0
    1878:	0f b6       	in	r0, 0x3f	; 63
    187a:	0f 92       	push	r0
    187c:	11 24       	eor	r1, r1
    187e:	2f 93       	push	r18
    1880:	3f 93       	push	r19
    1882:	4f 93       	push	r20
    1884:	5f 93       	push	r21
    1886:	6f 93       	push	r22
    1888:	7f 93       	push	r23
    188a:	8f 93       	push	r24
    188c:	9f 93       	push	r25
    188e:	af 93       	push	r26
    1890:	bf 93       	push	r27
    1892:	ef 93       	push	r30
    1894:	ff 93       	push	r31
    1896:	df 93       	push	r29
    1898:	cf 93       	push	r28
    189a:	cd b7       	in	r28, 0x3d	; 61
    189c:	de b7       	in	r29, 0x3e	; 62
	if (g_timer1_compareB != NULL_PTR)
    189e:	80 91 92 00 	lds	r24, 0x0092
    18a2:	90 91 93 00 	lds	r25, 0x0093
    18a6:	00 97       	sbiw	r24, 0x00	; 0
    18a8:	29 f0       	breq	.+10     	; 0x18b4 <__vector_7+0x40>
		(*g_timer1_compareB)();
    18aa:	e0 91 92 00 	lds	r30, 0x0092
    18ae:	f0 91 93 00 	lds	r31, 0x0093
    18b2:	09 95       	icall
}
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	ff 91       	pop	r31
    18ba:	ef 91       	pop	r30
    18bc:	bf 91       	pop	r27
    18be:	af 91       	pop	r26
    18c0:	9f 91       	pop	r25
    18c2:	8f 91       	pop	r24
    18c4:	7f 91       	pop	r23
    18c6:	6f 91       	pop	r22
    18c8:	5f 91       	pop	r21
    18ca:	4f 91       	pop	r20
    18cc:	3f 91       	pop	r19
    18ce:	2f 91       	pop	r18
    18d0:	0f 90       	pop	r0
    18d2:	0f be       	out	0x3f, r0	; 63
    18d4:	0f 90       	pop	r0
    18d6:	1f 90       	pop	r1
    18d8:	18 95       	reti

000018da <__vector_4>:

ISR(TIMER2_OVF_vect) {
    18da:	1f 92       	push	r1
    18dc:	0f 92       	push	r0
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	0f 92       	push	r0
    18e2:	11 24       	eor	r1, r1
    18e4:	2f 93       	push	r18
    18e6:	3f 93       	push	r19
    18e8:	4f 93       	push	r20
    18ea:	5f 93       	push	r21
    18ec:	6f 93       	push	r22
    18ee:	7f 93       	push	r23
    18f0:	8f 93       	push	r24
    18f2:	9f 93       	push	r25
    18f4:	af 93       	push	r26
    18f6:	bf 93       	push	r27
    18f8:	ef 93       	push	r30
    18fa:	ff 93       	push	r31
    18fc:	df 93       	push	r29
    18fe:	cf 93       	push	r28
    1900:	cd b7       	in	r28, 0x3d	; 61
    1902:	de b7       	in	r29, 0x3e	; 62
	if (g_timer2_overflow != NULL_PTR)
    1904:	80 91 94 00 	lds	r24, 0x0094
    1908:	90 91 95 00 	lds	r25, 0x0095
    190c:	00 97       	sbiw	r24, 0x00	; 0
    190e:	29 f0       	breq	.+10     	; 0x191a <__vector_4+0x40>
		(*g_timer2_overflow)();
    1910:	e0 91 94 00 	lds	r30, 0x0094
    1914:	f0 91 95 00 	lds	r31, 0x0095
    1918:	09 95       	icall
}
    191a:	cf 91       	pop	r28
    191c:	df 91       	pop	r29
    191e:	ff 91       	pop	r31
    1920:	ef 91       	pop	r30
    1922:	bf 91       	pop	r27
    1924:	af 91       	pop	r26
    1926:	9f 91       	pop	r25
    1928:	8f 91       	pop	r24
    192a:	7f 91       	pop	r23
    192c:	6f 91       	pop	r22
    192e:	5f 91       	pop	r21
    1930:	4f 91       	pop	r20
    1932:	3f 91       	pop	r19
    1934:	2f 91       	pop	r18
    1936:	0f 90       	pop	r0
    1938:	0f be       	out	0x3f, r0	; 63
    193a:	0f 90       	pop	r0
    193c:	1f 90       	pop	r1
    193e:	18 95       	reti

00001940 <__vector_3>:

ISR(TIMER2_COMP_vect) {
    1940:	1f 92       	push	r1
    1942:	0f 92       	push	r0
    1944:	0f b6       	in	r0, 0x3f	; 63
    1946:	0f 92       	push	r0
    1948:	11 24       	eor	r1, r1
    194a:	2f 93       	push	r18
    194c:	3f 93       	push	r19
    194e:	4f 93       	push	r20
    1950:	5f 93       	push	r21
    1952:	6f 93       	push	r22
    1954:	7f 93       	push	r23
    1956:	8f 93       	push	r24
    1958:	9f 93       	push	r25
    195a:	af 93       	push	r26
    195c:	bf 93       	push	r27
    195e:	ef 93       	push	r30
    1960:	ff 93       	push	r31
    1962:	df 93       	push	r29
    1964:	cf 93       	push	r28
    1966:	cd b7       	in	r28, 0x3d	; 61
    1968:	de b7       	in	r29, 0x3e	; 62
	if (g_timer2_compare != NULL_PTR)
    196a:	80 91 96 00 	lds	r24, 0x0096
    196e:	90 91 97 00 	lds	r25, 0x0097
    1972:	00 97       	sbiw	r24, 0x00	; 0
    1974:	29 f0       	breq	.+10     	; 0x1980 <__vector_3+0x40>
		(*g_timer2_compare)();
    1976:	e0 91 96 00 	lds	r30, 0x0096
    197a:	f0 91 97 00 	lds	r31, 0x0097
    197e:	09 95       	icall
}
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	ff 91       	pop	r31
    1986:	ef 91       	pop	r30
    1988:	bf 91       	pop	r27
    198a:	af 91       	pop	r26
    198c:	9f 91       	pop	r25
    198e:	8f 91       	pop	r24
    1990:	7f 91       	pop	r23
    1992:	6f 91       	pop	r22
    1994:	5f 91       	pop	r21
    1996:	4f 91       	pop	r20
    1998:	3f 91       	pop	r19
    199a:	2f 91       	pop	r18
    199c:	0f 90       	pop	r0
    199e:	0f be       	out	0x3f, r0	; 63
    19a0:	0f 90       	pop	r0
    19a2:	1f 90       	pop	r1
    19a4:	18 95       	reti

000019a6 <TIMERS_init>:


void TIMERS_init(const TIMERS_ConfigType * const config_ptr) {
    19a6:	df 93       	push	r29
    19a8:	cf 93       	push	r28
    19aa:	00 d0       	rcall	.+0      	; 0x19ac <TIMERS_init+0x6>
    19ac:	cd b7       	in	r28, 0x3d	; 61
    19ae:	de b7       	in	r29, 0x3e	; 62
    19b0:	9a 83       	std	Y+2, r25	; 0x02
    19b2:	89 83       	std	Y+1, r24	; 0x01
	 * TOIE1  = x		TIMER1 overflow interrupt enable
	 * OCIE0  = x		TIMER0 output compare match interrupt enable
	 * TOIE0  = x		TIMER0 overflow interrupt enable
	 */

	if (config_ptr->num == TIMER1 || config_ptr->num == TIMER1A || config_ptr->num == TIMER1B) {
    19b4:	e9 81       	ldd	r30, Y+1	; 0x01
    19b6:	fa 81       	ldd	r31, Y+2	; 0x02
    19b8:	80 81       	ld	r24, Z
    19ba:	81 30       	cpi	r24, 0x01	; 1
    19bc:	59 f0       	breq	.+22     	; 0x19d4 <TIMERS_init+0x2e>
    19be:	e9 81       	ldd	r30, Y+1	; 0x01
    19c0:	fa 81       	ldd	r31, Y+2	; 0x02
    19c2:	80 81       	ld	r24, Z
    19c4:	82 30       	cpi	r24, 0x02	; 2
    19c6:	31 f0       	breq	.+12     	; 0x19d4 <TIMERS_init+0x2e>
    19c8:	e9 81       	ldd	r30, Y+1	; 0x01
    19ca:	fa 81       	ldd	r31, Y+2	; 0x02
    19cc:	80 81       	ld	r24, Z
    19ce:	83 30       	cpi	r24, 0x03	; 3
    19d0:	09 f0       	breq	.+2      	; 0x19d4 <TIMERS_init+0x2e>
    19d2:	34 c1       	rjmp	.+616    	; 0x1c3c <TIMERS_init+0x296>
		 * FOC1B    = x		force output compare for channel B
		 * WGM11:0  = xx	waveform generation mode
		 */

		/* set waveform generation mode */
		TCCR1A = (config_ptr->mode & 0x03);
    19d4:	af e4       	ldi	r26, 0x4F	; 79
    19d6:	b0 e0       	ldi	r27, 0x00	; 0
    19d8:	e9 81       	ldd	r30, Y+1	; 0x01
    19da:	fa 81       	ldd	r31, Y+2	; 0x02
    19dc:	81 81       	ldd	r24, Z+1	; 0x01
    19de:	83 70       	andi	r24, 0x03	; 3
    19e0:	8c 93       	st	X, r24

		/* enable / disable force output compare */
		if (config_ptr->mode == NORMAL || config_ptr->mode == CTC_OCR1A || config_ptr->mode == CTC_ICR1) {
    19e2:	e9 81       	ldd	r30, Y+1	; 0x01
    19e4:	fa 81       	ldd	r31, Y+2	; 0x02
    19e6:	81 81       	ldd	r24, Z+1	; 0x01
    19e8:	88 23       	and	r24, r24
    19ea:	51 f0       	breq	.+20     	; 0x1a00 <TIMERS_init+0x5a>
    19ec:	e9 81       	ldd	r30, Y+1	; 0x01
    19ee:	fa 81       	ldd	r31, Y+2	; 0x02
    19f0:	81 81       	ldd	r24, Z+1	; 0x01
    19f2:	84 30       	cpi	r24, 0x04	; 4
    19f4:	29 f0       	breq	.+10     	; 0x1a00 <TIMERS_init+0x5a>
    19f6:	e9 81       	ldd	r30, Y+1	; 0x01
    19f8:	fa 81       	ldd	r31, Y+2	; 0x02
    19fa:	81 81       	ldd	r24, Z+1	; 0x01
    19fc:	8c 30       	cpi	r24, 0x0C	; 12
    19fe:	31 f5       	brne	.+76     	; 0x1a4c <TIMERS_init+0xa6>
			if (config_ptr->num == TIMER1)
    1a00:	e9 81       	ldd	r30, Y+1	; 0x01
    1a02:	fa 81       	ldd	r31, Y+2	; 0x02
    1a04:	80 81       	ld	r24, Z
    1a06:	81 30       	cpi	r24, 0x01	; 1
    1a08:	41 f4       	brne	.+16     	; 0x1a1a <TIMERS_init+0x74>
				TCCR1A |= 0x0C;
    1a0a:	af e4       	ldi	r26, 0x4F	; 79
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	ef e4       	ldi	r30, 0x4F	; 79
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	8c 60       	ori	r24, 0x0C	; 12
    1a16:	8c 93       	st	X, r24
    1a18:	19 c0       	rjmp	.+50     	; 0x1a4c <TIMERS_init+0xa6>
			else if (config_ptr->num == TIMER1A)
    1a1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1a1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1a1e:	80 81       	ld	r24, Z
    1a20:	82 30       	cpi	r24, 0x02	; 2
    1a22:	41 f4       	brne	.+16     	; 0x1a34 <TIMERS_init+0x8e>
				SET_BIT(TCCR1A,FOC1A);
    1a24:	af e4       	ldi	r26, 0x4F	; 79
    1a26:	b0 e0       	ldi	r27, 0x00	; 0
    1a28:	ef e4       	ldi	r30, 0x4F	; 79
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 81       	ld	r24, Z
    1a2e:	88 60       	ori	r24, 0x08	; 8
    1a30:	8c 93       	st	X, r24
    1a32:	0c c0       	rjmp	.+24     	; 0x1a4c <TIMERS_init+0xa6>
			else if (config_ptr->num == TIMER1B)
    1a34:	e9 81       	ldd	r30, Y+1	; 0x01
    1a36:	fa 81       	ldd	r31, Y+2	; 0x02
    1a38:	80 81       	ld	r24, Z
    1a3a:	83 30       	cpi	r24, 0x03	; 3
    1a3c:	39 f4       	brne	.+14     	; 0x1a4c <TIMERS_init+0xa6>
				SET_BIT(TCCR1A,FOC1B);
    1a3e:	af e4       	ldi	r26, 0x4F	; 79
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	ef e4       	ldi	r30, 0x4F	; 79
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	80 81       	ld	r24, Z
    1a48:	84 60       	ori	r24, 0x04	; 4
    1a4a:	8c 93       	st	X, r24
		}

		/* set compare match output mode */
		if (config_ptr->compare != DISCONNECT_OC){
    1a4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1a4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1a50:	83 81       	ldd	r24, Z+3	; 0x03
    1a52:	88 23       	and	r24, r24
    1a54:	09 f4       	brne	.+2      	; 0x1a58 <TIMERS_init+0xb2>
    1a56:	72 c0       	rjmp	.+228    	; 0x1b3c <TIMERS_init+0x196>
			if (config_ptr->num == TIMER1) {
    1a58:	e9 81       	ldd	r30, Y+1	; 0x01
    1a5a:	fa 81       	ldd	r31, Y+2	; 0x02
    1a5c:	80 81       	ld	r24, Z
    1a5e:	81 30       	cpi	r24, 0x01	; 1
    1a60:	59 f5       	brne	.+86     	; 0x1ab8 <TIMERS_init+0x112>
				TCCR1A |= (config_ptr->compare << 4) | (config_ptr->compare << 6);
    1a62:	af e4       	ldi	r26, 0x4F	; 79
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	ef e4       	ldi	r30, 0x4F	; 79
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	38 2f       	mov	r19, r24
    1a6e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a70:	fa 81       	ldd	r31, Y+2	; 0x02
    1a72:	83 81       	ldd	r24, Z+3	; 0x03
    1a74:	88 2f       	mov	r24, r24
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	82 95       	swap	r24
    1a7a:	92 95       	swap	r25
    1a7c:	90 7f       	andi	r25, 0xF0	; 240
    1a7e:	98 27       	eor	r25, r24
    1a80:	80 7f       	andi	r24, 0xF0	; 240
    1a82:	98 27       	eor	r25, r24
    1a84:	28 2f       	mov	r18, r24
    1a86:	e9 81       	ldd	r30, Y+1	; 0x01
    1a88:	fa 81       	ldd	r31, Y+2	; 0x02
    1a8a:	83 81       	ldd	r24, Z+3	; 0x03
    1a8c:	88 2f       	mov	r24, r24
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	00 24       	eor	r0, r0
    1a92:	96 95       	lsr	r25
    1a94:	87 95       	ror	r24
    1a96:	07 94       	ror	r0
    1a98:	96 95       	lsr	r25
    1a9a:	87 95       	ror	r24
    1a9c:	07 94       	ror	r0
    1a9e:	98 2f       	mov	r25, r24
    1aa0:	80 2d       	mov	r24, r0
    1aa2:	82 2b       	or	r24, r18
    1aa4:	83 2b       	or	r24, r19
    1aa6:	8c 93       	st	X, r24
				DDRD |= 0x30;				/* set pins OC1A and OC1B as output pins */
    1aa8:	a1 e3       	ldi	r26, 0x31	; 49
    1aaa:	b0 e0       	ldi	r27, 0x00	; 0
    1aac:	e1 e3       	ldi	r30, 0x31	; 49
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	80 81       	ld	r24, Z
    1ab2:	80 63       	ori	r24, 0x30	; 48
    1ab4:	8c 93       	st	X, r24
    1ab6:	42 c0       	rjmp	.+132    	; 0x1b3c <TIMERS_init+0x196>
			}

			else if (config_ptr->num == TIMER1A) {
    1ab8:	e9 81       	ldd	r30, Y+1	; 0x01
    1aba:	fa 81       	ldd	r31, Y+2	; 0x02
    1abc:	80 81       	ld	r24, Z
    1abe:	82 30       	cpi	r24, 0x02	; 2
    1ac0:	f1 f4       	brne	.+60     	; 0x1afe <TIMERS_init+0x158>
				TCCR1A |= (config_ptr->compare << 6);
    1ac2:	af e4       	ldi	r26, 0x4F	; 79
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	ef e4       	ldi	r30, 0x4F	; 79
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	28 2f       	mov	r18, r24
    1ace:	e9 81       	ldd	r30, Y+1	; 0x01
    1ad0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ad2:	83 81       	ldd	r24, Z+3	; 0x03
    1ad4:	88 2f       	mov	r24, r24
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	00 24       	eor	r0, r0
    1ada:	96 95       	lsr	r25
    1adc:	87 95       	ror	r24
    1ade:	07 94       	ror	r0
    1ae0:	96 95       	lsr	r25
    1ae2:	87 95       	ror	r24
    1ae4:	07 94       	ror	r0
    1ae6:	98 2f       	mov	r25, r24
    1ae8:	80 2d       	mov	r24, r0
    1aea:	82 2b       	or	r24, r18
    1aec:	8c 93       	st	X, r24
				SET_BIT(DDRD,PD5);			/* set pin OC1A (PD5) as output pin */
    1aee:	a1 e3       	ldi	r26, 0x31	; 49
    1af0:	b0 e0       	ldi	r27, 0x00	; 0
    1af2:	e1 e3       	ldi	r30, 0x31	; 49
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	80 81       	ld	r24, Z
    1af8:	80 62       	ori	r24, 0x20	; 32
    1afa:	8c 93       	st	X, r24
    1afc:	1f c0       	rjmp	.+62     	; 0x1b3c <TIMERS_init+0x196>
			}

			else if (config_ptr->num == TIMER1B) {
    1afe:	e9 81       	ldd	r30, Y+1	; 0x01
    1b00:	fa 81       	ldd	r31, Y+2	; 0x02
    1b02:	80 81       	ld	r24, Z
    1b04:	83 30       	cpi	r24, 0x03	; 3
    1b06:	d1 f4       	brne	.+52     	; 0x1b3c <TIMERS_init+0x196>
				TCCR1A |= (config_ptr->compare << 4);
    1b08:	af e4       	ldi	r26, 0x4F	; 79
    1b0a:	b0 e0       	ldi	r27, 0x00	; 0
    1b0c:	ef e4       	ldi	r30, 0x4F	; 79
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	80 81       	ld	r24, Z
    1b12:	28 2f       	mov	r18, r24
    1b14:	e9 81       	ldd	r30, Y+1	; 0x01
    1b16:	fa 81       	ldd	r31, Y+2	; 0x02
    1b18:	83 81       	ldd	r24, Z+3	; 0x03
    1b1a:	88 2f       	mov	r24, r24
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	82 95       	swap	r24
    1b20:	92 95       	swap	r25
    1b22:	90 7f       	andi	r25, 0xF0	; 240
    1b24:	98 27       	eor	r25, r24
    1b26:	80 7f       	andi	r24, 0xF0	; 240
    1b28:	98 27       	eor	r25, r24
    1b2a:	82 2b       	or	r24, r18
    1b2c:	8c 93       	st	X, r24
				SET_BIT(DDRD,PD4);			/* set pin OC1B (PD4) as output pin */
    1b2e:	a1 e3       	ldi	r26, 0x31	; 49
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	e1 e3       	ldi	r30, 0x31	; 49
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	80 61       	ori	r24, 0x10	; 16
    1b3a:	8c 93       	st	X, r24
		 * WGM13:2 = xx		waveform generation mode
		 * CS12:0  = xxx	clock select
		 */

		/* set clock prescaler */
		TCCR1B = config_ptr->clock;
    1b3c:	ae e4       	ldi	r26, 0x4E	; 78
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e9 81       	ldd	r30, Y+1	; 0x01
    1b42:	fa 81       	ldd	r31, Y+2	; 0x02
    1b44:	82 81       	ldd	r24, Z+2	; 0x02
    1b46:	8c 93       	st	X, r24

		/* set waveform generation mode */
		TCCR1B = (TCCR1B & 0xE7) | ((config_ptr->mode & 0x0C) << 1);
    1b48:	ae e4       	ldi	r26, 0x4E	; 78
    1b4a:	b0 e0       	ldi	r27, 0x00	; 0
    1b4c:	ee e4       	ldi	r30, 0x4E	; 78
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	80 81       	ld	r24, Z
    1b52:	28 2f       	mov	r18, r24
    1b54:	27 7e       	andi	r18, 0xE7	; 231
    1b56:	e9 81       	ldd	r30, Y+1	; 0x01
    1b58:	fa 81       	ldd	r31, Y+2	; 0x02
    1b5a:	81 81       	ldd	r24, Z+1	; 0x01
    1b5c:	88 2f       	mov	r24, r24
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	8c 70       	andi	r24, 0x0C	; 12
    1b62:	90 70       	andi	r25, 0x00	; 0
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	82 2b       	or	r24, r18
    1b6a:	8c 93       	st	X, r24


		/* set initial value */
		TCNT1 = config_ptr->initial_value;
    1b6c:	ac e4       	ldi	r26, 0x4C	; 76
    1b6e:	b0 e0       	ldi	r27, 0x00	; 0
    1b70:	e9 81       	ldd	r30, Y+1	; 0x01
    1b72:	fa 81       	ldd	r31, Y+2	; 0x02
    1b74:	84 81       	ldd	r24, Z+4	; 0x04
    1b76:	95 81       	ldd	r25, Z+5	; 0x05
    1b78:	11 96       	adiw	r26, 0x01	; 1
    1b7a:	9c 93       	st	X, r25
    1b7c:	8e 93       	st	-X, r24

		/* set compare value */
		if (config_ptr->num == TIMER1) {
    1b7e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b80:	fa 81       	ldd	r31, Y+2	; 0x02
    1b82:	80 81       	ld	r24, Z
    1b84:	81 30       	cpi	r24, 0x01	; 1
    1b86:	99 f4       	brne	.+38     	; 0x1bae <TIMERS_init+0x208>
			OCR1A = config_ptr->compare_value;
    1b88:	aa e4       	ldi	r26, 0x4A	; 74
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1b8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1b90:	86 81       	ldd	r24, Z+6	; 0x06
    1b92:	97 81       	ldd	r25, Z+7	; 0x07
    1b94:	11 96       	adiw	r26, 0x01	; 1
    1b96:	9c 93       	st	X, r25
    1b98:	8e 93       	st	-X, r24
			OCR1B = config_ptr->compare_value;
    1b9a:	a8 e4       	ldi	r26, 0x48	; 72
    1b9c:	b0 e0       	ldi	r27, 0x00	; 0
    1b9e:	e9 81       	ldd	r30, Y+1	; 0x01
    1ba0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ba2:	86 81       	ldd	r24, Z+6	; 0x06
    1ba4:	97 81       	ldd	r25, Z+7	; 0x07
    1ba6:	11 96       	adiw	r26, 0x01	; 1
    1ba8:	9c 93       	st	X, r25
    1baa:	8e 93       	st	-X, r24
    1bac:	1f c0       	rjmp	.+62     	; 0x1bec <TIMERS_init+0x246>
		}
		else if (config_ptr->num == TIMER1A)
    1bae:	e9 81       	ldd	r30, Y+1	; 0x01
    1bb0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bb2:	80 81       	ld	r24, Z
    1bb4:	82 30       	cpi	r24, 0x02	; 2
    1bb6:	59 f4       	brne	.+22     	; 0x1bce <TIMERS_init+0x228>
			OCR1A = config_ptr->compare_value;
    1bb8:	ea e4       	ldi	r30, 0x4A	; 74
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	a9 81       	ldd	r26, Y+1	; 0x01
    1bbe:	ba 81       	ldd	r27, Y+2	; 0x02
    1bc0:	16 96       	adiw	r26, 0x06	; 6
    1bc2:	8d 91       	ld	r24, X+
    1bc4:	9c 91       	ld	r25, X
    1bc6:	17 97       	sbiw	r26, 0x07	; 7
    1bc8:	91 83       	std	Z+1, r25	; 0x01
    1bca:	80 83       	st	Z, r24
    1bcc:	0f c0       	rjmp	.+30     	; 0x1bec <TIMERS_init+0x246>
		else if (config_ptr->num == TIMER1B)
    1bce:	e9 81       	ldd	r30, Y+1	; 0x01
    1bd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bd2:	80 81       	ld	r24, Z
    1bd4:	83 30       	cpi	r24, 0x03	; 3
    1bd6:	51 f4       	brne	.+20     	; 0x1bec <TIMERS_init+0x246>
			OCR1B = config_ptr->compare_value;
    1bd8:	e8 e4       	ldi	r30, 0x48	; 72
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	a9 81       	ldd	r26, Y+1	; 0x01
    1bde:	ba 81       	ldd	r27, Y+2	; 0x02
    1be0:	16 96       	adiw	r26, 0x06	; 6
    1be2:	8d 91       	ld	r24, X+
    1be4:	9c 91       	ld	r25, X
    1be6:	17 97       	sbiw	r26, 0x07	; 7
    1be8:	91 83       	std	Z+1, r25	; 0x01
    1bea:	80 83       	st	Z, r24

		/* enable interrupt */
		if (config_ptr->num == TIMER1)
    1bec:	e9 81       	ldd	r30, Y+1	; 0x01
    1bee:	fa 81       	ldd	r31, Y+2	; 0x02
    1bf0:	80 81       	ld	r24, Z
    1bf2:	81 30       	cpi	r24, 0x01	; 1
    1bf4:	41 f4       	brne	.+16     	; 0x1c06 <TIMERS_init+0x260>
			SET_BIT(TIMSK,TOIE1);
    1bf6:	a9 e5       	ldi	r26, 0x59	; 89
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	e9 e5       	ldi	r30, 0x59	; 89
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	84 60       	ori	r24, 0x04	; 4
    1c02:	8c 93       	st	X, r24
    1c04:	2f c1       	rjmp	.+606    	; 0x1e64 <TIMERS_init+0x4be>
		else if (config_ptr->num == TIMER1A)
    1c06:	e9 81       	ldd	r30, Y+1	; 0x01
    1c08:	fa 81       	ldd	r31, Y+2	; 0x02
    1c0a:	80 81       	ld	r24, Z
    1c0c:	82 30       	cpi	r24, 0x02	; 2
    1c0e:	41 f4       	brne	.+16     	; 0x1c20 <TIMERS_init+0x27a>
			SET_BIT(TIMSK,OCIE1A);
    1c10:	a9 e5       	ldi	r26, 0x59	; 89
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e9 e5       	ldi	r30, 0x59	; 89
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	80 61       	ori	r24, 0x10	; 16
    1c1c:	8c 93       	st	X, r24
    1c1e:	22 c1       	rjmp	.+580    	; 0x1e64 <TIMERS_init+0x4be>
		else if (config_ptr->num == TIMER1B)
    1c20:	e9 81       	ldd	r30, Y+1	; 0x01
    1c22:	fa 81       	ldd	r31, Y+2	; 0x02
    1c24:	80 81       	ld	r24, Z
    1c26:	83 30       	cpi	r24, 0x03	; 3
    1c28:	09 f0       	breq	.+2      	; 0x1c2c <TIMERS_init+0x286>
    1c2a:	1c c1       	rjmp	.+568    	; 0x1e64 <TIMERS_init+0x4be>
			SET_BIT(TIMSK,OCIE1B);
    1c2c:	a9 e5       	ldi	r26, 0x59	; 89
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	e9 e5       	ldi	r30, 0x59	; 89
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	88 60       	ori	r24, 0x08	; 8
    1c38:	8c 93       	st	X, r24
    1c3a:	14 c1       	rjmp	.+552    	; 0x1e64 <TIMERS_init+0x4be>
	}

	else if (config_ptr->num == TIMER0) {
    1c3c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c3e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c40:	80 81       	ld	r24, Z
    1c42:	88 23       	and	r24, r24
    1c44:	09 f0       	breq	.+2      	; 0x1c48 <TIMERS_init+0x2a2>
    1c46:	85 c0       	rjmp	.+266    	; 0x1d52 <TIMERS_init+0x3ac>
		 * WGM01   = x		waveform generation mode
		 * CS02:0  = xxx	clock select
		 */

		/* set clock prescaler */
		TCCR0 = config_ptr->clock;
    1c48:	a3 e5       	ldi	r26, 0x53	; 83
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c50:	82 81       	ldd	r24, Z+2	; 0x02
    1c52:	8c 93       	st	X, r24

		/* set waveform generation mode */
		if (config_ptr->mode == PWM_PHASE_CORRECT)
    1c54:	e9 81       	ldd	r30, Y+1	; 0x01
    1c56:	fa 81       	ldd	r31, Y+2	; 0x02
    1c58:	81 81       	ldd	r24, Z+1	; 0x01
    1c5a:	81 30       	cpi	r24, 0x01	; 1
    1c5c:	41 f4       	brne	.+16     	; 0x1c6e <TIMERS_init+0x2c8>
			SET_BIT(TCCR0,WGM00);
    1c5e:	a3 e5       	ldi	r26, 0x53	; 83
    1c60:	b0 e0       	ldi	r27, 0x00	; 0
    1c62:	e3 e5       	ldi	r30, 0x53	; 83
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	80 64       	ori	r24, 0x40	; 64
    1c6a:	8c 93       	st	X, r24
    1c6c:	19 c0       	rjmp	.+50     	; 0x1ca0 <TIMERS_init+0x2fa>
		else if (config_ptr->mode == CTC)
    1c6e:	e9 81       	ldd	r30, Y+1	; 0x01
    1c70:	fa 81       	ldd	r31, Y+2	; 0x02
    1c72:	81 81       	ldd	r24, Z+1	; 0x01
    1c74:	82 30       	cpi	r24, 0x02	; 2
    1c76:	41 f4       	brne	.+16     	; 0x1c88 <TIMERS_init+0x2e2>
			SET_BIT(TCCR0,WGM01);
    1c78:	a3 e5       	ldi	r26, 0x53	; 83
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	e3 e5       	ldi	r30, 0x53	; 83
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	88 60       	ori	r24, 0x08	; 8
    1c84:	8c 93       	st	X, r24
    1c86:	0c c0       	rjmp	.+24     	; 0x1ca0 <TIMERS_init+0x2fa>
		else if (config_ptr->mode == FAST_PWM)
    1c88:	e9 81       	ldd	r30, Y+1	; 0x01
    1c8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c8c:	81 81       	ldd	r24, Z+1	; 0x01
    1c8e:	83 30       	cpi	r24, 0x03	; 3
    1c90:	39 f4       	brne	.+14     	; 0x1ca0 <TIMERS_init+0x2fa>
			TCCR0 |= 0x48;
    1c92:	a3 e5       	ldi	r26, 0x53	; 83
    1c94:	b0 e0       	ldi	r27, 0x00	; 0
    1c96:	e3 e5       	ldi	r30, 0x53	; 83
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	80 81       	ld	r24, Z
    1c9c:	88 64       	ori	r24, 0x48	; 72
    1c9e:	8c 93       	st	X, r24
		
		/* set compare match output mode */
		if (config_ptr->compare != DISCONNECT_OC) {
    1ca0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ca2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ca4:	83 81       	ldd	r24, Z+3	; 0x03
    1ca6:	88 23       	and	r24, r24
    1ca8:	d1 f0       	breq	.+52     	; 0x1cde <TIMERS_init+0x338>
			TCCR0 |= (config_ptr->compare << 4);
    1caa:	a3 e5       	ldi	r26, 0x53	; 83
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	e3 e5       	ldi	r30, 0x53	; 83
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	80 81       	ld	r24, Z
    1cb4:	28 2f       	mov	r18, r24
    1cb6:	e9 81       	ldd	r30, Y+1	; 0x01
    1cb8:	fa 81       	ldd	r31, Y+2	; 0x02
    1cba:	83 81       	ldd	r24, Z+3	; 0x03
    1cbc:	88 2f       	mov	r24, r24
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	82 95       	swap	r24
    1cc2:	92 95       	swap	r25
    1cc4:	90 7f       	andi	r25, 0xF0	; 240
    1cc6:	98 27       	eor	r25, r24
    1cc8:	80 7f       	andi	r24, 0xF0	; 240
    1cca:	98 27       	eor	r25, r24
    1ccc:	82 2b       	or	r24, r18
    1cce:	8c 93       	st	X, r24
			SET_BIT(DDRB,PB3);			/* set pin OC0 (PB3) as output pin */
    1cd0:	a7 e3       	ldi	r26, 0x37	; 55
    1cd2:	b0 e0       	ldi	r27, 0x00	; 0
    1cd4:	e7 e3       	ldi	r30, 0x37	; 55
    1cd6:	f0 e0       	ldi	r31, 0x00	; 0
    1cd8:	80 81       	ld	r24, Z
    1cda:	88 60       	ori	r24, 0x08	; 8
    1cdc:	8c 93       	st	X, r24
		}
		
		/* enable / disable force output compare */
		if (config_ptr->mode == NORMAL || config_ptr->mode == CTC)
    1cde:	e9 81       	ldd	r30, Y+1	; 0x01
    1ce0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ce2:	81 81       	ldd	r24, Z+1	; 0x01
    1ce4:	88 23       	and	r24, r24
    1ce6:	29 f0       	breq	.+10     	; 0x1cf2 <TIMERS_init+0x34c>
    1ce8:	e9 81       	ldd	r30, Y+1	; 0x01
    1cea:	fa 81       	ldd	r31, Y+2	; 0x02
    1cec:	81 81       	ldd	r24, Z+1	; 0x01
    1cee:	82 30       	cpi	r24, 0x02	; 2
    1cf0:	39 f4       	brne	.+14     	; 0x1d00 <TIMERS_init+0x35a>
			SET_BIT(TCCR0,FOC0);
    1cf2:	a3 e5       	ldi	r26, 0x53	; 83
    1cf4:	b0 e0       	ldi	r27, 0x00	; 0
    1cf6:	e3 e5       	ldi	r30, 0x53	; 83
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	80 81       	ld	r24, Z
    1cfc:	80 68       	ori	r24, 0x80	; 128
    1cfe:	8c 93       	st	X, r24


		/* set initial value */
		TCNT0 = config_ptr->initial_value;
    1d00:	a2 e5       	ldi	r26, 0x52	; 82
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e9 81       	ldd	r30, Y+1	; 0x01
    1d06:	fa 81       	ldd	r31, Y+2	; 0x02
    1d08:	84 81       	ldd	r24, Z+4	; 0x04
    1d0a:	95 81       	ldd	r25, Z+5	; 0x05
    1d0c:	8c 93       	st	X, r24

		/* set compare value */
		OCR0 = config_ptr->compare_value;
    1d0e:	ac e5       	ldi	r26, 0x5C	; 92
    1d10:	b0 e0       	ldi	r27, 0x00	; 0
    1d12:	e9 81       	ldd	r30, Y+1	; 0x01
    1d14:	fa 81       	ldd	r31, Y+2	; 0x02
    1d16:	86 81       	ldd	r24, Z+6	; 0x06
    1d18:	97 81       	ldd	r25, Z+7	; 0x07
    1d1a:	8c 93       	st	X, r24
		
		/* enable interrupt */
		if (config_ptr->mode == NORMAL)
    1d1c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d20:	81 81       	ldd	r24, Z+1	; 0x01
    1d22:	88 23       	and	r24, r24
    1d24:	41 f4       	brne	.+16     	; 0x1d36 <TIMERS_init+0x390>
			SET_BIT(TIMSK,TOIE0);
    1d26:	a9 e5       	ldi	r26, 0x59	; 89
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	e9 e5       	ldi	r30, 0x59	; 89
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	81 60       	ori	r24, 0x01	; 1
    1d32:	8c 93       	st	X, r24
    1d34:	97 c0       	rjmp	.+302    	; 0x1e64 <TIMERS_init+0x4be>
		else if (config_ptr->mode == CTC)
    1d36:	e9 81       	ldd	r30, Y+1	; 0x01
    1d38:	fa 81       	ldd	r31, Y+2	; 0x02
    1d3a:	81 81       	ldd	r24, Z+1	; 0x01
    1d3c:	82 30       	cpi	r24, 0x02	; 2
    1d3e:	09 f0       	breq	.+2      	; 0x1d42 <TIMERS_init+0x39c>
    1d40:	91 c0       	rjmp	.+290    	; 0x1e64 <TIMERS_init+0x4be>
			SET_BIT(TIMSK,OCIE0);
    1d42:	a9 e5       	ldi	r26, 0x59	; 89
    1d44:	b0 e0       	ldi	r27, 0x00	; 0
    1d46:	e9 e5       	ldi	r30, 0x59	; 89
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	80 81       	ld	r24, Z
    1d4c:	82 60       	ori	r24, 0x02	; 2
    1d4e:	8c 93       	st	X, r24
    1d50:	89 c0       	rjmp	.+274    	; 0x1e64 <TIMERS_init+0x4be>
	}

	else if (config_ptr->num == TIMER2) {
    1d52:	e9 81       	ldd	r30, Y+1	; 0x01
    1d54:	fa 81       	ldd	r31, Y+2	; 0x02
    1d56:	80 81       	ld	r24, Z
    1d58:	84 30       	cpi	r24, 0x04	; 4
    1d5a:	09 f0       	breq	.+2      	; 0x1d5e <TIMERS_init+0x3b8>
    1d5c:	83 c0       	rjmp	.+262    	; 0x1e64 <TIMERS_init+0x4be>
		 * WGM21   = x		waveform generation mode
		 * CS22:0  = xxx	clock select
		 */

		/* set clock prescaler */
		TCCR2 = config_ptr->clock;
    1d5e:	a5 e4       	ldi	r26, 0x45	; 69
    1d60:	b0 e0       	ldi	r27, 0x00	; 0
    1d62:	e9 81       	ldd	r30, Y+1	; 0x01
    1d64:	fa 81       	ldd	r31, Y+2	; 0x02
    1d66:	82 81       	ldd	r24, Z+2	; 0x02
    1d68:	8c 93       	st	X, r24

		/* set waveform generation mode */
		if (config_ptr->mode == PWM_PHASE_CORRECT)
    1d6a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d6c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d6e:	81 81       	ldd	r24, Z+1	; 0x01
    1d70:	81 30       	cpi	r24, 0x01	; 1
    1d72:	41 f4       	brne	.+16     	; 0x1d84 <TIMERS_init+0x3de>
			SET_BIT(TCCR2,WGM20);
    1d74:	a5 e4       	ldi	r26, 0x45	; 69
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	e5 e4       	ldi	r30, 0x45	; 69
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	80 64       	ori	r24, 0x40	; 64
    1d80:	8c 93       	st	X, r24
    1d82:	19 c0       	rjmp	.+50     	; 0x1db6 <TIMERS_init+0x410>
		else if (config_ptr->mode == CTC)
    1d84:	e9 81       	ldd	r30, Y+1	; 0x01
    1d86:	fa 81       	ldd	r31, Y+2	; 0x02
    1d88:	81 81       	ldd	r24, Z+1	; 0x01
    1d8a:	82 30       	cpi	r24, 0x02	; 2
    1d8c:	41 f4       	brne	.+16     	; 0x1d9e <TIMERS_init+0x3f8>
			SET_BIT(TCCR2,WGM21);
    1d8e:	a5 e4       	ldi	r26, 0x45	; 69
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	e5 e4       	ldi	r30, 0x45	; 69
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	88 60       	ori	r24, 0x08	; 8
    1d9a:	8c 93       	st	X, r24
    1d9c:	0c c0       	rjmp	.+24     	; 0x1db6 <TIMERS_init+0x410>
		else if (config_ptr->mode == FAST_PWM)
    1d9e:	e9 81       	ldd	r30, Y+1	; 0x01
    1da0:	fa 81       	ldd	r31, Y+2	; 0x02
    1da2:	81 81       	ldd	r24, Z+1	; 0x01
    1da4:	83 30       	cpi	r24, 0x03	; 3
    1da6:	39 f4       	brne	.+14     	; 0x1db6 <TIMERS_init+0x410>
			TCCR2 |= 0x48;
    1da8:	a5 e4       	ldi	r26, 0x45	; 69
    1daa:	b0 e0       	ldi	r27, 0x00	; 0
    1dac:	e5 e4       	ldi	r30, 0x45	; 69
    1dae:	f0 e0       	ldi	r31, 0x00	; 0
    1db0:	80 81       	ld	r24, Z
    1db2:	88 64       	ori	r24, 0x48	; 72
    1db4:	8c 93       	st	X, r24
		
		/* set compare match output mode */
		if (config_ptr->compare != DISCONNECT_OC) {
    1db6:	e9 81       	ldd	r30, Y+1	; 0x01
    1db8:	fa 81       	ldd	r31, Y+2	; 0x02
    1dba:	83 81       	ldd	r24, Z+3	; 0x03
    1dbc:	88 23       	and	r24, r24
    1dbe:	d1 f0       	breq	.+52     	; 0x1df4 <TIMERS_init+0x44e>
			TCCR2 |= (config_ptr->compare << 4);
    1dc0:	a5 e4       	ldi	r26, 0x45	; 69
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	e5 e4       	ldi	r30, 0x45	; 69
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	80 81       	ld	r24, Z
    1dca:	28 2f       	mov	r18, r24
    1dcc:	e9 81       	ldd	r30, Y+1	; 0x01
    1dce:	fa 81       	ldd	r31, Y+2	; 0x02
    1dd0:	83 81       	ldd	r24, Z+3	; 0x03
    1dd2:	88 2f       	mov	r24, r24
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	82 95       	swap	r24
    1dd8:	92 95       	swap	r25
    1dda:	90 7f       	andi	r25, 0xF0	; 240
    1ddc:	98 27       	eor	r25, r24
    1dde:	80 7f       	andi	r24, 0xF0	; 240
    1de0:	98 27       	eor	r25, r24
    1de2:	82 2b       	or	r24, r18
    1de4:	8c 93       	st	X, r24
			SET_BIT(DDRD,PD7);			/* set pin OC2 (PD7) as output pin */
    1de6:	a1 e3       	ldi	r26, 0x31	; 49
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e1 e3       	ldi	r30, 0x31	; 49
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	80 68       	ori	r24, 0x80	; 128
    1df2:	8c 93       	st	X, r24
		}
		
		/* enable / disable force output compare */
		if (config_ptr->mode == NORMAL || config_ptr->mode == CTC)
    1df4:	e9 81       	ldd	r30, Y+1	; 0x01
    1df6:	fa 81       	ldd	r31, Y+2	; 0x02
    1df8:	81 81       	ldd	r24, Z+1	; 0x01
    1dfa:	88 23       	and	r24, r24
    1dfc:	29 f0       	breq	.+10     	; 0x1e08 <TIMERS_init+0x462>
    1dfe:	e9 81       	ldd	r30, Y+1	; 0x01
    1e00:	fa 81       	ldd	r31, Y+2	; 0x02
    1e02:	81 81       	ldd	r24, Z+1	; 0x01
    1e04:	82 30       	cpi	r24, 0x02	; 2
    1e06:	39 f4       	brne	.+14     	; 0x1e16 <TIMERS_init+0x470>
			SET_BIT(TCCR2,FOC2);
    1e08:	a5 e4       	ldi	r26, 0x45	; 69
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	e5 e4       	ldi	r30, 0x45	; 69
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	80 81       	ld	r24, Z
    1e12:	80 68       	ori	r24, 0x80	; 128
    1e14:	8c 93       	st	X, r24


		/* set initial value */
		TCNT2 = config_ptr->initial_value;
    1e16:	a4 e4       	ldi	r26, 0x44	; 68
    1e18:	b0 e0       	ldi	r27, 0x00	; 0
    1e1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e1e:	84 81       	ldd	r24, Z+4	; 0x04
    1e20:	95 81       	ldd	r25, Z+5	; 0x05
    1e22:	8c 93       	st	X, r24

		/* set compare value */
		OCR2 = config_ptr->compare_value;
    1e24:	a3 e4       	ldi	r26, 0x43	; 67
    1e26:	b0 e0       	ldi	r27, 0x00	; 0
    1e28:	e9 81       	ldd	r30, Y+1	; 0x01
    1e2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e2c:	86 81       	ldd	r24, Z+6	; 0x06
    1e2e:	97 81       	ldd	r25, Z+7	; 0x07
    1e30:	8c 93       	st	X, r24
		
		/* enable interrupt */
		if (config_ptr->mode == NORMAL)
    1e32:	e9 81       	ldd	r30, Y+1	; 0x01
    1e34:	fa 81       	ldd	r31, Y+2	; 0x02
    1e36:	81 81       	ldd	r24, Z+1	; 0x01
    1e38:	88 23       	and	r24, r24
    1e3a:	41 f4       	brne	.+16     	; 0x1e4c <TIMERS_init+0x4a6>
			SET_BIT(TIMSK,TOIE2);
    1e3c:	a9 e5       	ldi	r26, 0x59	; 89
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	e9 e5       	ldi	r30, 0x59	; 89
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	80 81       	ld	r24, Z
    1e46:	80 64       	ori	r24, 0x40	; 64
    1e48:	8c 93       	st	X, r24
    1e4a:	0c c0       	rjmp	.+24     	; 0x1e64 <TIMERS_init+0x4be>
		else if (config_ptr->mode == CTC)
    1e4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e50:	81 81       	ldd	r24, Z+1	; 0x01
    1e52:	82 30       	cpi	r24, 0x02	; 2
    1e54:	39 f4       	brne	.+14     	; 0x1e64 <TIMERS_init+0x4be>
			SET_BIT(TIMSK,OCIE2);
    1e56:	a9 e5       	ldi	r26, 0x59	; 89
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e9 e5       	ldi	r30, 0x59	; 89
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	80 68       	ori	r24, 0x80	; 128
    1e62:	8c 93       	st	X, r24
	}
}
    1e64:	0f 90       	pop	r0
    1e66:	0f 90       	pop	r0
    1e68:	cf 91       	pop	r28
    1e6a:	df 91       	pop	r29
    1e6c:	08 95       	ret

00001e6e <TIMERS_setCallBack>:

void TIMERS_setCallBack(TIMERS_Num num, TIMERS_Mode mode, void (*f_ptr)(void)) {
    1e6e:	df 93       	push	r29
    1e70:	cf 93       	push	r28
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <TIMERS_setCallBack+0x6>
    1e74:	00 d0       	rcall	.+0      	; 0x1e76 <TIMERS_setCallBack+0x8>
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
    1e7a:	89 83       	std	Y+1, r24	; 0x01
    1e7c:	6a 83       	std	Y+2, r22	; 0x02
    1e7e:	5c 83       	std	Y+4, r21	; 0x04
    1e80:	4b 83       	std	Y+3, r20	; 0x03
	if (num == TIMER1)
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
    1e84:	81 30       	cpi	r24, 0x01	; 1
    1e86:	39 f4       	brne	.+14     	; 0x1e96 <TIMERS_setCallBack+0x28>
		g_timer1_overflow = f_ptr;
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8c:	90 93 8f 00 	sts	0x008F, r25
    1e90:	80 93 8e 00 	sts	0x008E, r24
    1e94:	3f c0       	rjmp	.+126    	; 0x1f14 <TIMERS_setCallBack+0xa6>
	else if (num == TIMER1A)
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	82 30       	cpi	r24, 0x02	; 2
    1e9a:	39 f4       	brne	.+14     	; 0x1eaa <TIMERS_setCallBack+0x3c>
		g_timer1_compareA = f_ptr;
    1e9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1ea0:	90 93 91 00 	sts	0x0091, r25
    1ea4:	80 93 90 00 	sts	0x0090, r24
    1ea8:	35 c0       	rjmp	.+106    	; 0x1f14 <TIMERS_setCallBack+0xa6>
	else if (num == TIMER1B)
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	83 30       	cpi	r24, 0x03	; 3
    1eae:	39 f4       	brne	.+14     	; 0x1ebe <TIMERS_setCallBack+0x50>
		g_timer1_compareB = f_ptr;
    1eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1eb4:	90 93 93 00 	sts	0x0093, r25
    1eb8:	80 93 92 00 	sts	0x0092, r24
    1ebc:	2b c0       	rjmp	.+86     	; 0x1f14 <TIMERS_setCallBack+0xa6>
	
	else if (num == TIMER0) {
    1ebe:	89 81       	ldd	r24, Y+1	; 0x01
    1ec0:	88 23       	and	r24, r24
    1ec2:	99 f4       	brne	.+38     	; 0x1eea <TIMERS_setCallBack+0x7c>
		if (mode == NORMAL)
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	88 23       	and	r24, r24
    1ec8:	31 f4       	brne	.+12     	; 0x1ed6 <TIMERS_setCallBack+0x68>
			g_timer0_overflow = f_ptr;
    1eca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ecc:	9c 81       	ldd	r25, Y+4	; 0x04
    1ece:	90 93 8b 00 	sts	0x008B, r25
    1ed2:	80 93 8a 00 	sts	0x008A, r24
		if (mode == CTC)
    1ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed8:	82 30       	cpi	r24, 0x02	; 2
    1eda:	e1 f4       	brne	.+56     	; 0x1f14 <TIMERS_setCallBack+0xa6>
			g_timer0_compare = f_ptr;	
    1edc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ede:	9c 81       	ldd	r25, Y+4	; 0x04
    1ee0:	90 93 8d 00 	sts	0x008D, r25
    1ee4:	80 93 8c 00 	sts	0x008C, r24
    1ee8:	15 c0       	rjmp	.+42     	; 0x1f14 <TIMERS_setCallBack+0xa6>
	}

	else if (num == TIMER2) {
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	84 30       	cpi	r24, 0x04	; 4
    1eee:	91 f4       	brne	.+36     	; 0x1f14 <TIMERS_setCallBack+0xa6>
		if (mode == NORMAL)
    1ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef2:	88 23       	and	r24, r24
    1ef4:	31 f4       	brne	.+12     	; 0x1f02 <TIMERS_setCallBack+0x94>
			g_timer2_overflow = f_ptr;
    1ef6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef8:	9c 81       	ldd	r25, Y+4	; 0x04
    1efa:	90 93 95 00 	sts	0x0095, r25
    1efe:	80 93 94 00 	sts	0x0094, r24
		if (mode == CTC)
    1f02:	8a 81       	ldd	r24, Y+2	; 0x02
    1f04:	82 30       	cpi	r24, 0x02	; 2
    1f06:	31 f4       	brne	.+12     	; 0x1f14 <TIMERS_setCallBack+0xa6>
			g_timer2_compare = f_ptr;	
    1f08:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f0c:	90 93 97 00 	sts	0x0097, r25
    1f10:	80 93 96 00 	sts	0x0096, r24
	}
}
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	0f 90       	pop	r0
    1f1a:	0f 90       	pop	r0
    1f1c:	cf 91       	pop	r28
    1f1e:	df 91       	pop	r29
    1f20:	08 95       	ret

00001f22 <TIMERS_deInit>:

void TIMERS_deInit(TIMERS_Num num) {
    1f22:	df 93       	push	r29
    1f24:	cf 93       	push	r28
    1f26:	0f 92       	push	r0
    1f28:	cd b7       	in	r28, 0x3d	; 61
    1f2a:	de b7       	in	r29, 0x3e	; 62
    1f2c:	89 83       	std	Y+1, r24	; 0x01
	/* disable the clock to disable the timer */
	if (num == TIMER1 || num == TIMER1A || num == TIMER1B)
    1f2e:	89 81       	ldd	r24, Y+1	; 0x01
    1f30:	81 30       	cpi	r24, 0x01	; 1
    1f32:	31 f0       	breq	.+12     	; 0x1f40 <TIMERS_deInit+0x1e>
    1f34:	89 81       	ldd	r24, Y+1	; 0x01
    1f36:	82 30       	cpi	r24, 0x02	; 2
    1f38:	19 f0       	breq	.+6      	; 0x1f40 <TIMERS_deInit+0x1e>
    1f3a:	89 81       	ldd	r24, Y+1	; 0x01
    1f3c:	83 30       	cpi	r24, 0x03	; 3
    1f3e:	21 f4       	brne	.+8      	; 0x1f48 <TIMERS_deInit+0x26>
		TCCR1B = 0;
    1f40:	ee e4       	ldi	r30, 0x4E	; 78
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	10 82       	st	Z, r1
    1f46:	0d c0       	rjmp	.+26     	; 0x1f62 <TIMERS_deInit+0x40>
	else if (num == TIMER0)
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	88 23       	and	r24, r24
    1f4c:	21 f4       	brne	.+8      	; 0x1f56 <TIMERS_deInit+0x34>
		TCCR0 = 0;
    1f4e:	e3 e5       	ldi	r30, 0x53	; 83
    1f50:	f0 e0       	ldi	r31, 0x00	; 0
    1f52:	10 82       	st	Z, r1
    1f54:	06 c0       	rjmp	.+12     	; 0x1f62 <TIMERS_deInit+0x40>
	else if (num == TIMER2)
    1f56:	89 81       	ldd	r24, Y+1	; 0x01
    1f58:	84 30       	cpi	r24, 0x04	; 4
    1f5a:	19 f4       	brne	.+6      	; 0x1f62 <TIMERS_deInit+0x40>
		TCCR2 = 0;
    1f5c:	e5 e4       	ldi	r30, 0x45	; 69
    1f5e:	f0 e0       	ldi	r31, 0x00	; 0
    1f60:	10 82       	st	Z, r1
}
    1f62:	0f 90       	pop	r0
    1f64:	cf 91       	pop	r28
    1f66:	df 91       	pop	r29
    1f68:	08 95       	ret

00001f6a <__prologue_saves__>:
    1f6a:	2f 92       	push	r2
    1f6c:	3f 92       	push	r3
    1f6e:	4f 92       	push	r4
    1f70:	5f 92       	push	r5
    1f72:	6f 92       	push	r6
    1f74:	7f 92       	push	r7
    1f76:	8f 92       	push	r8
    1f78:	9f 92       	push	r9
    1f7a:	af 92       	push	r10
    1f7c:	bf 92       	push	r11
    1f7e:	cf 92       	push	r12
    1f80:	df 92       	push	r13
    1f82:	ef 92       	push	r14
    1f84:	ff 92       	push	r15
    1f86:	0f 93       	push	r16
    1f88:	1f 93       	push	r17
    1f8a:	cf 93       	push	r28
    1f8c:	df 93       	push	r29
    1f8e:	cd b7       	in	r28, 0x3d	; 61
    1f90:	de b7       	in	r29, 0x3e	; 62
    1f92:	ca 1b       	sub	r28, r26
    1f94:	db 0b       	sbc	r29, r27
    1f96:	0f b6       	in	r0, 0x3f	; 63
    1f98:	f8 94       	cli
    1f9a:	de bf       	out	0x3e, r29	; 62
    1f9c:	0f be       	out	0x3f, r0	; 63
    1f9e:	cd bf       	out	0x3d, r28	; 61
    1fa0:	09 94       	ijmp

00001fa2 <__epilogue_restores__>:
    1fa2:	2a 88       	ldd	r2, Y+18	; 0x12
    1fa4:	39 88       	ldd	r3, Y+17	; 0x11
    1fa6:	48 88       	ldd	r4, Y+16	; 0x10
    1fa8:	5f 84       	ldd	r5, Y+15	; 0x0f
    1faa:	6e 84       	ldd	r6, Y+14	; 0x0e
    1fac:	7d 84       	ldd	r7, Y+13	; 0x0d
    1fae:	8c 84       	ldd	r8, Y+12	; 0x0c
    1fb0:	9b 84       	ldd	r9, Y+11	; 0x0b
    1fb2:	aa 84       	ldd	r10, Y+10	; 0x0a
    1fb4:	b9 84       	ldd	r11, Y+9	; 0x09
    1fb6:	c8 84       	ldd	r12, Y+8	; 0x08
    1fb8:	df 80       	ldd	r13, Y+7	; 0x07
    1fba:	ee 80       	ldd	r14, Y+6	; 0x06
    1fbc:	fd 80       	ldd	r15, Y+5	; 0x05
    1fbe:	0c 81       	ldd	r16, Y+4	; 0x04
    1fc0:	1b 81       	ldd	r17, Y+3	; 0x03
    1fc2:	aa 81       	ldd	r26, Y+2	; 0x02
    1fc4:	b9 81       	ldd	r27, Y+1	; 0x01
    1fc6:	ce 0f       	add	r28, r30
    1fc8:	d1 1d       	adc	r29, r1
    1fca:	0f b6       	in	r0, 0x3f	; 63
    1fcc:	f8 94       	cli
    1fce:	de bf       	out	0x3e, r29	; 62
    1fd0:	0f be       	out	0x3f, r0	; 63
    1fd2:	cd bf       	out	0x3d, r28	; 61
    1fd4:	ed 01       	movw	r28, r26
    1fd6:	08 95       	ret

00001fd8 <itoa>:
    1fd8:	fb 01       	movw	r30, r22
    1fda:	9f 01       	movw	r18, r30
    1fdc:	e8 94       	clt
    1fde:	42 30       	cpi	r20, 0x02	; 2
    1fe0:	c4 f0       	brlt	.+48     	; 0x2012 <itoa+0x3a>
    1fe2:	45 32       	cpi	r20, 0x25	; 37
    1fe4:	b4 f4       	brge	.+44     	; 0x2012 <itoa+0x3a>
    1fe6:	4a 30       	cpi	r20, 0x0A	; 10
    1fe8:	29 f4       	brne	.+10     	; 0x1ff4 <itoa+0x1c>
    1fea:	97 fb       	bst	r25, 7
    1fec:	1e f4       	brtc	.+6      	; 0x1ff4 <itoa+0x1c>
    1fee:	90 95       	com	r25
    1ff0:	81 95       	neg	r24
    1ff2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ff4:	64 2f       	mov	r22, r20
    1ff6:	77 27       	eor	r23, r23
    1ff8:	0e 94 1d 10 	call	0x203a	; 0x203a <__udivmodhi4>
    1ffc:	80 5d       	subi	r24, 0xD0	; 208
    1ffe:	8a 33       	cpi	r24, 0x3A	; 58
    2000:	0c f0       	brlt	.+2      	; 0x2004 <itoa+0x2c>
    2002:	89 5d       	subi	r24, 0xD9	; 217
    2004:	81 93       	st	Z+, r24
    2006:	cb 01       	movw	r24, r22
    2008:	00 97       	sbiw	r24, 0x00	; 0
    200a:	a1 f7       	brne	.-24     	; 0x1ff4 <itoa+0x1c>
    200c:	16 f4       	brtc	.+4      	; 0x2012 <itoa+0x3a>
    200e:	5d e2       	ldi	r21, 0x2D	; 45
    2010:	51 93       	st	Z+, r21
    2012:	10 82       	st	Z, r1
    2014:	c9 01       	movw	r24, r18
    2016:	0c 94 0d 10 	jmp	0x201a	; 0x201a <strrev>

0000201a <strrev>:
    201a:	dc 01       	movw	r26, r24
    201c:	fc 01       	movw	r30, r24
    201e:	67 2f       	mov	r22, r23
    2020:	71 91       	ld	r23, Z+
    2022:	77 23       	and	r23, r23
    2024:	e1 f7       	brne	.-8      	; 0x201e <strrev+0x4>
    2026:	32 97       	sbiw	r30, 0x02	; 2
    2028:	04 c0       	rjmp	.+8      	; 0x2032 <strrev+0x18>
    202a:	7c 91       	ld	r23, X
    202c:	6d 93       	st	X+, r22
    202e:	70 83       	st	Z, r23
    2030:	62 91       	ld	r22, -Z
    2032:	ae 17       	cp	r26, r30
    2034:	bf 07       	cpc	r27, r31
    2036:	c8 f3       	brcs	.-14     	; 0x202a <strrev+0x10>
    2038:	08 95       	ret

0000203a <__udivmodhi4>:
    203a:	aa 1b       	sub	r26, r26
    203c:	bb 1b       	sub	r27, r27
    203e:	51 e1       	ldi	r21, 0x11	; 17
    2040:	07 c0       	rjmp	.+14     	; 0x2050 <__udivmodhi4_ep>

00002042 <__udivmodhi4_loop>:
    2042:	aa 1f       	adc	r26, r26
    2044:	bb 1f       	adc	r27, r27
    2046:	a6 17       	cp	r26, r22
    2048:	b7 07       	cpc	r27, r23
    204a:	10 f0       	brcs	.+4      	; 0x2050 <__udivmodhi4_ep>
    204c:	a6 1b       	sub	r26, r22
    204e:	b7 0b       	sbc	r27, r23

00002050 <__udivmodhi4_ep>:
    2050:	88 1f       	adc	r24, r24
    2052:	99 1f       	adc	r25, r25
    2054:	5a 95       	dec	r21
    2056:	a9 f7       	brne	.-22     	; 0x2042 <__udivmodhi4_loop>
    2058:	80 95       	com	r24
    205a:	90 95       	com	r25
    205c:	bc 01       	movw	r22, r24
    205e:	cd 01       	movw	r24, r26
    2060:	08 95       	ret

00002062 <_exit>:
    2062:	f8 94       	cli

00002064 <__stop_program>:
    2064:	ff cf       	rjmp	.-2      	; 0x2064 <__stop_program>
