src/helloworld.o src/helloworld.o: ../src/helloworld.c ../src/platform.h \
 ../src/platform_config.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_printf.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_types.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters_ps.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/bspconfig.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/sleep.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_io.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_printf.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xpseudo_asm.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xgpiops.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xstatus.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_assert.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xgpiops_hw.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xplatform_info.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xscugic.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xscugic_hw.h \
 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_exception.h

../src/platform.h:

../src/platform_config.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_printf.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_types.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters_ps.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/bspconfig.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/sleep.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_io.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_printf.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xpseudo_asm.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xreg_cortexa9.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xparameters.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xgpiops.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xstatus.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_assert.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xgpiops_hw.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xplatform_info.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xscugic.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xscugic_hw.h:

C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/sw/7_6_VERDER/standalone_domain/bspinclude/include/xil_exception.h:
