Library {
  Name			  "downlink_4c2t_foldingcfr_3firs_lib"
  Version		  8.7
  MdlSubVersion		  1
  SavedCharacterEncoding  "UTF-8"
  LibraryType		  "BlockLibrary"
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "glnxa64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [0.0, 28.0, 1920.0, 1030.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1691.0, 855.0]
	ZoomFactor		[1.5]
	Offset			[241.7687109845067, 178.65903682095569]
      }
    }
  }
  Created		  "Fri Jan 16 13:52:52 2015"
  Creator		  "nsafari"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "5g"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 22 17:47:50 2017"
  RTWModifiedTimeStamp	  420054469
  ModelVersionFormat	  "1.%<AutoIncrement:162>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  off
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.16.2"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.16.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.16.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.16.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.16.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.16.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.16.2"
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  17
	  Version		  "1.16.2"
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovMetricSettings	  "dw"
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "Off"
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 420, 280, 1500, 920 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      GeneratePreprocessorConditionals off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "downlink_4c2t_foldingcfr_3firs_lib"
    Location		    [0, 28, 1920, 1058]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "150"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "31"
    Block {
      BlockType		      SubSystem
      Name		      "CFR_Block"
      SID		      "30"
      Ports		      [3, 3]
      Position		      [845, 318, 1020, 672]
      ZOrder		      600
      ForegroundColor	      "red"
      BackgroundColor	      "yellow"
      AncestorBlock	      "CFR_library/CFR_Block"
      LibraryVersion	      "*1.19"
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		18
	$ClassName		"Simulink.Mask"
	Type			"Altera CFR Library Block   "
	Description		"The block has the following parameters:\n\n\"system clock\" - the clock rate CFR module runs.\n\n\"samp"
	"le rate\" - input signal sampling rate.\n\n\"Folding Factor\" - the number of folding for the module time-sharing; \n"
	"It takes integer values between 1 and floor(system clock / sample rate).\n\n\"Unique ID of CFR\" is a unique numerica"
	"l integer identifier for the CFR \nblock, this is used once the block is in a larger system to confirm the \ncorrect "
	"block is being accessed. \n\n\"CFR ID address\" this is the relative address of the \"Unique ID of CFR\"\ntypically t"
	"his is zero (at the CFR base address). \n\n\"CFR Configuration Structure\" - an array structure containing the \nconf"
	"iguration of the CFR block. The length of this parameter specifies the \nnumber of CFR core iterations instantiated.\n"
	"\n\"Register Map\" a structure containing the register map for CFR block. \n\nThe settings of the above are exemplifi"
	"ed in the setup script of the \naltera_cfr example design."
	Initialization		"\n%setup_cfr_block(iters, Iter_Params, REG, block_id, block_id_addr);\n"
	SelfModifiable		"on"
	Display			"color('w');\nimage(imread('dspba_prim.jpg'));\nfprintf('FIR-based \\n Peak Cancelling CFR \\n \\n Folding "
	"Factor: %d\\n', Folding);\nport_label('input',1,'valid');port_label('input',2,'channel');port_label('input',3,'xr');\n"
	"port_label('output',1,'v');port_label('output',2,'c');port_label('output',3,'zr');\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    19
	    Type		    "edit"
	    Name		    "clk"
	    Prompt		    "System clock"
	    Value		    "clock_rate"
	  }
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "sample_rate"
	    Prompt		    "sample rate"
	    Value		    "sample_rate"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "Folding"
	    Prompt		    "Folding Factor"
	    Value		    "Folding"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "block_id"
	    Prompt		    "Unique ID of CFR "
	    Value		    "cfr0_id"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "block_id_addr"
	    Prompt		    "CFR ID address"
	    Value		    "REG_dut_id_addr"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "cfr_Params"
	    Prompt		    "CFR Configuration Structure"
	    Value		    "cfr_Params"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "REG"
	    Prompt		    "Register Map"
	    Value		    "REG"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"CFR_Block"
	Location		[0, 25, 1920, 1055]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"68"
	SIDHighWatermark	"4308"
	SIDPrevWatermark	"1570"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "30:3769"
	  Position		  [675, 833, 705, 847]
	  ZOrder		  574
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "30:3770"
	  Position		  [675, 1148, 705, 1162]
	  ZOrder		  575
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  "30:3771"
	  Position		  [675, 1463, 705, 1477]
	  ZOrder		  576
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Complex Pulse Generation"
	  SID			  "30:3772"
	  Ports			  [7, 4]
	  Position		  [2555, 680, 2745, 1550]
	  ZOrder		  590
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "Complex Pulse Generation"
	    Location		    [0, 25, 1920, 1055]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "121"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "30:3773"
	      Position		      [105, 423, 135, 437]
	      ZOrder		      512
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "30:3774"
	      Position		      [110, 263, 140, 277]
	      ZOrder		      513
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "30:3775"
	      Position		      [105, 343, 135, 357]
	      ZOrder		      514
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      "30:3776"
	      Position		      [105, 503, 135, 517]
	      ZOrder		      515
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      SID		      "30:3777"
	      Position		      [105, 583, 135, 597]
	      ZOrder		      516
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In6"
	      SID		      "30:3778"
	      Position		      [105, 663, 135, 677]
	      ZOrder		      517
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In7"
	      SID		      "30:3779"
	      Position		      [105, 743, 135, 757]
	      ZOrder		      518
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Add1"
	      SID		      "30:3780"
	      Ports		      [2, 1]
	      Position		      [830, 604, 855, 646]
	      ZOrder		      466
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Add"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "add"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('+');"
	      style		      "Optimised"
	      visibilities	      "1032+2^17+2^18+2^19"
	      genFPC		      off
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130821"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      SID		      "30:3781"
	      Ports		      [7, 7]
	      Position		      [385, 232, 490, 788]
	      ZOrder		      511
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "5"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "5"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      SID		      "30:3782"
	      Ports		      [4, 4]
	      Position		      [1275, 204, 1370, 726]
	      ZOrder		      482
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "2"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "6"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "30:3783"
	      Ports		      [1, 1]
	      Position		      [745, 623, 790, 647]
	      ZOrder		      470
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "30:3784"
	      Ports		      [1, 1]
	      Position		      [745, 468, 790, 492]
	      ZOrder		      468
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      SID		      "30:3785"
	      Ports		      [1, 1]
	      Position		      [745, 603, 790, 627]
	      ZOrder		      469
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      SID		      "30:3786"
	      Ports		      [1, 1]
	      Position		      [745, 448, 790, 472]
	      ZOrder		      467
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex"
	      SID		      "30:3787"
	      Ports		      [2, 1]
	      Position		      [1185, 508, 1215, 552]
	      ZOrder		      491
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sub3"
	      SID		      "30:3788"
	      Ports		      [2, 1]
	      Position		      [830, 448, 855, 492]
	      ZOrder		      477
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Sub"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sub"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '-';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('-');"
	      style		      "Optimised"
	      visibilities	      "8"
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130115"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "30:3789"
	      Ports		      []
	      Position		      [435, 120, 557, 169]
	      ZOrder		      490
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      on
	      constraintRelation      ">"
	      constraintLimit	      "20"
	      bitAccurate	      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "30:3790"
	      Position		      [1420, 268, 1450, 282]
	      ZOrder		      519
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "30:3791"
	      Position		      [1420, 398, 1450, 412]
	      ZOrder		      520
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "30:3792"
	      Position		      [1420, 528, 1450, 542]
	      ZOrder		      521
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      SID		      "30:3793"
	      Position		      [1420, 658, 1450, 672]
	      ZOrder		      522
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "ChannelIn"
	      SrcPort		      4
	      Points		      [148, 0; 0, -30]
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [148, 0; 0, 30]
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "ChannelIn"
	      SrcPort		      6
	      Points		      [148, 0; 0, -35]
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      Points		      [747, 0; 0, 50]
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "In7"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      7
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "ChannelIn"
	      SrcPort		      5
	      Points		      [148, 0; 0, 25]
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "In5"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "In6"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "ChannelIn"
	      SrcPort		      7
	      Points		      [561, 0; 0, -90]
	      DstBlock		      "ChannelOut"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "Sub3"
	      SrcPort		      1
	      Points		      [153, 0; 0, 50]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      Points		      [13, 0; 0, 5]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "ChannelOut"
	      SrcPort		      4
	      Points		      [13, 0; 0, 5]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      Points		      [13, 0; 0, 5]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "Real-Imag to\nComplex"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      Points		      [155, 0; 0, -85]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Sub3"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "Sub3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      Points		      [13, 0; 0, 5]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Iag"
	  SID			  "30:3794"
	  Ports			  [1, 2]
	  Position		  [1030, 853, 1065, 902]
	  ZOrder		  582
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO"
	  SID			  "30:3795"
	  Ports			  [3, 4]
	  Position		  [2420, 1447, 2470, 1558]
	  ZOrder		  586
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/FIFO"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "fifo"
	  nInputs		  "3"
	  nOutputs		  "4"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "[16 8 16]"
	  inPortNames		  "['w'; 'd'; 'r'; 'f']"
	  outPortNames		  "['v'; 'q'; 't'; 'f']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('fifo');"
	  style			  "Optimised"
	  visibilities		  "263168"
	  version		  "20130808"
	  user_sclr		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Peak Cancellation"
	  SID			  "30:3796"
	  Ports			  [4, 3]
	  Position		  [2840, 682, 3015, 1553]
	  ZOrder		  577
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "Peak Cancellation"
	    Location		    [0, 25, 1920, 1055]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "81"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "30:3797"
	      Position		      [285, 373, 315, 387]
	      ZOrder		      384
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "30:3798"
	      Position		      [285, 468, 315, 482]
	      ZOrder		      385
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      "30:3799"
	      Position		      [285, 563, 315, 577]
	      ZOrder		      386
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      SID		      "30:3800"
	      Position		      [285, 658, 315, 672]
	      ZOrder		      387
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn1"
	      SID		      "30:3801"
	      Ports		      [4, 4]
	      Position		      [365, 336, 430, 709]
	      ZOrder		      382
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "2"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut1"
	      SID		      "30:3802"
	      Ports		      [3, 3]
	      Position		      [1750, 316, 1815, 694]
	      ZOrder		      383
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "12"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Iag1"
	      SID		      "30:3803"
	      Ports		      [1, 2]
	      Position		      [590, 638, 625, 687]
	      ZOrder		      315
	      ShowName		      off
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Iag2"
	      SID		      "30:3804"
	      Ports		      [1, 2]
	      Position		      [590, 543, 625, 592]
	      ZOrder		      377
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const"
	      SID		      "30:3973"
	      Ports		      [0, 1]
	      Position		      [670, 925, 720, 975]
	      ZOrder		      499
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      floatPrecision	      "float32_m23"
	      version		      "20120820"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "30:3805"
	      Ports		      [1, 1]
	      Position		      [1290, 543, 1335, 567]
	      ZOrder		      397
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "30:3806"
	      Ports		      [1, 1]
	      Position		      [1290, 668, 1335, 692]
	      ZOrder		      398
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "30:3807"
	      Ports		      [2, 1]
	      Position		      [1205, 535, 1245, 570]
	      ZOrder		      395
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Mult"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mult"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('X');"
	      style		      "Optimised"
	      visibilities	      "8+2^18+2^19"
	      floatPrecision	      "float32_m23"
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130115"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      SID		      "30:3808"
	      Ports		      [2, 1]
	      Position		      [1205, 660, 1245, 695]
	      ZOrder		      396
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Mult"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mult"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('X');"
	      style		      "Optimised"
	      visibilities	      "8+2^18+2^19"
	      floatPrecision	      "float32_m23"
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130115"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "30:3974"
	      Ports		      [3, 1]
	      Position		      [800, 823, 850, 927]
	      ZOrder		      497
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s '; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20131025"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "30:3975"
	      Ports		      [3, 1]
	      Position		      [800, 978, 850, 1082]
	      ZOrder		      498
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s '; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20131025"
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex"
	      SID		      "30:3809"
	      Ports		      [2, 1]
	      Position		      [1460, 608, 1490, 652]
	      ZOrder		      314
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField"
	      SID		      "30:3810"
	      Ports		      [0, 1]
	      Position		      [980, 595, 1105, 635]
	      ZOrder		      393
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "cfr_Params.BaseAddr + REG.Scaling"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "15"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(16)"
	      reg_scale		      "2^-12"
	      reg_init		      "cfr_Params.Scaling"
	      reg_desc		      "Scaling value"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      SampleTime	      "1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RegField1"
	      SID		      "30:3976"
	      Ports		      [0, 1]
	      Position		      [420, 820, 545, 860]
	      ZOrder		      496
	      LibraryVersion	      "1.84"
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "cfr_Params.BaseAddr + REG.Enable"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "0"
	      reg_lsb		      "0"
	      reg_mode		      "Specify via dialog"
	      reg_type		      "ufix(1)"
	      reg_scale		      "2^0"
	      reg_init		      "cfr_Params.Enable"
	      reg_desc		      "Enable CFR"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      SampleTime	      "1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SampleDelay2"
	      SID		      "30:3811"
	      Ports		      [1, 1]
	      Position		      [470, 640, 520, 690]
	      ZOrder		      392
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/SampleDelay"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sampdelay"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "floor(length(cfr_Params.firCOEF1)/2)*Folding"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "dpoly(1, eye(1,value+1), 'z')"
	      style		      "Optimised"
	      visibilities	      "8 + 1024 + 2^17 + 2^18"
	      flexible		      off
	      slackgroup	      "0"
	      augmented		      "0"
	      version		      "20090407"
	      advOptions	      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sub1"
	      SID		      "30:3812"
	      Ports		      [2, 1]
	      Position		      [940, 523, 980, 567]
	      ZOrder		      312
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Sub"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sub"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '-';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('-');"
	      style		      "Optimised"
	      visibilities	      "8"
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130115"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sub2"
	      SID		      "30:3813"
	      Ports		      [2, 1]
	      Position		      [940, 663, 980, 707]
	      ZOrder		      313
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Sub"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sub"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '-';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('-');"
	      style		      "Optimised"
	      visibilities	      "8"
	      floatRounding	      "correct"
	      advOptions	      "[]"
	      version		      "20130115"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "30:3814"
	      Ports		      []
	      Position		      [635, 75, 757, 124]
	      ZOrder		      491
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      on
	      constraintRelation      ">"
	      constraintLimit	      "20"
	      bitAccurate	      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "30:3815"
	      Position		      [1905, 373, 1935, 387]
	      ZOrder		      388
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "30:3816"
	      Position		      [1905, 498, 1935, 512]
	      ZOrder		      389
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "30:3817"
	      Position		      [1900, 623, 1930, 637]
	      ZOrder		      390
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "ChannelIn1"
	      SrcPort		      3
	      DstBlock		      "Complex to\nReal-Iag2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "ChannelIn1"
	      SrcPort		      4
	      DstBlock		      "SampleDelay2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Real-Imag to\nComplex"
	      SrcPort		      1
	      DstBlock		      "ChannelOut1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "ChannelIn1"
	      SrcPort		      1
	      DstBlock		      "ChannelOut1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "ChannelIn1"
	      SrcPort		      2
	      Points		      [555, 0; 0, 30]
	      DstBlock		      "ChannelOut1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "ChannelIn1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "ChannelIn1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "ChannelIn1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "In5"
	      SrcPort		      1
	      DstBlock		      "ChannelIn1"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "ChannelOut1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "ChannelOut1"
	      SrcPort		      2
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "ChannelOut1"
	      SrcPort		      3
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "SampleDelay2"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Iag1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "RegField"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		ZOrder			15
		Points			[0, 55]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		ZOrder			16
		Points			[0, -55]
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "Sub1"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "Sub2"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [30, 0; 0, 65]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -40]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "RegField1"
	      SrcPort		      1
	      Points		      [47, 0]
	      Branch {
		ZOrder			24
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		ZOrder			25
		Points			[0, 155]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "Complex to\nReal-Iag2"
	      SrcPort		      1
	      Points		      [150, 0; 0, 355]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "Complex to\nReal-Iag2"
	      SrcPort		      2
	      Points		      [110, 0; 0, 485]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [29, 0; 0, -320]
	      DstBlock		      "Sub1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [62, 0; 0, -335]
	      DstBlock		      "Sub2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "Const"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		ZOrder			31
		Points			[0, 80]
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		ZOrder			32
		Points			[0, -75]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "Complex to\nReal-Iag1"
	      SrcPort		      1
	      Points		      [53, 0; 0, -115]
	      DstBlock		      "Sub1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "Complex to\nReal-Iag1"
	      SrcPort		      2
	      DstBlock		      "Sub2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg"
	  SID			  "30:3957"
	  Ports			  [3, 3]
	  Position		  [1330, 719, 1425, 841]
	  ZOrder		  606
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg1"
	  SID			  "30:3958"
	  Ports			  [3, 3]
	  Position		  [1450, 719, 1545, 841]
	  ZOrder		  607
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg10"
	  SID			  "30:3967"
	  Ports			  [3, 3]
	  Position		  [1770, 909, 1865, 1031]
	  ZOrder		  616
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg11"
	  SID			  "30:3968"
	  Ports			  [3, 3]
	  Position		  [1890, 909, 1985, 1031]
	  ZOrder		  617
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg12"
	  SID			  "30:3969"
	  Ports			  [3, 3]
	  Position		  [1770, 1119, 1865, 1241]
	  ZOrder		  618
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg13"
	  SID			  "30:3970"
	  Ports			  [3, 3]
	  Position		  [1890, 1119, 1985, 1241]
	  ZOrder		  619
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg14"
	  SID			  "30:3971"
	  Ports			  [3, 3]
	  Position		  [1770, 1304, 1865, 1426]
	  ZOrder		  620
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg15"
	  SID			  "30:3972"
	  Ports			  [3, 3]
	  Position		  [1890, 1304, 1985, 1426]
	  ZOrder		  621
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg2"
	  SID			  "30:3959"
	  Ports			  [3, 3]
	  Position		  [1320, 909, 1415, 1031]
	  ZOrder		  608
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg3"
	  SID			  "30:3960"
	  Ports			  [3, 3]
	  Position		  [1440, 909, 1535, 1031]
	  ZOrder		  609
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg4"
	  SID			  "30:3961"
	  Ports			  [3, 3]
	  Position		  [1330, 1119, 1425, 1241]
	  ZOrder		  610
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg5"
	  SID			  "30:3962"
	  Ports			  [3, 3]
	  Position		  [1450, 1119, 1545, 1241]
	  ZOrder		  611
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg6"
	  SID			  "30:3963"
	  Ports			  [3, 3]
	  Position		  [1345, 1304, 1440, 1426]
	  ZOrder		  612
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg7"
	  SID			  "30:3964"
	  Ports			  [3, 3]
	  Position		  [1465, 1304, 1560, 1426]
	  ZOrder		  613
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg8"
	  SID			  "30:3965"
	  Ports			  [3, 3]
	  Position		  [1770, 719, 1865, 841]
	  ZOrder		  614
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg9"
	  SID			  "30:3966"
	  Ports			  [3, 3]
	  Position		  [1890, 719, 1985, 841]
	  ZOrder		  615
	  LibraryVersion	  "1.159"
	  SourceBlock		  "FoldingCFR_3FIRs_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "2"
	  Clock_Margin		  "DUC_LINEUP_param.ClockMargin "
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PulseScaling"
	  SID			  "30:3818"
	  Ports			  [3, 4]
	  Position		  [745, 682, 940, 1623]
	  ZOrder		  573
	  ForegroundColor	  "red"
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "PulseScaling"
	    Location		    [0, 25, 1920, 1055]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "127"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "30:3819"
	      Position		      [70, 323, 100, 337]
	      ZOrder		      316
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "30:3820"
	      Position		      [70, 408, 100, 422]
	      ZOrder		      317
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "30:3821"
	      Position		      [70, 493, 100, 507]
	      ZOrder		      318
	      ForegroundColor	      "red"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      SID		      "30:3822"
	      Ports		      [3, 3]
	      Position		      [245, 289, 290, 541]
	      ZOrder		      323
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      SID		      "30:3823"
	      Ports		      [4, 4]
	      Position		      [1115, 283, 1165, 632]
	      ZOrder		      324
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "2"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "82"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LocalThreshold"
	      SID		      "30:4308"
	      Ports		      []
	      Position		      [377, 111, 526, 200]
	      ZOrder		      1976
	      BackgroundColor	      "[0.843137, 0.839216, 0.666667]"
	      LibraryVersion	      "1.154"
	      SourceBlock	      "DSPBABase/LocalThreshold"
	      SourceType	      "DSP Builder Advanced Blockset Threshold Block"
	      margin		      "DUC_LINEUP_param.ClockMargin_CFR"
	      delayRegOrRAMThresholdBits "-1"
	      MediumDualMemThresholdBits "-1"
	      LargeDualMemThresholdBits	"-1"
	      hardMultiplierThresholdLuts "-1"
	      version		      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ScalFact"
	      SID		      "30:3824"
	      Ports		      [3, 3]
	      Position		      [545, 288, 700, 542]
	      ZOrder		      315
	      RequestExecContextInheritance off
	      Variant		      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		26
		$ClassName		"Simulink.Mask"
		Object {
		  $PropName		  "Parameters"
		  $ObjectID		  27
		  $ClassName		  "Simulink.MaskParameter"
		  Type			  "edit"
		  Name			  "ClipVal"
		  Prompt		  "cLipping Value"
		  Value			  "cfr_Params.ClipVal"
		}
	      }
	      System {
		Name			"ScalFact"
		Location		[0, 25, 1920, 1055]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"108"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "30:3825"
		  Position		  [20, 343, 50, 357]
		  ZOrder		  56
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  SID			  "30:3826"
		  Position		  [20, 438, 50, 452]
		  ZOrder		  57
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  SID			  "30:3827"
		  Position		  [20, 533, 50, 547]
		  ZOrder		  58
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "BitExtract"
		  SID			  "30:3828"
		  Ports			  [1, 1]
		  Position		  [670, 593, 710, 617]
		  ZOrder		  119
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/BitExtract"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "bitextract"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "7"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('..%d', value);"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "Complex to\nReal-Iag"
		  SID			  "30:3831"
		  Ports			  [1, 2]
		  Position		  [150, 513, 185, 562]
		  ZOrder		  68
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  SID			  "30:3833"
		  Ports			  [0, 1]
		  Position		  [760, 689, 785, 721]
		  ZOrder		  122
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "30:3834"
		  Ports			  [1, 1]
		  Position		  [1060, 498, 1105, 522]
		  ZOrder		  78
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "30:3835"
		  Ports			  [1, 1]
		  Position		  [1060, 573, 1105, 597]
		  ZOrder		  91
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert10"
		  SID			  "30:4042"
		  Ports			  [1, 1]
		  Position		  [475, 763, 520, 787]
		  ZOrder		  266
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "ufix(8)"
		  scale			  "2^-6"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  SID			  "30:3837"
		  Ports			  [1, 1]
		  Position		  [615, 513, 675, 537]
		  ZOrder		  81
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert6"
		  SID			  "30:3838"
		  Ports			  [1, 1]
		  Position		  [615, 538, 675, 562]
		  ZOrder		  82
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert8"
		  SID			  "30:3839"
		  Ports			  [1, 1]
		  Position		  [915, 653, 960, 677]
		  ZOrder		  214
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "ufix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Divide"
		  SID			  "30:3840"
		  Ports			  [2, 1]
		  Position		  [680, 644, 720, 686]
		  ZOrder		  71
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Divide"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "divide"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "ufix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('a\\n----\\nb');"
		  style			  "Optimised"
		  visibilities		  "8+2^17+2^18"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "30:3841"
		  Ports			  [2, 1]
		  Position		  [1000, 490, 1040, 525]
		  ZOrder		  69
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8+2^18+2^19"
		  floatPrecision	  "float32_m23"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "30:3842"
		  Ports			  [2, 1]
		  Position		  [1000, 565, 1040, 605]
		  ZOrder		  72
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8+2^18+2^19"
		  floatPrecision	  "float32_m23"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "30:3843"
		  Ports			  [3, 1]
		  Position		  [810, 608, 855, 722]
		  ZOrder		  76
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20131025"
		}
		Block {
		  BlockType		  Reference
		  Name			  "One2"
		  SID			  "30:4038"
		  Ports			  [0, 1]
		  Position		  [240, 851, 285, 879]
		  ZOrder		  262
		  ShowName		  off
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(18)"
		  scale			  "2^-14"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "One5"
		  SID			  "30:4041"
		  Ports			  [0, 1]
		  Position		  [120, 786, 165, 814]
		  ZOrder		  265
		  ShowName		  off
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(4)"
		  scale			  "2^0"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to Complex"
		  SID			  "30:3847"
		  Ports			  [2, 1]
		  Position		  [1150, 528, 1180, 557]
		  ZOrder		  94
		}
		Block {
		  BlockType		  Reference
		  Name			  "RegField"
		  SID			  "30:4043"
		  Ports			  [0, 1]
		  Position		  [360, 605, 485, 645]
		  ZOrder		  267
		  LibraryVersion	  "1.84"
		  SourceBlock		  "DSPBAModelBus/RegField"
		  SourceType		  "DSP Builder Advanced Blockset RegField"
		  reg_name		  "cfr_Params.BaseAddr + REG.Threshold"
		  reg_rwmode		  "Read/Write"
		  reg_msb		  "7"
		  reg_lsb		  "0"
		  reg_mode		  "Specify via dialog"
		  reg_type		  "ufix(8)"
		  reg_scale		  "2^-6"
		  reg_init		  "cfr_Params.ClipVal"
		  reg_desc		  "Clipping value"
		  reg_modal		  off
		  reg_desc0		  "0"
		  reg_desc1		  "0"
		  reg_desc2		  "0"
		  reg_desc3		  "0"
		  reg_desc4		  "0"
		  reg_desc5		  "0"
		  reg_desc6		  "0"
		  reg_desc7		  "0"
		  SampleTime		  "1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  SID			  "30:4039"
		  Ports			  [2, 1]
		  Position		  [250, 759, 280, 786]
		  ZOrder		  263
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Shift"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "shift"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['a'; 'b';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('a >> b');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  SID			  "30:4040"
		  Ports			  [2, 1]
		  Position		  [250, 804, 280, 831]
		  ZOrder		  264
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Shift"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "shift"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['a'; 'b';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('a >> b');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  SID			  "30:3849"
		  Ports			  [2, 1]
		  Position		  [565, 616, 600, 654]
		  ZOrder		  73
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Subsystem"
		  SID			  "30:4037"
		  Ports			  [5, 5]
		  Position		  [340, 687, 445, 863]
		  ZOrder		  236
		  AncestorBlock		  "CORDIC_lib/Subsystem"
		  LibraryVersion	  "*1.14"
		  RequestExecContextInheritance	off
		  Variant		  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    28
		    $ClassName		    "Simulink.Mask"
		    Initialization	    "sys = gcb;\n\n% error trapping\nif (angle_bits-angle_frac_bits)<3\n    fprintf(['Warning (' "
		    "sys ') not sufficient angle integer bits to represent full angle swing (-pi to pi)']);\nend\n\nif angle_bits < s"
		    "tages \n    fprintf(['Warning (' sys ') #angle bits < stages behaviour may be unexpected']);\nend\n\nif xy_bits "
		    "< stages \n    fprintf(['Warning (' sys ') #xy bits < stages behaviour may be unexpected']);\nend"
		    Display		    "% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w'"
		    ");image(imread('dspba_prim.jpg'));\nfprintf('CORDIC\\nRotate\\n(pi to -pi)\\ngain=%1.4f\\niterations=%i',gain,st"
		    "ages+1);\nport_label('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_la"
		    "bel('input',4,'y_in'); \nport_label('input',5,'p_in'); \nport_label('output',1,'v_out'); \nport_label('output',2"
		    ",'c_out'); \nport_label('output',3,'x_out');\nport_label('output',4,'y_out'); \nport_label('output',5,'p_out'); "
		    "\n"
		    IconFrame		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    29
		    Type		    "edit"
		    Name		    "stages"
		    Prompt		    "stages "
		    Value		    "cfr_stages"
		    }
		    Object {
		    $ObjectID		    30
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "cfr_angle_cord_bits"
		    }
		    Object {
		    $ObjectID		    31
		    Type		    "edit"
		    Name		    "angle_frac_bits"
		    Prompt		    "Angle fractional bits"
		    Value		    "cfr_angle_cord_fractional_bits"
		    }
		    Object {
		    $ObjectID		    32
		    Type		    "edit"
		    Name		    "xy_bits"
		    Prompt		    "XY bits"
		    Value		    "cfr_xy_cord_bits"
		    }
		    Object {
		    $ObjectID		    33
		    Type		    "edit"
		    Name		    "xy_frac_bits"
		    Prompt		    "XY fractional bits"
		    Value		    "cfr_xy_cord_fractional_bits "
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "Subsystem"
		    Location		    [100, 76, 1823, 1113]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "80"
		    SIDHighWatermark	    "180"
		    SIDPrevWatermark	    "90"
		    Block {
		    BlockType		    Inport
		    Name		    "av"
		    SID			    "30:4037:48"
		    Position		    [30, 73, 60, 87]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ac"
		    SID			    "30:4037:49"
		    Position		    [30, 163, 60, 177]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "xin"
		    SID			    "30:4037:50"
		    Position		    [205, 253, 235, 267]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "yin"
		    SID			    "30:4037:51"
		    Position		    [205, 343, 235, 357]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "30:4037:52"
		    Position		    [30, 433, 60, 447]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract"
		    SID			    "30:4037:53"
		    Ports		    [1, 1]
		    Position		    [325, 396, 375, 444]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits-1)"
		    scale		    "2^-angle_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract1"
		    SID			    "30:4037:54"
		    Ports		    [1, 1]
		    Position		    [965, 306, 1015, 354]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(xy_bits)"
		    scale		    "2^-xy_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract2"
		    SID			    "30:4037:55"
		    Ports		    [1, 1]
		    Position		    [965, 471, 1015, 519]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(xy_bits)"
		    scale		    "2^-xy_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const2"
		    SID			    "30:4037:56"
		    Ports		    [0, 1]
		    Position		    [360, 520, 405, 540]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "uint(1)"
		    scale		    "2^0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Cordic"
		    SID			    "30:4037:57"
		    Ports		    [6, 5]
		    Position		    [490, 29, 625, 581]
		    ZOrder		    -10
		    AncestorBlock	    "CORDIC_lib/Cordic"
		    LibraryVersion	    "*1.14"
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    34
		    $ClassName		    "Simulink.Mask"
		    Type		    "CORDIC range -pi/2 to pi/2"
		    Description		    "Primitive block implementation of CORDIC. \nRange -pi/2 to pi/2\n\nSee \"Help\" for informatio"
		    "n on parameter selection. "
		    Help		    "By default it is expected that stages = angle_bits = xy_bits also that \nangle_frac_bits = angle_bits"
		    "-2 (i.e. 2 integer angle bits) \n\nIt is assumed that stages <= angle_bits and stages <= xy_bits  \n\nParameter "
		    "description:\n\nStages (stages) \nNumber of CORDIC stages \nNote counting starts at zero so \"iterations = stage"
		    "s+1\"\n\nAngle bits (angle_bits)            \nNumber of bits used to represent the angle, data format is \"sfix\""
		    "\n\nAngle fractional bits (angle_frac_bits)  \nNumber of angle bits which are fractional \nAngle format will be "
		    "\"sfix[angle_bits]_[angle_frac_bits]\"\n\nXY bits (xy_bits)               \nNumber of bits used to represent inp"
		    "uts x,y, data format is \"sfix\"\n\nXY fractional bits (xy_frac_bits)    \nNumber of x,y bits which are fraction"
		    "al \nFormat will be \"sfix[xy_bits]_[xy_frac_bits]\"\n\n\nFor more information on CORDIC see the following paper"
		    " (from which this \nimplementation was created):\n\n\"A survey of CORDIC algorithms for FPGAs\" \nRay Andraka, F"
		    "PGA '98\n"
		    Initialization	    "setup_cordic_block(stages, angle_bits, angle_frac_bits, xy_bits, xy_frac_bits);\n\n"
		    SelfModifiable	    "on"
		    Display		    "% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w'"
		    ");image(imread('dspba_prim.jpg'));\nfprintf('CORDIC\\n(pi/2 to -pi/2)\\ngain=%1.4f\\niterations=%i',gain,stages+"
		    "1);\n\nport_label('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_label"
		    "('input',4,'y_in'); \nport_label('input',5,'p_in'); \nport_label('input',6,'mode'); \nport_label('output',1,'v_o"
		    "ut'); \nport_label('output',2,'c_out'); \nport_label('output',3,'x_out');\nport_label('output',4,'y_out'); \npor"
		    "t_label('output',5,'p_out'); \n\n\n\n\n"
		    IconFrame		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    35
		    Type		    "edit"
		    Name		    "stages"
		    Prompt		    "stages"
		    Value		    "stages"
		    }
		    Object {
		    $ObjectID		    36
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "angle_bits-1"
		    }
		    Object {
		    $ObjectID		    37
		    Type		    "edit"
		    Name		    "angle_frac_bits"
		    Prompt		    "Angle fractional bits"
		    Value		    "angle_frac_bits"
		    }
		    Object {
		    $ObjectID		    38
		    Type		    "edit"
		    Name		    "xy_bits"
		    Prompt		    "XY bits"
		    Value		    "xy_bits"
		    }
		    Object {
		    $ObjectID		    39
		    Type		    "edit"
		    Name		    "xy_frac_bits"
		    Prompt		    "XY fractional bits"
		    Value		    "xy_frac_bits"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "Cordic"
		    Location		    [100, 25, 1823, 1055]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    SIDHighWatermark	    "16814"
		    SIDPrevWatermark	    "16729"
		    Block {
		    BlockType		    Inport
		    Name		    "av"
		    SID			    "30:4037:57:15847"
		    Position		    [15, 38, 45, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ac"
		    SID			    "30:4037:57:15848"
		    Position		    [15, 73, 45, 87]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "xin"
		    SID			    "30:4037:57:15849"
		    Position		    [15, 193, 45, 207]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "a"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "yin"
		    SID			    "30:4037:57:15850"
		    Position		    [15, 228, 45, 242]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "b"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "30:4037:57:15851"
		    Position		    [15, 263, 45, 277]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "v"
		    SID			    "30:4037:57:15852"
		    Position		    [1870, 113, 1900, 127]
		    ZOrder		    -6
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    SID			    "30:4037:57:15853"
		    Ports		    [3, 1]
		    Position		    [1975, 103, 2025, 207]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "30:4037:57:15854"
		    Ports		    [3, 1]
		    Position		    [1975, 253, 2025, 357]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "30:4037:57:15855"
		    Ports		    [3, 1]
		    Position		    [1975, 428, 2025, 532]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate0"
		    SID			    "30:4037:57:16731"
		    Ports		    [3, 3]
		    Position		    [300, 137, 395, 243]
		    ZOrder		    380
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "0"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate1"
		    SID			    "30:4037:57:16733"
		    Ports		    [3, 3]
		    Position		    [485, 137, 580, 243]
		    ZOrder		    382
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "1"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate2"
		    SID			    "30:4037:57:16735"
		    Ports		    [3, 3]
		    Position		    [670, 137, 765, 243]
		    ZOrder		    384
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "2"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate3"
		    SID			    "30:4037:57:16737"
		    Ports		    [3, 3]
		    Position		    [860, 137, 950, 243]
		    ZOrder		    386
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "3"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate4"
		    SID			    "30:4037:57:16739"
		    Ports		    [3, 3]
		    Position		    [1045, 137, 1135, 243]
		    ZOrder		    388
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "4"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate5"
		    SID			    "30:4037:57:16741"
		    Ports		    [3, 3]
		    Position		    [1230, 137, 1325, 243]
		    ZOrder		    390
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "5"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate6"
		    SID			    "30:4037:57:16743"
		    Ports		    [3, 3]
		    Position		    [1415, 137, 1510, 243]
		    ZOrder		    392
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "6"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate7"
		    SID			    "30:4037:57:16745"
		    Ports		    [3, 3]
		    Position		    [1600, 137, 1695, 243]
		    ZOrder		    394
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "7"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate8"
		    SID			    "30:4037:57:16747"
		    Ports		    [3, 3]
		    Position		    [1790, 137, 1880, 243]
		    ZOrder		    396
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "8"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    SID			    "30:4037:57:16730"
		    Ports		    [9]
		    Position		    [375, 510, 1555, 545]
		    ZOrder		    379
		    BlockRotation	    270
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    ScopeSpecificationString "C++SS(StrPVP('Location','[9, 56, 1369, 735]'),StrPVP('Open','off'),MxPVP('AxesTitles',"
		    "24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'',''axes4'',''%<"
		    "SignalLabel>'',''axes5'',''%<SignalLabel>'',''axes6'',''%<SignalLabel>'',''axes7'',''%<SignalLabel>'',''axes8'',"
		    "''%<SignalLabel>'',''axes9'',''%<SignalLabel>'')'),MxPVP('ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0"
		    ".5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 "
		    "0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|"
		    "none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP('YMin','-5~-5~-5~-5~-5~-5~-5~-5~-5'),StrPVP('YMax','"
		    "5~5~5~5~5~5~5~5~5'),StrPVP('SaveName','ScopeData6'),StrPVP('DataFormat','StructureWithTime'),StrPVP('BlockParamS"
		    "ampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "9"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector0"
		    SID			    "30:4037:57:16732"
		    Ports		    [3, 3]
		    Position		    [300, 287, 395, 393]
		    ZOrder		    381
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "0"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector1"
		    SID			    "30:4037:57:16734"
		    Ports		    [3, 3]
		    Position		    [485, 287, 580, 393]
		    ZOrder		    383
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "1"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector2"
		    SID			    "30:4037:57:16736"
		    Ports		    [3, 3]
		    Position		    [670, 287, 765, 393]
		    ZOrder		    385
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "2"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector3"
		    SID			    "30:4037:57:16738"
		    Ports		    [3, 3]
		    Position		    [860, 287, 950, 393]
		    ZOrder		    387
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "3"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector4"
		    SID			    "30:4037:57:16740"
		    Ports		    [3, 3]
		    Position		    [1045, 287, 1135, 393]
		    ZOrder		    389
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "4"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector5"
		    SID			    "30:4037:57:16742"
		    Ports		    [3, 3]
		    Position		    [1230, 287, 1325, 393]
		    ZOrder		    391
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "5"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector6"
		    SID			    "30:4037:57:16744"
		    Ports		    [3, 3]
		    Position		    [1415, 287, 1510, 393]
		    ZOrder		    393
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "6"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector7"
		    SID			    "30:4037:57:16746"
		    Ports		    [3, 3]
		    Position		    [1600, 287, 1695, 393]
		    ZOrder		    395
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "7"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector8"
		    SID			    "30:4037:57:16748"
		    Ports		    [3, 3]
		    Position		    [1790, 287, 1880, 393]
		    ZOrder		    397
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "8"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qv"
		    SID			    "30:4037:57:15856"
		    Position		    [2070, 38, 2100, 52]
		    ZOrder		    -44
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qc"
		    SID			    "30:4037:57:15857"
		    Position		    [2070, 73, 2100, 87]
		    ZOrder		    -45
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "xout"
		    SID			    "30:4037:57:15858"
		    Position		    [2070, 148, 2100, 162]
		    ZOrder		    -46
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "yout"
		    SID			    "30:4037:57:15859"
		    Position		    [2070, 298, 2100, 312]
		    ZOrder		    -47
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pout"
		    SID			    "30:4037:57:15860"
		    Position		    [2070, 473, 2100, 487]
		    ZOrder		    -48
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "av"
		    SrcPort		    1
		    DstBlock		    "qv"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "ac"
		    SrcPort		    1
		    DstBlock		    "qc"
		    DstPort		    1
		    }
		    Line {
		    Name		    "a"
		    ZOrder		    3
		    SrcBlock		    "xin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Labels		    [1, 0]
		    DstBlock		    "Rotate0"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    5
		    Labels		    [1, 0]
		    DstBlock		    "Vector0"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "b"
		    ZOrder		    6
		    SrcBlock		    "yin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    7
		    Labels		    [1, 0]
		    DstBlock		    "Rotate0"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    8
		    Labels		    [1, 0]
		    DstBlock		    "Vector0"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    10
		    DstBlock		    "Rotate0"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    11
		    DstBlock		    "Vector0"
		    DstPort		    3
		    }
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "Rotate0"
		    SrcPort		    1
		    DstBlock		    "Rotate1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "Vector0"
		    SrcPort		    1
		    DstBlock		    "Vector1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "Rotate0"
		    SrcPort		    2
		    DstBlock		    "Rotate1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Vector0"
		    SrcPort		    2
		    DstBlock		    "Vector1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "Rotate0"
		    SrcPort		    3
		    DstBlock		    "Rotate1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "Vector0"
		    SrcPort		    3
		    DstBlock		    "Vector1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "Rotate1"
		    SrcPort		    1
		    DstBlock		    "Rotate2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Vector1"
		    SrcPort		    1
		    DstBlock		    "Vector2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Rotate1"
		    SrcPort		    2
		    DstBlock		    "Rotate2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Vector1"
		    SrcPort		    2
		    DstBlock		    "Vector2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "Rotate1"
		    SrcPort		    3
		    DstBlock		    "Rotate2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "Vector1"
		    SrcPort		    3
		    DstBlock		    "Vector2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "Rotate2"
		    SrcPort		    1
		    DstBlock		    "Rotate3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "Vector2"
		    SrcPort		    1
		    DstBlock		    "Vector3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "Rotate2"
		    SrcPort		    2
		    DstBlock		    "Rotate3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    27
		    SrcBlock		    "Vector2"
		    SrcPort		    2
		    DstBlock		    "Vector3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "Rotate2"
		    SrcPort		    3
		    DstBlock		    "Rotate3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    29
		    SrcBlock		    "Vector2"
		    SrcPort		    3
		    DstBlock		    "Vector3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    30
		    SrcBlock		    "Rotate3"
		    SrcPort		    1
		    DstBlock		    "Rotate4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    31
		    SrcBlock		    "Vector3"
		    SrcPort		    1
		    DstBlock		    "Vector4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    32
		    SrcBlock		    "Rotate3"
		    SrcPort		    2
		    DstBlock		    "Rotate4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    33
		    SrcBlock		    "Vector3"
		    SrcPort		    2
		    DstBlock		    "Vector4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    34
		    SrcBlock		    "Rotate3"
		    SrcPort		    3
		    DstBlock		    "Rotate4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    35
		    SrcBlock		    "Vector3"
		    SrcPort		    3
		    DstBlock		    "Vector4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    36
		    SrcBlock		    "Rotate4"
		    SrcPort		    1
		    DstBlock		    "Rotate5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    37
		    SrcBlock		    "Vector4"
		    SrcPort		    1
		    DstBlock		    "Vector5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    38
		    SrcBlock		    "Rotate4"
		    SrcPort		    2
		    DstBlock		    "Rotate5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    39
		    SrcBlock		    "Vector4"
		    SrcPort		    2
		    DstBlock		    "Vector5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    40
		    SrcBlock		    "Rotate4"
		    SrcPort		    3
		    DstBlock		    "Rotate5"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    41
		    SrcBlock		    "Vector4"
		    SrcPort		    3
		    DstBlock		    "Vector5"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    42
		    SrcBlock		    "Rotate5"
		    SrcPort		    1
		    DstBlock		    "Rotate6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    43
		    SrcBlock		    "Vector5"
		    SrcPort		    1
		    DstBlock		    "Vector6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    44
		    SrcBlock		    "Rotate5"
		    SrcPort		    2
		    DstBlock		    "Rotate6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    45
		    SrcBlock		    "Vector5"
		    SrcPort		    2
		    DstBlock		    "Vector6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    46
		    SrcBlock		    "Rotate5"
		    SrcPort		    3
		    DstBlock		    "Rotate6"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    47
		    SrcBlock		    "Vector5"
		    SrcPort		    3
		    DstBlock		    "Vector6"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    48
		    SrcBlock		    "Rotate6"
		    SrcPort		    1
		    DstBlock		    "Rotate7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    49
		    SrcBlock		    "Vector6"
		    SrcPort		    1
		    DstBlock		    "Vector7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    50
		    SrcBlock		    "Rotate6"
		    SrcPort		    2
		    DstBlock		    "Rotate7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    51
		    SrcBlock		    "Vector6"
		    SrcPort		    2
		    DstBlock		    "Vector7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    52
		    SrcBlock		    "Rotate6"
		    SrcPort		    3
		    DstBlock		    "Rotate7"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    53
		    SrcBlock		    "Vector6"
		    SrcPort		    3
		    DstBlock		    "Vector7"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    54
		    SrcBlock		    "Rotate7"
		    SrcPort		    1
		    DstBlock		    "Rotate8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    55
		    SrcBlock		    "Vector7"
		    SrcPort		    1
		    DstBlock		    "Vector8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    56
		    SrcBlock		    "Rotate7"
		    SrcPort		    2
		    DstBlock		    "Rotate8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    57
		    SrcBlock		    "Vector7"
		    SrcPort		    2
		    DstBlock		    "Vector8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    58
		    SrcBlock		    "Rotate7"
		    SrcPort		    3
		    DstBlock		    "Rotate8"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    59
		    SrcBlock		    "Vector7"
		    SrcPort		    3
		    DstBlock		    "Vector8"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    60
		    SrcBlock		    "v"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    61
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    62
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    63
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    64
		    SrcBlock		    "Rotate8"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    65
		    SrcBlock		    "Vector8"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    66
		    SrcBlock		    "Rotate8"
		    SrcPort		    2
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    67
		    SrcBlock		    "Vector8"
		    SrcPort		    2
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    68
		    SrcBlock		    "Rotate8"
		    SrcPort		    3
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    69
		    SrcBlock		    "Vector8"
		    SrcPort		    3
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    70
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "xout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    71
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "yout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    72
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "pout"
		    DstPort		    1
		    }
		    Annotation {
		    SID			    "30:4037:57:16351"
		    Position		    [48, 435, 50, 449]
		    InternalMargins	    [0, 0, 0, 0]
		    FixedHeight		    off
		    FixedWidth		    off
		    ZOrder		    -1
		    }
		    }
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    SID			    "30:4037:92"
		    Ports		    [3]
		    Position		    [1080, 159, 1110, 191]
		    ZOrder		    1
		    ScopeSpecificationString "C++SS(StrPVP('Location','[179, 262, 503, 501]'),StrPVP('Open','off'),MxPVP('AxesTitles"
		    "',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('Sc"
		    "opeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'"
		    "',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 "
		    "0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP("
		    "'TimeRange','4916700'),StrPVP('YMin','-5~-5~-5'),StrPVP('YMax','5~5~5'),StrPVP('SaveName','ScopeData5'),StrPVP('"
		    "DataFormat','StructureWithTime'),StrPVP('BlockParamSampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decim"
		    "ation','1'),StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "3"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "gt_div2pi_det"
		    SID			    "30:4037:58"
		    Ports		    [1, 2]
		    Position		    [130, 401, 210, 479]
		    ZOrder		    -11
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    40
		    $ClassName		    "Simulink.Mask"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    41
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "angle_bits"
		    }
		    }
		    System {
		    Name		    "gt_div2pi_det"
		    Location		    [1, 0, 1359, 728]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "angle_in"
		    SID			    "30:4037:59"
		    Position		    [30, 293, 60, 307]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add"
		    SID			    "30:4037:60"
		    Ports		    [2, 1]
		    Position		    [320, 334, 370, 381]
		    ZOrder		    -2
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CmpGE"
		    SID			    "30:4037:61"
		    Ports		    [2, 1]
		    Position		    [215, 113, 265, 162]
		    ZOrder		    -3
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/CmpGE"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "cmpgte"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a>=b');"
		    style		    "Optimised"
		    visibilities	    "0"
		    advOptions		    "[]"
		    version		    "20130117"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CmpGE1"
		    SID			    "30:4037:62"
		    Ports		    [2, 1]
		    Position		    [215, 38, 265, 87]
		    ZOrder		    -4
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/CmpGE"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "cmpgte"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a>=b');"
		    style		    "Optimised"
		    visibilities	    "0"
		    advOptions		    "[]"
		    version		    "20130117"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const1"
		    SID			    "30:4037:63"
		    Ports		    [0, 1]
		    Position		    [115, 140, 160, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const2"
		    SID			    "30:4037:64"
		    Ports		    [0, 1]
		    Position		    [170, 310, 215, 330]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const3"
		    SID			    "30:4037:65"
		    Ports		    [0, 1]
		    Position		    [115, 40, 160, 60]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    SID			    "30:4037:66"
		    Ports		    [3, 1]
		    Position		    [470, 234, 515, 356]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "30:4037:67"
		    Ports		    [3, 1]
		    Position		    [620, 234, 665, 356]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Not"
		    SID			    "30:4037:68"
		    Ports		    [1, 1]
		    Position		    [340, 115, 390, 165]
		    ZOrder		    -10
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Not"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "not"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('~');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Not1"
		    SID			    "30:4037:69"
		    Ports		    [1, 1]
		    Position		    [470, 50, 520, 100]
		    ZOrder		    -11
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Not"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "not"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('~');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Or"
		    SID			    "30:4037:70"
		    Ports		    [2, 1]
		    Position		    [340, 48, 390, 97]
		    ZOrder		    -12
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Or"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "or"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('|');"
		    style		    "Optimised"
		    visibilities	    "8+2"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub"
		    SID			    "30:4037:71"
		    Ports		    [2, 1]
		    Position		    [320, 249, 370, 296]
		    ZOrder		    -13
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "angle_out"
		    SID			    "30:4037:72"
		    Position		    [740, 288, 770, 302]
		    ZOrder		    -14
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "flip_output"
		    SID			    "30:4037:73"
		    Position		    [740, 23, 770, 37]
		    ZOrder		    -15
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Sub"
		    SrcPort		    1
		    Points		    [60, 0; 0, 20]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Const2"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    ZOrder		    3
		    Points		    [0, -35]
		    DstBlock		    "Sub"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    4
		    Points		    [0, 25]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "angle_in"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -40]
		    DstBlock		    "Sub"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [0, 70]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, -175]
		    Branch {
		    ZOrder		    11
		    DstBlock		    "CmpGE"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, -50]
		    DstBlock		    "CmpGE1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [0, 115; 465, 0; 0, -80]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "angle_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Const1"
		    SrcPort		    1
		    DstBlock		    "CmpGE"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "CmpGE"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    17
		    DstBlock		    "Not"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [0, -55]
		    DstBlock		    "Or"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Not"
		    SrcPort		    1
		    Points		    [45, 0; 0, 115]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Const3"
		    SrcPort		    1
		    DstBlock		    "CmpGE1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "Not1"
		    SrcPort		    1
		    Points		    [40, 0; 0, 180]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "Or"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    ZOrder		    24
		    DstBlock		    "Not1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    25
		    Points		    [0, -45]
		    DstBlock		    "flip_output"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "CmpGE1"
		    SrcPort		    1
		    Points		    [25, 0; 0, -5]
		    DstBlock		    "Or"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "rotate_pi"
		    SID			    "30:4037:74"
		    Ports		    [3, 2]
		    Position		    [820, 252, 900, 578]
		    ZOrder		    -12
		    RequestExecContextInheritance off
		    Variant		    off
		    System {
		    Name		    "rotate_pi"
		    Location		    [1, 0, 1359, 728]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "105"
		    Block {
		    BlockType		    Inport
		    Name		    "x_in"
		    SID			    "30:4037:75"
		    Position		    [270, 83, 300, 97]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "y_in"
		    SID			    "30:4037:76"
		    Position		    [275, 238, 305, 252]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "add_pi"
		    SID			    "30:4037:77"
		    Position		    [160, 198, 190, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const"
		    SID			    "30:4037:78"
		    Ports		    [0, 1]
		    Position		    [265, 130, 310, 150]
		    ZOrder		    -4
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(2)"
		    scale		    "2^-0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const1"
		    SID			    "30:4037:79"
		    Ports		    [0, 1]
		    Position		    [270, 285, 315, 305]
		    ZOrder		    -5
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(2)"
		    scale		    "2^-0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "30:4037:80"
		    Ports		    [2, 1]
		    Position		    [395, 103, 445, 152]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult1"
		    SID			    "30:4037:81"
		    Ports		    [2, 1]
		    Position		    [395, 258, 445, 307]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "30:4037:82"
		    Ports		    [3, 1]
		    Position		    [535, 29, 580, 151]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux4"
		    SID			    "30:4037:83"
		    Ports		    [3, 1]
		    Position		    [535, 184, 580, 306]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "x_out"
		    SID			    "30:4037:84"
		    Position		    [655, 83, 685, 97]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y_out"
		    SID			    "30:4037:85"
		    Position		    [655, 238, 685, 252]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Mux4"
		    SrcPort		    1
		    DstBlock		    "y_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "x_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "y_in"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    5
		    DstBlock		    "Mux4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    6
		    Points		    [0, 25]
		    DstBlock		    "Mult1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "Const1"
		    SrcPort		    1
		    DstBlock		    "Mult1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "x_in"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    ZOrder		    9
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, 25]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Mult1"
		    SrcPort		    1
		    DstBlock		    "Mux4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "add_pi"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    ZOrder		    13
		    DstBlock		    "Mux4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, -155]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Const"
		    SrcPort		    1
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qv"
		    SID			    "30:4037:86"
		    Position		    [705, 78, 735, 92]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qc"
		    SID			    "30:4037:87"
		    Position		    [705, 188, 735, 202]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "xout"
		    SID			    "30:4037:88"
		    Position		    [1060, 323, 1090, 337]
		    ZOrder		    -15
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "yout"
		    SID			    "30:4037:89"
		    Position		    [1060, 488, 1090, 502]
		    ZOrder		    -16
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pout"
		    SID			    "30:4037:90"
		    Position		    [705, 518, 735, 532]
		    ZOrder		    -17
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "av"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "ac"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Cordic"
		    SrcPort		    1
		    DstBlock		    "qv"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "Cordic"
		    SrcPort		    2
		    DstBlock		    "qc"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Cordic"
		    SrcPort		    3
		    Points		    [156, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, -140]
		    DstBlock		    "Scope"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    DstBlock		    "rotate_pi"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "Cordic"
		    SrcPort		    4
		    DstBlock		    "rotate_pi"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "Cordic"
		    SrcPort		    5
		    DstBlock		    "pout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    Labels		    [0, 0]
		    SrcBlock		    "xin"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    11
		    Labels		    [0, 0]
		    SrcBlock		    "yin"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    12
		    Labels		    [0, 0]
		    SrcBlock		    "pin"
		    SrcPort		    1
		    DstBlock		    "gt_div2pi_det"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "gt_div2pi_det"
		    SrcPort		    1
		    DstBlock		    "BitExtract"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "rotate_pi"
		    SrcPort		    1
		    Points		    [0, -5; 36, 0]
		    Branch {
		    ZOrder		    15
		    Points		    [0, -155]
		    DstBlock		    "Scope"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "BitExtract1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "rotate_pi"
		    SrcPort		    2
		    Points		    [0, -5]
		    DstBlock		    "BitExtract2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "gt_div2pi_det"
		    SrcPort		    2
		    Points		    [60, 0; 0, 140; 510, 0; 0, -75]
		    DstBlock		    "rotate_pi"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Const2"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    6
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "BitExtract"
		    SrcPort		    1
		    Points		    [75, 0; 0, 20]
		    DstBlock		    "Cordic"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "BitExtract1"
		    SrcPort		    1
		    Points		    [11, 0]
		    Branch {
		    ZOrder		    22
		    Points		    [0, -145]
		    DstBlock		    "Scope"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    23
		    DstBlock		    "xout"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "BitExtract2"
		    SrcPort		    1
		    DstBlock		    "yout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "TermY1"
		  SID			  "30:4045"
		  Position		  [465, 730, 485, 750]
		  ZOrder		  270
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "TermY2"
		  SID			  "30:4046"
		  Position		  [465, 800, 485, 820]
		  ZOrder		  271
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "TermY3"
		  SID			  "30:4047"
		  Position		  [465, 835, 485, 855]
		  ZOrder		  272
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "TermY8"
		  SID			  "30:4044"
		  Position		  [465, 695, 485, 715]
		  ZOrder		  269
		  ShowName		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "qv"
		  SID			  "30:3852"
		  Position		  [1530, 343, 1560, 357]
		  ZOrder		  207
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "qc"
		  SID			  "30:3853"
		  Position		  [1530, 438, 1560, 452]
		  ZOrder		  208
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out_c"
		  SID			  "30:3854"
		  Position		  [1530, 538, 1560, 552]
		  ZOrder		  209
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Complex to\nReal-Iag"
		  SrcPort		  2
		  Points		  [22, 0]
		  Branch {
		    ZOrder		    2
		    Points		    [0, 260]
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    3
		    DstBlock		    "Convert6"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    ZOrder		    5
		    Points		    [0, 20]
		    DstBlock		    "Divide"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    6
		    Points		    [0, -30]
		    DstBlock		    "BitExtract"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "BitExtract"
		  SrcPort		  1
		  Points		  [24, 0; 0, 20]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "RegField"
		  SrcPort		  1
		  Points		  [28, 0; 0, 20]
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Complex to\nReal-Iag"
		  SrcPort		  1
		  Points		  [41, 0]
		  Branch {
		    ZOrder		    11
		    DstBlock		    "Convert5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    12
		    Points		    [0, 240]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [138, 0; 0, -25]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "Convert6"
		  SrcPort		  1
		  Points		  [140, 0; 0, 25]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [17, 0; 0, 25]
		  DstBlock		  "Real-Imag to Complex"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [16, 0; 0, -35]
		  DstBlock		  "Real-Imag to Complex"
		  DstPort		  2
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "Divide"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "Complex to\nReal-Iag"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "v"
		  SrcPort		  1
		  Points		  [68, 0]
		  Branch {
		    ZOrder		    22
		    DstBlock		    "qv"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    23
		    Points		    [0, 355]
		    DstBlock		    "Subsystem"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [39, 0]
		  Branch {
		    ZOrder		    25
		    DstBlock		    "qc"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    Points		    [0, 295]
		    DstBlock		    "Subsystem"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "Real-Imag to Complex"
		  SrcPort		  1
		  DstBlock		  "Out_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Convert8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "Convert8"
		  SrcPort		  1
		  Points		  [9, 0; 0, -70]
		  Branch {
		    ZOrder		    30
		    Points		    [0, -80]
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    31
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Subsystem"
		  DstPort		  3
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  Points		  [9, 0; 0, -10]
		  DstBlock		  "Subsystem"
		  DstPort		  4
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "One2"
		  SrcPort		  1
		  Points		  [7, 0; 0, -20]
		  DstBlock		  "Subsystem"
		  DstPort		  5
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "One5"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    ZOrder		    36
		    Points		    [0, -20]
		    DstBlock		    "Shift"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [0, 25]
		    DstBlock		    "Shift1"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "Subsystem"
		  SrcPort		  3
		  DstBlock		  "Convert10"
		  DstPort		  1
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "Convert10"
		  SrcPort		  1
		  Points		  [25, 0; 0, -100]
		  Branch {
		    ZOrder		    40
		    DstBlock		    "Divide"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    41
		    DstBlock		    "Sub1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  42
		  SrcBlock		  "Subsystem"
		  SrcPort		  1
		  DstBlock		  "TermY8"
		  DstPort		  1
		}
		Line {
		  ZOrder		  43
		  SrcBlock		  "Subsystem"
		  SrcPort		  2
		  DstBlock		  "TermY1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "Subsystem"
		  SrcPort		  4
		  DstBlock		  "TermY2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  45
		  SrcBlock		  "Subsystem"
		  SrcPort		  5
		  DstBlock		  "TermY3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "30:3855"
	      Ports		      []
	      Position		      [95, 140, 217, 189]
	      ZOrder		      325
	      ForegroundColor	      "red"
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      on
	      constraintRelation      ">"
	      constraintLimit	      "100"
	      bitAccurate	      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v"
	      SID		      "30:3856"
	      Position		      [1335, 323, 1365, 337]
	      ZOrder		      319
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      SID		      "30:3857"
	      Position		      [1335, 408, 1365, 422]
	      ZOrder		      320
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out_c"
	      SID		      "30:3858"
	      Position		      [1335, 493, 1365, 507]
	      ZOrder		      321
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Sig"
	      SID		      "30:3859"
	      Position		      [1340, 578, 1370, 592]
	      ZOrder		      322
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "ScalFact"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "ScalFact"
	      SrcPort		      2
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "ScalFact"
	      SrcPort		      3
	      DstBlock		      "ChannelOut"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      DstBlock		      "ScalFact"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      DstBlock		      "ScalFact"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [84, 0]
	      Branch {
		ZOrder			10
		Points			[0, 85]
		DstBlock		"ChannelOut"
		DstPort			4
	      }
	      Branch {
		ZOrder			11
		DstBlock		"ScalFact"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "Out_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "ChannelOut"
	      SrcPort		      4
	      DstBlock		      "Sig"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SingleRateFIR1"
	  SID			  "30:3860"
	  Ports			  [3, 3]
	  Position		  [1610, 716, 1715, 844]
	  ZOrder		  581
	  AttributesFormatString  "%<latency>"
	  LibraryVersion	  "1.47"
	  SourceBlock		  "DSPBAFilters/SingleRateFIR"
	  SourceType		  "DSP Builder Advanced Blockset Single Rate FIR"
	  nInputRate		  "sample_rate"
	  nchan			  "Folding"
	  symmetry		  "Symmetrical"
	  coef			  "fi(cfr_Params.firCOEF1,1,16,15)"
	  addr			  "cfr_Params.BaseAddr + REG.FirTap1"
	  rwmode		  "Read/Write"
	  nband			  "Use All Taps"
	  latency		  "3"
	  exposebus		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SingleRateFIR2"
	  SID			  "30:3861"
	  Ports			  [3, 3]
	  Position		  [1610, 907, 1720, 1033]
	  ZOrder		  583
	  LibraryVersion	  "1.47"
	  SourceBlock		  "DSPBAFilters/SingleRateFIR"
	  SourceType		  "DSP Builder Advanced Blockset Single Rate FIR"
	  nInputRate		  "sample_rate"
	  nchan			  "Folding"
	  symmetry		  "Anti-Symmetrical"
	  coef			  "fi(cfr_Params.firCOEF2,1,16,15)"
	  addr			  "cfr_Params.BaseAddr + REG.FirTap2"
	  rwmode		  "Read/Write"
	  nband			  "Use All Taps"
	  latency		  "3"
	  exposebus		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SingleRateFIR3"
	  SID			  "30:3862"
	  Ports			  [3, 3]
	  Position		  [1605, 1117, 1715, 1243]
	  ZOrder		  584
	  LibraryVersion	  "1.47"
	  SourceBlock		  "DSPBAFilters/SingleRateFIR"
	  SourceType		  "DSP Builder Advanced Blockset Single Rate FIR"
	  nInputRate		  "sample_rate"
	  nchan			  "Folding"
	  symmetry		  "Symmetrical"
	  coef			  "fi(cfr_Params.firCOEF3,1,16,15)"
	  addr			  "cfr_Params.BaseAddr + REG.FirTap3"
	  rwmode		  "Read/Write"
	  nband			  "Use All Taps"
	  latency		  "3"
	  exposebus		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SingleRateFIR4"
	  SID			  "30:3863"
	  Ports			  [3, 3]
	  Position		  [1605, 1302, 1715, 1428]
	  ZOrder		  585
	  LibraryVersion	  "1.47"
	  SourceBlock		  "DSPBAFilters/SingleRateFIR"
	  SourceType		  "DSP Builder Advanced Blockset Single Rate FIR"
	  nInputRate		  "sample_rate"
	  nchan			  "Folding"
	  symmetry		  "Anti-Symmetrical"
	  coef			  "fi(cfr_Params.firCOEF4,1,16,15)"
	  addr			  "cfr_Params.BaseAddr + REG.FirTap4"
	  rwmode		  "Read/Write"
	  nband			  "Use All Taps"
	  latency		  "3"
	  exposebus		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "30:3944"
	  Position		  [2055, 1000, 2075, 1020]
	  ZOrder		  598
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "30:3945"
	  Position		  [2075, 1210, 2095, 1230]
	  ZOrder		  601
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  SID			  "30:3946"
	  Position		  [2075, 1170, 2095, 1190]
	  ZOrder		  600
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "30:3947"
	  Position		  [2075, 1395, 2095, 1415]
	  ZOrder		  604
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "30:3948"
	  Position		  [2055, 960, 2075, 980]
	  ZOrder		  597
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "30:3949"
	  Position		  [2075, 1355, 2095, 1375]
	  ZOrder		  603
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "30:3950"
	  Position		  [2490, 1455, 2510, 1475]
	  ZOrder		  587
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "30:3951"
	  Position		  [2490, 1530, 2510, 1550]
	  ZOrder		  589
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "30:3952"
	  Position		  [2490, 1505, 2510, 1525]
	  ZOrder		  588
	  ForegroundColor	  "red"
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "30:3953"
	  Position		  [3075, 823, 3105, 837]
	  ZOrder		  578
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  "30:3954"
	  Position		  [3075, 1113, 3105, 1127]
	  ZOrder		  579
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  SID			  "30:3955"
	  Position		  [3075, 1403, 3105, 1417]
	  ZOrder		  580
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "PulseScaling"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "PulseScaling"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "PulseScaling"
	  DstPort		  3
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Peak Cancellation"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Peak Cancellation"
	  SrcPort		  2
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Peak Cancellation"
	  SrcPort		  3
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "FIFO"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "FIFO"
	  SrcPort		  4
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "FIFO"
	  SrcPort		  3
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "PulseScaling"
	  SrcPort		  3
	  Points		  [70, 0]
	  DstBlock		  "Complex to\nReal-Iag"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "FIFO"
	  SrcPort		  2
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  7
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "Complex Pulse Generation"
	  SrcPort		  1
	  DstBlock		  "Peak Cancellation"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Complex Pulse Generation"
	  SrcPort		  3
	  DstBlock		  "Peak Cancellation"
	  DstPort		  3
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "Complex Pulse Generation"
	  SrcPort		  4
	  DstBlock		  "Peak Cancellation"
	  DstPort		  4
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Complex Pulse Generation"
	  SrcPort		  2
	  DstBlock		  "Peak Cancellation"
	  DstPort		  2
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Complex to\nReal-Iag"
	  SrcPort		  2
	  Points		  [191, 0; 0, 40]
	  Branch {
	    ZOrder		    17
	    Points		    [0, 210]
	    DstBlock		    "PipeReg4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    18
	    DstBlock		    "PipeReg2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Complex to\nReal-Iag"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    ZOrder		    20
	    Points		    [0, 460]
	    DstBlock		    "PipeReg6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    21
	    Points		    [0, -125]
	    DstBlock		    "PipeReg"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "PulseScaling"
	  SrcPort		  2
	  Points		  [239, 0]
	  Branch {
	    ZOrder		    23
	    Points		    [0, -25]
	    Branch {
	      ZOrder		      24
	      DstBlock		      "PipeReg2"
	      DstPort		      3
	    }
	    Branch {
	      ZOrder		      25
	      Points		      [0, -190]
	      DstBlock		      "PipeReg"
	      DstPort		      3
	    }
	  }
	  Branch {
	    ZOrder		    26
	    Points		    [0, 185]
	    Branch {
	      ZOrder		      27
	      Points		      [0, 185]
	      DstBlock		      "PipeReg6"
	      DstPort		      3
	    }
	    Branch {
	      ZOrder		      28
	      DstBlock		      "PipeReg4"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "PulseScaling"
	  SrcPort		  1
	  Points		  [189, 0]
	  Branch {
	    ZOrder		    30
	    Points		    [0, -20]
	    DstBlock		    "PipeReg"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    31
	    Points		    [0, 170]
	    Branch {
	      ZOrder		      32
	      Points		      [0, 210]
	      Branch {
		ZOrder			33
		DstBlock		"PipeReg4"
		DstPort			2
	      }
	      Branch {
		ZOrder			34
		Points			[0, 185]
		Branch {
		  ZOrder		  35
		  DstBlock		  "PipeReg6"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  36
		  Points		  [0, 105]
		  DstBlock		  "FIFO"
		  DstPort		  1
		}
	      }
	    }
	    Branch {
	      ZOrder		      37
	      DstBlock		      "PipeReg2"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "PulseScaling"
	  SrcPort		  4
	  DstBlock		  "FIFO"
	  DstPort		  2
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "PipeReg9"
	  SrcPort		  3
	  Points		  [512, 0; 0, 170]
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  3
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "PipeReg9"
	  SrcPort		  1
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  1
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "PipeReg9"
	  SrcPort		  2
	  Points		  [191, 0; 0, 85]
	  Branch {
	    ZOrder		    42
	    Points		    [0, 675]
	    DstBlock		    "FIFO"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    43
	    DstBlock		    "Complex Pulse Generation"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "PipeReg11"
	  SrcPort		  1
	  Points		  [417, 0; 0, 185]
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  4
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "PipeReg11"
	  SrcPort		  3
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "PipeReg11"
	  SrcPort		  2
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "PipeReg13"
	  SrcPort		  1
	  Points		  [158, 0; 0, 100]
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  5
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "PipeReg13"
	  SrcPort		  3
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "PipeReg13"
	  SrcPort		  2
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "PipeReg15"
	  SrcPort		  1
	  Points		  [508, 0; 0, 40]
	  DstBlock		  "Complex Pulse Generation"
	  DstPort		  6
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "PipeReg15"
	  SrcPort		  3
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "PipeReg15"
	  SrcPort		  2
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  53
	  SrcBlock		  "PipeReg"
	  SrcPort		  3
	  DstBlock		  "PipeReg1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "PipeReg"
	  SrcPort		  1
	  DstBlock		  "PipeReg1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  55
	  SrcBlock		  "PipeReg"
	  SrcPort		  2
	  DstBlock		  "PipeReg1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "PipeReg1"
	  SrcPort		  2
	  DstBlock		  "SingleRateFIR1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  57
	  SrcBlock		  "PipeReg1"
	  SrcPort		  1
	  DstBlock		  "SingleRateFIR1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  58
	  SrcBlock		  "PipeReg1"
	  SrcPort		  3
	  DstBlock		  "SingleRateFIR1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  59
	  SrcBlock		  "PipeReg2"
	  SrcPort		  3
	  DstBlock		  "PipeReg3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  60
	  SrcBlock		  "PipeReg2"
	  SrcPort		  1
	  DstBlock		  "PipeReg3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  61
	  SrcBlock		  "PipeReg2"
	  SrcPort		  2
	  DstBlock		  "PipeReg3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  62
	  SrcBlock		  "PipeReg3"
	  SrcPort		  1
	  DstBlock		  "SingleRateFIR2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  63
	  SrcBlock		  "PipeReg3"
	  SrcPort		  2
	  DstBlock		  "SingleRateFIR2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  64
	  SrcBlock		  "PipeReg3"
	  SrcPort		  3
	  DstBlock		  "SingleRateFIR2"
	  DstPort		  3
	}
	Line {
	  ZOrder		  65
	  SrcBlock		  "PipeReg4"
	  SrcPort		  3
	  DstBlock		  "PipeReg5"
	  DstPort		  3
	}
	Line {
	  ZOrder		  66
	  SrcBlock		  "PipeReg4"
	  SrcPort		  1
	  DstBlock		  "PipeReg5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  67
	  SrcBlock		  "PipeReg4"
	  SrcPort		  2
	  DstBlock		  "PipeReg5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  68
	  SrcBlock		  "PipeReg5"
	  SrcPort		  3
	  DstBlock		  "SingleRateFIR3"
	  DstPort		  3
	}
	Line {
	  ZOrder		  69
	  SrcBlock		  "PipeReg5"
	  SrcPort		  1
	  DstBlock		  "SingleRateFIR3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  70
	  SrcBlock		  "PipeReg5"
	  SrcPort		  2
	  DstBlock		  "SingleRateFIR3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  71
	  SrcBlock		  "PipeReg6"
	  SrcPort		  3
	  DstBlock		  "PipeReg7"
	  DstPort		  3
	}
	Line {
	  ZOrder		  72
	  SrcBlock		  "PipeReg6"
	  SrcPort		  1
	  DstBlock		  "PipeReg7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  73
	  SrcBlock		  "PipeReg6"
	  SrcPort		  2
	  DstBlock		  "PipeReg7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  74
	  SrcBlock		  "PipeReg7"
	  SrcPort		  1
	  DstBlock		  "SingleRateFIR4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  75
	  SrcBlock		  "PipeReg7"
	  SrcPort		  2
	  DstBlock		  "SingleRateFIR4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  76
	  SrcBlock		  "PipeReg7"
	  SrcPort		  3
	  DstBlock		  "SingleRateFIR4"
	  DstPort		  3
	}
	Line {
	  ZOrder		  77
	  SrcBlock		  "PipeReg8"
	  SrcPort		  3
	  DstBlock		  "PipeReg9"
	  DstPort		  3
	}
	Line {
	  ZOrder		  78
	  SrcBlock		  "PipeReg8"
	  SrcPort		  1
	  DstBlock		  "PipeReg9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  79
	  SrcBlock		  "PipeReg8"
	  SrcPort		  2
	  DstBlock		  "PipeReg9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  80
	  SrcBlock		  "SingleRateFIR1"
	  SrcPort		  1
	  DstBlock		  "PipeReg8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  81
	  SrcBlock		  "SingleRateFIR1"
	  SrcPort		  3
	  DstBlock		  "PipeReg8"
	  DstPort		  3
	}
	Line {
	  ZOrder		  82
	  SrcBlock		  "SingleRateFIR1"
	  SrcPort		  2
	  DstBlock		  "PipeReg8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  83
	  SrcBlock		  "PipeReg10"
	  SrcPort		  3
	  DstBlock		  "PipeReg11"
	  DstPort		  3
	}
	Line {
	  ZOrder		  84
	  SrcBlock		  "PipeReg10"
	  SrcPort		  1
	  DstBlock		  "PipeReg11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  85
	  SrcBlock		  "PipeReg10"
	  SrcPort		  2
	  DstBlock		  "PipeReg11"
	  DstPort		  2
	}
	Line {
	  ZOrder		  86
	  SrcBlock		  "SingleRateFIR2"
	  SrcPort		  1
	  DstBlock		  "PipeReg10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  87
	  SrcBlock		  "SingleRateFIR2"
	  SrcPort		  2
	  DstBlock		  "PipeReg10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  88
	  SrcBlock		  "SingleRateFIR2"
	  SrcPort		  3
	  DstBlock		  "PipeReg10"
	  DstPort		  3
	}
	Line {
	  ZOrder		  89
	  SrcBlock		  "PipeReg12"
	  SrcPort		  3
	  DstBlock		  "PipeReg13"
	  DstPort		  3
	}
	Line {
	  ZOrder		  90
	  SrcBlock		  "PipeReg12"
	  SrcPort		  1
	  DstBlock		  "PipeReg13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  91
	  SrcBlock		  "PipeReg12"
	  SrcPort		  2
	  DstBlock		  "PipeReg13"
	  DstPort		  2
	}
	Line {
	  ZOrder		  92
	  SrcBlock		  "SingleRateFIR3"
	  SrcPort		  2
	  DstBlock		  "PipeReg12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  93
	  SrcBlock		  "SingleRateFIR3"
	  SrcPort		  1
	  DstBlock		  "PipeReg12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  94
	  SrcBlock		  "SingleRateFIR3"
	  SrcPort		  3
	  DstBlock		  "PipeReg12"
	  DstPort		  3
	}
	Line {
	  ZOrder		  95
	  SrcBlock		  "PipeReg14"
	  SrcPort		  3
	  DstBlock		  "PipeReg15"
	  DstPort		  3
	}
	Line {
	  ZOrder		  96
	  SrcBlock		  "PipeReg14"
	  SrcPort		  1
	  DstBlock		  "PipeReg15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  97
	  SrcBlock		  "PipeReg14"
	  SrcPort		  2
	  DstBlock		  "PipeReg15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  98
	  SrcBlock		  "SingleRateFIR4"
	  SrcPort		  1
	  DstBlock		  "PipeReg14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  99
	  SrcBlock		  "SingleRateFIR4"
	  SrcPort		  3
	  DstBlock		  "PipeReg14"
	  DstPort		  3
	}
	Line {
	  ZOrder		  100
	  SrcBlock		  "SingleRateFIR4"
	  SrcPort		  2
	  DstBlock		  "PipeReg14"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PipeReg"
      SID		      "4"
      Ports		      [3, 3]
      Position		      [1115, 324, 1280, 446]
      ZOrder		      597
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		42
	$ClassName		"Simulink.Mask"
	Display			"d = strcat(num2str(NPipe), '\\npipeline\\nstages');\ndisp(d);\nport_label('input',2,'v_in');\nport_label('"
	"input',3,'c_in');\nport_label('input',1,'d_in');\nport_label('output',2,'v_out');\nport_label('output',3,'c_out');\np"
	"ort_label('output',1,'d_out');\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  2
	  Object {
	    $ObjectID		    43
	    Type		    "edit"
	    Name		    "NPipe"
	    Prompt		    "Pipeline stages"
	    Value		    "2"
	  }
	  Object {
	    $ObjectID		    44
	    Type		    "edit"
	    Name		    "Clock_Margin"
	    Prompt		    "Clock Margin"
	    Value		    "DUC_LINEUP_param.ClockMargin "
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"PipeReg"
	Location		[0, 25, 1920, 1055]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"195"
	Block {
	  BlockType		  Inport
	  Name			  "d_in"
	  SID			  "7"
	  Position		  [145, 408, 175, 422]
	  ZOrder		  550
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v_in"
	  SID			  "8"
	  Position		  [145, 238, 175, 252]
	  ZOrder		  568
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c_in"
	  SID			  "9"
	  Position		  [145, 323, 175, 337]
	  ZOrder		  569
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChannelIn"
	  SID			  "10"
	  Ports			  [3, 3]
	  Position		  [220, 204, 265, 456]
	  ZOrder		  548
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/ChannelIn"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "channelin"
	  nInputs		  "dspba_internal_get_channel_ports(gcb)"
	  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "1"
	  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I'"
	  "; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
	  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('In');"
	  style			  "Optimised"
	  dataSignals		  "1"
	  foldingEnabled	  off
	  channels		  "1"
	  sampleRate		  "200"
	  packetBeginPresent	  off
	  packetBeginEnabled	  "off"
	  visibilities		  "dspba_ChannelInVis(gcb)"
	  latencyCorrection	  "0"
	  version		  "20141013"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChannelOut"
	  SID			  "11"
	  Ports			  [3, 3]
	  Position		  [555, 204, 600, 456]
	  ZOrder		  549
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/ChannelOut"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "channelout"
	  nInputs		  "dspba_internal_get_channel_ports(gcb)"
	  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "1"
	  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I'"
	  "; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
	  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	  style			  "Optimised"
	  dataSignals		  "1"
	  foldingEnabled	  off
	  channels		  "1"
	  sampleRate		  "200"
	  packetBeginPresent	  off
	  packetBeginEnabled	  "off"
	  visibilities		  "dspba_ChannelOutVis(gcb)"
	  latency		  "2"
	  latencyCorrection	  "0"
	  version		  "20141013"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LocalThreshold"
	  SID			  "12"
	  Ports			  []
	  Position		  [413, 61, 562, 150]
	  ZOrder		  574
	  BackgroundColor	  "[0.843137, 0.839216, 0.666667]"
	  LibraryVersion	  "1.154"
	  SourceBlock		  "DSPBABase/LocalThreshold"
	  SourceType		  "DSP Builder Advanced Blockset Threshold Block"
	  margin		  "Clock_Margin"
	  delayRegOrRAMThresholdBits "10000"
	  MediumDualMemThresholdBits "-1"
	  LargeDualMemThresholdBits "-1"
	  hardMultiplierThresholdLuts "-1"
	  version		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SynthesisInfo"
	  SID			  "13"
	  Ports			  []
	  Position		  [145, 65, 267, 114]
	  ZOrder		  556
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/SynthesisInfo"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "synthinfo"
	  nInputs		  "0"
	  nOutputs		  "0"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Truncate"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "99"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('Style=%s', style);"
	  style			  "Scheduled"
	  visibilities		  "32768"
	  constraintInUse	  on
	  constraintRelation	  "="
	  constraintLimit	  "NPipe"
	  bitAccurate		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out"
	  SID			  "14"
	  Position		  [665, 408, 695, 422]
	  ZOrder		  570
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_out"
	  SID			  "15"
	  Position		  [665, 238, 695, 252]
	  ZOrder		  571
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c_out"
	  SID			  "16"
	  Position		  [665, 323, 695, 337]
	  ZOrder		  572
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "ChannelOut"
	  SrcPort		  2
	  DstBlock		  "c_out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "ChannelOut"
	  SrcPort		  1
	  DstBlock		  "v_out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "ChannelOut"
	  SrcPort		  3
	  DstBlock		  "d_out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "c_in"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "v_in"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "ChannelIn"
	  SrcPort		  2
	  DstBlock		  "ChannelOut"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "d_in"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  3
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "ChannelIn"
	  SrcPort		  1
	  DstBlock		  "ChannelOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "ChannelIn"
	  SrcPort		  3
	  DstBlock		  "ChannelOut"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PipeReg_2in"
      SID		      "6"
      Ports		      [4, 4]
      Position		      [1115, 499, 1280, 621]
      ZOrder		      598
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		45
	$ClassName		"Simulink.Mask"
	Display			"d = strcat(num2str(NPipe), '\\npipeline\\nstages');\ndisp(d);\nport_label('input',3,'v_in');\nport_label('"
	"input',4,'c_in');\nport_label('input',1,'d_in1');\nport_label('input',2,'d_in2');\nport_label('output',3,'v_out');\np"
	"ort_label('output',4,'c_out');\nport_label('output',1,'d_out1');\nport_label('output',2,'d_out2');\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  2
	  Object {
	    $ObjectID		    46
	    Type		    "edit"
	    Name		    "NPipe"
	    Prompt		    "Pipeline stages"
	    Value		    "2"
	  }
	  Object {
	    $ObjectID		    47
	    Type		    "edit"
	    Name		    "Clock_Margin"
	    Prompt		    "Clock Margin"
	    Value		    "DUC_LINEUP_param.ClockMargin "
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"PipeReg_2in"
	Location		[-8, -8, 1608, 1168]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"200"
	Block {
	  BlockType		  Inport
	  Name			  "d_in1"
	  SID			  "17"
	  Position		  [145, 358, 175, 372]
	  ZOrder		  550
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "d_in2"
	  SID			  "20"
	  Position		  [145, 423, 175, 437]
	  ZOrder		  575
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v_in"
	  SID			  "18"
	  Position		  [145, 228, 175, 242]
	  ZOrder		  568
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c_in"
	  SID			  "19"
	  Position		  [145, 293, 175, 307]
	  ZOrder		  569
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChannelIn"
	  SID			  "21"
	  Ports			  [4, 4]
	  Position		  [220, 206, 265, 459]
	  ZOrder		  548
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/ChannelIn"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "channelin"
	  nInputs		  "dspba_internal_get_channel_ports(gcb)"
	  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I'"
	  "; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
	  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('In');"
	  style			  "Optimised"
	  dataSignals		  "2"
	  foldingEnabled	  off
	  channels		  "1"
	  sampleRate		  "200"
	  packetBeginPresent	  off
	  packetBeginEnabled	  "off"
	  visibilities		  "dspba_ChannelInVis(gcb)"
	  latencyCorrection	  "0"
	  version		  "20141013"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChannelOut"
	  SID			  "22"
	  Ports			  [4, 4]
	  Position		  [555, 206, 600, 459]
	  ZOrder		  549
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/ChannelOut"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "channelout"
	  nInputs		  "dspba_internal_get_channel_ports(gcb)"
	  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "2"
	  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I'"
	  "; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
	  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	  style			  "Optimised"
	  dataSignals		  "2"
	  foldingEnabled	  off
	  channels		  "1"
	  sampleRate		  "200"
	  packetBeginPresent	  off
	  packetBeginEnabled	  "off"
	  visibilities		  "dspba_ChannelOutVis(gcb)"
	  latency		  "2"
	  latencyCorrection	  "0"
	  version		  "20141013"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LocalThreshold"
	  SID			  "23"
	  Ports			  []
	  Position		  [413, 61, 562, 150]
	  ZOrder		  574
	  BackgroundColor	  "[0.843137, 0.839216, 0.666667]"
	  LibraryVersion	  "1.154"
	  SourceBlock		  "DSPBABase/LocalThreshold"
	  SourceType		  "DSP Builder Advanced Blockset Threshold Block"
	  margin		  "Clock_Margin"
	  delayRegOrRAMThresholdBits "10000"
	  MediumDualMemThresholdBits "-1"
	  LargeDualMemThresholdBits "-1"
	  hardMultiplierThresholdLuts "-1"
	  version		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SynthesisInfo"
	  SID			  "24"
	  Ports			  []
	  Position		  [145, 65, 267, 114]
	  ZOrder		  556
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.426"
	  SourceBlock		  "DSPBAPrim/SynthesisInfo"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  primtype		  "synthinfo"
	  nInputs		  "0"
	  nOutputs		  "0"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Truncate"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "99"
	  inPortNames		  "[' '; ' ';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('Style=%s', style);"
	  style			  "Scheduled"
	  visibilities		  "32768"
	  constraintInUse	  on
	  constraintRelation	  "="
	  constraintLimit	  "NPipe"
	  bitAccurate		  off
	  version		  "20090407"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out1 "
	  SID			  "25"
	  Position		  [665, 358, 695, 372]
	  ZOrder		  570
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "d_out2"
	  SID			  "28"
	  Position		  [665, 423, 695, 437]
	  ZOrder		  576
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_out"
	  SID			  "26"
	  Position		  [665, 228, 695, 242]
	  ZOrder		  571
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c_out"
	  SID			  "27"
	  Position		  [665, 293, 695, 307]
	  ZOrder		  572
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "ChannelIn"
	  SrcPort		  3
	  DstBlock		  "ChannelOut"
	  DstPort		  3
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "ChannelIn"
	  SrcPort		  1
	  DstBlock		  "ChannelOut"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "d_in1"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  3
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "ChannelIn"
	  SrcPort		  2
	  DstBlock		  "ChannelOut"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "v_in"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "c_in"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "ChannelOut"
	  SrcPort		  3
	  DstBlock		  "d_out1 "
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "ChannelOut"
	  SrcPort		  1
	  DstBlock		  "v_out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "ChannelOut"
	  SrcPort		  2
	  DstBlock		  "c_out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "d_in2"
	  SrcPort		  1
	  DstBlock		  "ChannelIn"
	  DstPort		  4
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "ChannelIn"
	  SrcPort		  4
	  DstBlock		  "ChannelOut"
	  DstPort		  4
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "ChannelOut"
	  SrcPort		  4
	  DstBlock		  "d_out2"
	  DstPort		  1
	}
      }
    }
    Annotation {
      SID		      "31"
      Name		      " %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n %  \n % Copyright (c) 2017, BigCat Wireless"
      " Pvt Ltd\n % All rights reserved.\n % \n % Redistribution and use in source and binary forms, with or without\n "
      "% modification, are permitted provided that the following conditions are met:\n % \n %     * Redistributions of "
      "source code must retain the above copyright notice,\n %       this list of conditions and the following disclaim"
      "er.\n %\n %     * Redistributions in binary form must reproduce the above copyright\n %       notice, this list "
      "of conditions and the following disclaimer in the\n %       documentation and/or other materials provided with t"
      "he distribution.\n %\n %     * Neither the name of the copyright holder nor the names of its contributors\n %   "
      "    may be used to endorse or promote products derived from this software\n %       without specific prior writt"
      "en permission.\n % \n % \n % \n % THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\n"
      " % AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\n % IMPLIED WARRANTIES OF MERCHANTA"
      "BILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n % DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRI"
      "BUTORS BE LIABLE\n % FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL\n % DAMAGES (INC"
      "LUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\n % SERVICES; LOSS OF USE, DATA, OR PROFITS; OR B"
      "USINESS INTERRUPTION) HOWEVER\n % CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\n"
      " % OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n % OF THIS SOFTWARE, EVEN IF A"
      "DVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n % \n  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n"
      Position		      [303, 326, 781, 736]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      off
      FixedWidth	      off
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      ZOrder		      -1
    }
  }
}
