# ZX Spectrum Next Issue 2 FPGA Pin Assignemnt and Constraints
# Copyright 2020 Fabio Belavenuto and Alvin Albrecht
#
# All Rights Reserved
#
# Redistribution and use in source and synthezised forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# Redistributions of source code must retain the above copyright notice,
# this list of conditions and the following disclaimer.
#
# Redistributions in synthesized form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
#
# Neither the name of the author nor the names of other contributors may
# be used to endorse or promote products derived from this software without
# specific prior written permission.
#
# THIS CODE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
# POSSIBILITY OF SUCH DAMAGE.
#
# You are responsible for any legal issues arising from your use of this code.
#
# This file is part of the ZX Spectrum Next Project
# <https://gitlab.com/SpectrumNext/ZX_Spectrum_Next_FPGA/tree/master/cores>
#
# Migration to zxdos board by AvlixA
# Version for zxdos board with addon Wifi+2Mb SRAM in expansion ZX-UNO bus

# Clocks & debug
NET "clock_50_i"       	 LOC="A10" | IOSTANDARD = LVCMOS33;

#NET "LED"             LOC="T9"  | IOSTANDARD = LVCMOS33;
#NET LED<1>            LOC="R9"  | IOSTANDARD = LVCMOS33;


# SRAM 1
NET "ram1_addr_o<10>"    LOC="H14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<11>"    LOC="J16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<12>"    LOC="J11"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<13>"    LOC="J13"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<14>"    LOC="K16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<15>"    LOC="K11"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<16>"    LOC="L12"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<17>"    LOC="M13"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<18>"    LOC="M15"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<19>"    LOC="N14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<0>"   LOC="L14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<1>"   LOC="M14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<2>"   LOC="K14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<3>"   LOC="L13"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<4>"   LOC="J12"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<5>"   LOC="T14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<6>"   LOC="T15"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<7>"   LOC="R14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<8>"   LOC="R16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<9>"   LOC="F10"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_addr_o<20>"   LOC="A12"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;

NET "ram1_data_io_zxdos<0>"    LOC="K15"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<1>"    LOC="N16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<2>"    LOC="L16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<3>"    LOC="K12"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<4>"    LOC="J14"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<5>"    LOC="P15"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<6>"    LOC="P16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<7>"    LOC="R15"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#Upper Bus: Do not use with Edge Conector
NET "ram1_data_io_zxdos<8>"    LOC="T5"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<9>"    LOC="T4"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<10>"   LOC="P9"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<11>"   LOC="D6"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<12>"   LOC="F7"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<13>"   LOC="N6"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<14>"   LOC="N8"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_data_io_zxdos<15>"   LOC="R5"    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
##Upper Bus not conected as it is shared with Edge Conector
#NET "ram1_data_io_zxdos<8>"      IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<9>"      IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<10>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<11>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<12>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<13>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<14>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET "ram1_data_io_zxdos<15>"     IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;

NET "ram1_we_n_o"       LOC="M16"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_ub_n_o"       LOC="E13"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
NET "ram1_lb_n_o"       LOC="C11"  | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET 'ram_oe_n_o'        LOC=''    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET 'ram_ce_n_o<0>'     LOC=''    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET 'ram_ce_n_o<1>'     LOC=''    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET 'ram_ce_n_o<2>'     LOC=''   | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;
#NET 'ram_ce_n_o<3>'     LOC=''    | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = "FAST" | NODELAY;

# Keyboard and mouse
NET "ps2_clk_io"         LOC="M11"  | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 24;
NET "ps2_data_io"        LOC="P12"  | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 24;
NET "ps2_pin6_io"        LOC="M10"  | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 24; #mouseclk
NET "ps2_pin2_io"        LOC="P11"  | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 24; #mousedata


# SD/MMC
NET "sd_cs0_n_o"        LOC="N9"   | IOSTANDARD = LVTTL; # CS/CD o DAT3
NET "sd_sclk_o"         LOC="T6"   | IOSTANDARD = LVTTL; # CLK
NET "sd_mosi_o"         LOC="M9"   | IOSTANDARD = LVTTL; # MOSI  o CMD
NET "sd_miso_i"         LOC="T7"   | IOSTANDARD = LVTTL | PULLUP; # MISO  o DAT0
NET "sd_sclk_o"         CLOCK_DEDICATED_ROUTE = FALSE;
#NET 'sd_cs1_n_o'        LOC=''    | IOSTANDARD = LVTTL;

# SPI Flash
NET "flash_cs_n_o"      LOC="T3"  | IOSTANDARD = LVCMOS33;
NET "flash_sclk_o"      LOC="R11" | IOSTANDARD = LVCMOS33;
NET "flash_mosi_o"      LOC="T10" | IOSTANDARD = LVCMOS33;
NET "flash_miso_i"      LOC="P10" | IOSTANDARD = LVCMOS33 | PULLUP;
NET 'flash_wp_o'        LOC=''   | IOSTANDARD = LVCMOS33;
NET 'flash_hold_o'      LOC=''   | IOSTANDARD = LVCMOS33;

# JOYSTICK
NET "JOY_CLK"         LOC="R12"  | IOSTANDARD = LVCMOS33; 
NET "JOY_LOAD"        LOC="T12"  | IOSTANDARD = LVCMOS33;
NET "JOY_DATA"        LOC="T13"  | IOSTANDARD = LVCMOS33;

#NET 'joyp1_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joyp2_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joyp3_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joyp4_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joyp6_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joyp7_o'           LOC=''   | IOSTANDARD = LVTTL;
#NET 'joyp9_i'           LOC=''   | IOSTANDARD = LVTTL; #| PULLUP;
#NET 'joysel_o'          LOC=''    | IOSTANDARD = LVTTL;

NET 'audioext_l_o'      LOC='H11'    | IOSTANDARD = LVCMOS33 | DRIVE = 16;
NET 'audioext_r_o'      LOC='H13'    | IOSTANDARD = LVCMOS33 | DRIVE = 16;
#NET 'audioint_o'        LOC=''   | IOSTANDARD = LVCMOS33 | DRIVE = 16;

# Sound input/output
#NET "mic_port_o"  		   LOC=""  | IOSTANDARD = LVCMOS33;
NET "ear_port_i"           LOC="A14"  | IOSTANDARD = LVCMOS33;

#NET 'btn_divmmc_n_i'    LOC='T8'    | IOSTANDARD = LVCMOS33 | PULLUP;
#NET 'btn_multiface_n_i' LOC='R7'    | IOSTANDARD = LVCMOS33 | PULLUP;
#NET 'btn_reset_n_i'     LOC=''   | IOSTANDARD = LVCMOS33 | PULLUP;

#NET BTN<0>            LOC="T8"  | IOSTANDARD = LVCMOS33;
#NET BTN<1>            LOC="R7"  | IOSTANDARD = LVCMOS33;

#NET 'keyb_row_o<3>'     LOC='H13'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 1
#NET 'keyb_row_o<2>'     LOC='L12'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 2
#NET 'keyb_row_o<1>'     LOC='K11'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 3
#NET 'keyb_row_o<4>'     LOC='J12'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 4
#NET 'keyb_row_o<5>'     LOC='K12'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 5
#NET 'keyb_row_o<0>'     LOC='H11'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 6
#NET 'keyb_row_o<6>'     LOC='J11'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 7
#NET 'keyb_row_o<7>'     LOC='G12'   | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;          # 8
#
#NET 'keyb_col_i<6>'     LOC='M16'   | IOSTANDARD = LVTTL | PULLUP;
#NET 'keyb_col_i<5>'     LOC='M15'   | IOSTANDARD = LVTTL | PULLUP;
#NET 'keyb_col_i<4>'     LOC='T5'    | IOSTANDARD = LVTTL | PULLUP;   # 1
#NET 'keyb_col_i<3>'     LOC='P7'    | IOSTANDARD = LVTTL | PULLUP;   # 2
#NET 'keyb_col_i<2>'     LOC='N8'    | IOSTANDARD = LVTTL | PULLUP;   # 3 
#NET 'keyb_col_i<1>'     LOC='P8'    | IOSTANDARD = LVTTL | PULLUP;   # 4
#NET 'keyb_col_i<0>'     LOC='L7'    | IOSTANDARD = LVTTL | PULLUP;   # 5

##bus de expansión ZXDOS+
#NET 'bus_addr_o<0>'     LOC='P6'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<1>'     LOC='M7'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<2>'     LOC='C6'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<3>'     LOC='E6'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<4>'     LOC='A9'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<5>'     LOC='B8'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<6>'     LOC='A8'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<7>'     LOC='A7'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<8>'     LOC='A13'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<9>'     LOC='B12'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<10>'    LOC='B14'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<11>'    LOC='C13'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<12>'    LOC='L8'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<13>'    LOC='R9'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<14>'    LOC='L10'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_addr_o<15>'    LOC='T9'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<0>'    LOC='T5'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<1>'    LOC='T4'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<2>'    LOC='P9'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<3>'    LOC='D6'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<4>'    LOC='F7'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<5>'    LOC='N6'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<6>'    LOC='N8'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_data_io<7>'    LOC='R5'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#
#NET 'bus_rfsh_n_o'          IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_busack_n_o'        IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_romcs_i'       LOC='B10'   | IOSTANDARD = LVCMOS33;
#NET 'bus_m1_n_o'        LOC='C9'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_wait_n_i'      LOC='C10'   | IOSTANDARD = LVCMOS33 | PULLUP;
#NET 'bus_busreq_n_i'        IOSTANDARD = LVCMOS33;
#NET 'bus_rst_n_io'      LOC='B6'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 8 | SLEW = SLOW;
#NET 'bus_iorq_n_o'      LOC='A4'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_wr_n_o'        LOC='B5'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_rd_n_o'        LOC='E10'    | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_halt_n_o'      LOC='F9'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_mreq_n_o'      LOC='E11'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_nmi_n_i'       LOC='C8'   | IOSTANDARD = LVCMOS33;
#NET 'bus_int_n_io'      LOC='E7'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#NET 'bus_clk35_o'       LOC='L7'   | IOSTANDARD = LVCMOS33 | PULLUP | DRIVE = 4 | SLEW = SLOW;
#
#NET 'bus_ramcs_i'           IOSTANDARD = LVCMOS33;
#NET 'bus_iorqula_n_i'       IOSTANDARD = LVCMOS33;

# Video output
 NET "rgb_r_o<5>"            LOC="G11"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_r_o<4>"            LOC="F13"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_r_o<3>"            LOC="F14"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_r_o<2>"            LOC="G14"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_r_o<1>"            LOC="G16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_r_o<0>"            LOC="H15"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;

 NET "rgb_g_o<5>"            LOC="B16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_g_o<4>"            LOC="C16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_g_o<3>"            LOC="D16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_g_o<2>"            LOC="E16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_g_o<1>"            LOC="F16"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_g_o<0>"            LOC="F12"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;

 NET "rgb_b_o<5>"            LOC="E12"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_b_o<4>"            LOC="B15"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_b_o<3>"            LOC="C15"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_b_o<2>"            LOC="D14"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_b_o<1>"            LOC="E15"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
 NET "rgb_b_o<0>"            LOC="F15"   | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;

NET "hsync_o"         LOC="G12"  | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ; # CSYNV en caso video compuesto
NET "vsync_o"         LOC="H16"  | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ; # no usado si es solo VIDEO
#NET "csync_o"         LOC="E13"  | IOSTANDARD = LVTTL | PULLUP | DRIVE = 8 | SLEW = FAST ;  # PAL
#NET "stdnb"                        IOSTANDARD = LVCMOS33; # NTSC

#H16_VSYNC
#G12_CSYNC


#NET 'hdmi_n_o<0>'       LOC='P5'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_p_o<0>'       LOC='N5'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_n_o<1>'       LOC='A5'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_p_o<1>'       LOC='B5'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_n_o<2>'       LOC='T6'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_p_o<2>'       LOC='P6'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_n_o<3>'       LOC='T7'    | IOSTANDARD = TMDS_33;
#NET 'hdmi_p_o<3>'       LOC='R7'    | IOSTANDARD = TMDS_33;

#NET 'i2c_scl_io'        LOC='T9'    | IOSTANDARD = LVTTL | DRIVE = 4 | PULLUP;
#NET 'i2c_sda_io'        LOC='R9'    | IOSTANDARD = LVTTL | DRIVE = 4 | PULLUP;

#Gomados: Para chip wifi: A11 es TXD, A6 es RXD y D8 es RTS
NET 'esp_gpio0_io'      LOC='D9'   | IOSTANDARD = LVCMOS33 | DRIVE = 2 | PULLUP;
NET 'esp_gpio2_io'        IOSTANDARD = LVCMOS33 | DRIVE = 2 | PULLUP;
NET 'esp_rx_i'          LOC='A11'    | IOSTANDARD = LVCMOS33 | PULLUP;
NET 'esp_tx_o'          LOC='A6'   | IOSTANDARD = LVCMOS33 | DRIVE = 4;
#NET 'esp_gpio13_io'      LOC='D8'   | IOSTANDARD = LVCMOS33 | DRIVE = 2 | PULLUP; #RTS

##Pines RPI0 ZXDOS+/GOMADOS+
#NET 'accel_io<0>'       LOC='A7'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<1>'       LOC='A8'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<2>'       LOC='T9'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<3>'       LOC='L10'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<4>'       LOC='L8'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<5>'       LOC='B8'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<6>'       LOC='C9'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<7>'       LOC='C7'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<8>'       LOC='B6'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<9>'       LOC='E10'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<10>'      LOC='A4'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<11>'      LOC='A5'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<12>'      LOC='A9'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<13>'      LOC='B10'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<14>'      LOC='L7'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<15>'      LOC='P6'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
##NET 'accel_io<16>'      LOC='C11'   | IOSTANDARD = LVCMOS33 | DRIVE = 2; #Comparte pin con ram1_lb_n_o
#NET 'accel_io<16>'                     IOSTANDARD = LVCMOS33 | DRIVE = 2; #Comparte pin con ram1_lb_n_o
#NET 'accel_io<17>'      LOC='M7'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<18>'      LOC='C6'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<19>'      LOC='A13'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<20>'      LOC='B12'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<21>'      LOC='C13'    | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<22>'      LOC='E7'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<23>'      LOC='C8'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<24>'      LOC='E11'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<25>'      LOC='B5'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<26>'      LOC='B14'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;
#NET 'accel_io<27>'      LOC='E6'   | IOSTANDARD = LVCMOS33 | DRIVE = 2;

#NET 'extras_io'         LOC='N16'   | IOSTANDARD = LVTTL | PULLUP;

# Timings

TIMESPEC TSF2P  = FROM : FFS   : TO : PADS  : 26 ns;

NET "CLK_28" TNM_NET = "CLK_28" | KEEP | S;
NET "CLK_28_n" TNM_NET = "CLK_28_n" | KEEP | S;
NET "CLK_14" KEEP | S | PERIOD = 60 ns;
NET "CLK_7" KEEP | S | PERIOD = 120 ns;
#NET "CLK_HDMI" TNM_NET = "CLK_HDMI" | KEEP | S;
#NET "CLK_HDMI_n" TNM_NET = "CLK_HDMI_n" | KEEP | S;
NET "CLK_3M5_CONT" KEEP | S | PERIOD = 240 ns;
NET "clk_28_div<0>" KEEP | S | PERIOD = 60 ns;
NET "clk_28_div<7>" KEEP | S | PERIOD = 7680 ns;
NET "clk_28_div<6>" KEEP | S | PERIOD = 3840 ns;

TIMESPEC "TS_CLK_28" = PERIOD "CLK_28" 30 ns;
TIMESPEC "TS_CLK_28_n" = PERIOD "CLK_28_n" TS_CLK_28 PHASE + 15 ns;
#TIMESPEC "TS_CLK_HDMI" = PERIOD "CLK_HDMI" TS_CLK_28/5;
#TIMESPEC "TS_CLK_HDMI_n" = PERIOD "CLK_HDMI_n" TS_CLK_28/5 PHASE + 3 ns;

#NET "clock_50_i" CLOCK_DEDICATED_ROUTE = FALSE;

NET "clock_50_i" TNM_NET = "clock_50_i";
TIMESPEC "TS_clock_50_i" = PERIOD "clock_50_i" 20 ns;
