 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:27:23 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][6]/Q (DFFRHQX4M)               0.46       0.46 f
  U0_RegFile/REG1[6] (RegFile)                            0.00       0.46 f
  U0_ALU/B[6] (ALU)                                       0.00       0.46 f
  U0_ALU/U4/Y (BUFX18M)                                   0.22       0.67 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.67 f
  U0_ALU/div_52/U51/Y (NOR2X12M)                          0.28       0.95 r
  U0_ALU/div_52/U44/Y (AND3X12M)                          0.27       1.22 r
  U0_ALU/div_52/U38/Y (AND2X12M)                          0.23       1.45 r
  U0_ALU/div_52/U13/Y (AND4X8M)                           0.38       1.83 r
  U0_ALU/div_52/U42/Y (INVX12M)                           0.10       1.92 f
  U0_ALU/div_52/U39/Y (NAND2X12M)                         0.11       2.04 r
  U0_ALU/div_52/U41/Y (CLKNAND2X16M)                      0.18       2.21 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.63 f
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.23       2.86 f
  U0_ALU/div_52/U4/Y (MX2X6M)                             0.39       3.25 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.43       3.67 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.38       4.05 r
  U0_ALU/div_52/U31/Y (AND2X6M)                           0.37       4.42 r
  U0_ALU/div_52/U28/Y (MX2X6M)                            0.40       4.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.61       5.44 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       5.94 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       6.45 f
  U0_ALU/div_52/U30/Y (CLKAND2X6M)                        0.25       6.69 f
  U0_ALU/div_52/U11/Y (CLKBUFX24M)                        0.23       6.92 f
  U0_ALU/div_52/U32/Y (MX2X4M)                            0.40       7.32 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.69       8.01 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.47       8.48 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.47       8.95 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.46       9.41 r
  U0_ALU/div_52/U29/Y (AND3X4M)                           0.32       9.74 r
  U0_ALU/div_52/U10/Y (BUFX18M)                           0.24       9.98 r
  U0_ALU/div_52/U2/Y (MX2X6M)                             0.38      10.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.43      10.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.28      11.08 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.28      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      11.64 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.27      11.91 f
  U0_ALU/div_52/U23/Y (AND2X4M)                           0.21      12.12 f
  U0_ALU/div_52/U9/Y (BUFX18M)                            0.20      12.33 f
  U0_ALU/div_52/U3/Y (MX2X3M)                             0.52      12.84 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.44      13.29 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.23      13.52 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.23      13.76 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.23      13.99 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.23      14.22 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.22      14.44 r
  U0_ALU/div_52/U17/Y (AND2X6M)                           0.28      14.72 r
  U0_ALU/div_52/U16/Y (CLKINVX16M)                        0.13      14.85 f
  U0_ALU/div_52/U8/Y (INVX16M)                            0.21      15.06 r
  U0_ALU/div_52/U22/Y (MX2XLM)                            0.63      15.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.71      16.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.51      16.91 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.51      17.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.39      17.81 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.51      18.31 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.34      18.66 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      18.66 f
  U0_ALU/U10/Y (AOI222X4M)                                0.63      19.29 r
  U0_ALU/U3/Y (AND3X4M)                                   0.37      19.66 r
  U0_ALU/U9/Y (NOR2X4M)                                   0.11      19.77 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00      19.77 f
  data arrival time                                                 19.77

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -19.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (DFFRQX4M)
                                                          0.93       0.93 r
  U0_SYS_CTRL/U0_CTRL_RX/U51/Y (INVX4M)                   0.51       1.44 f
  U0_SYS_CTRL/U0_CTRL_RX/U19/Y (NOR3X4M)                  0.84       2.28 r
  U0_SYS_CTRL/U0_CTRL_RX/U31/Y (NAND2X2M)                 0.94       3.21 f
  U0_SYS_CTRL/U0_CTRL_RX/U55/Y (OAI21X2M)                 0.48       3.70 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       3.70 r
  U0_SYS_CTRL/U5/Y (BUFX2M)                               0.34       4.03 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       4.03 r
  U3/Y (BUFX2M)                                           0.94       4.97 r
  U0_RegFile/Address[0] (RegFile)                         0.00       4.97 r
  U0_RegFile/U22/Y (INVX2M)                               0.70       5.67 f
  U0_RegFile/U101/Y (INVX2M)                              0.95       6.63 r
  U0_RegFile/U96/Y (BUFX2M)                               0.94       7.57 r
  U0_RegFile/U72/Y (BUFX2M)                               0.53       8.10 r
  U0_RegFile/U26/Y (CLKBUFX8M)                            0.99       9.09 r
  U0_RegFile/U16/Y (MX4XLM)                               0.88       9.97 f
  U0_RegFile/U263/Y (MX4XLM)                              0.84      10.80 f
  U0_RegFile/U262/Y (AO22X1M)                             0.67      11.47 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00      11.47 f
  data arrival time                                                 11.47

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.47
  --------------------------------------------------------------------------
  slack (MET)                                                        8.11


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX1M)          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRX1M)           0.71       0.71 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       0.71 r
  U0_UART/U0_UART_TX/S_DATA (UART_TX)                     0.00       0.71 r
  U0_UART/TX_OUT_S (UART)                                 0.00       0.71 r
  U10/Y (CLKINVX1M)                                       0.79       1.51 f
  U11/Y (CLKINVX40M)                                     21.29      22.80 r
  UART_TX_O (out)                                         0.00      22.80 r
  data arrival time                                                 22.80

  clock UART_RX_CLK (rise edge)                         100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                -22.80
  --------------------------------------------------------------------------
  slack (MET)                                                       57.00


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/Q (DFFRX1M)
                                                          0.84       0.84 f
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (NAND2X2M)               0.93       1.77 r
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (OAI21X4M)               0.46       2.23 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.50       2.74 r
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (NAND2X2M)               0.50       3.24 f
  U0_UART/U0_UART_TX/U0_fsm/U4/Y (NOR3X4M)                0.79       4.03 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.03 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer)
                                                          0.00       4.03 r
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (INVX2M)          0.72       4.75 f
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (NOR2X8M)         1.01       5.76 r
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (NOR2X8M)         0.51       6.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (AO22X1M)        0.66       6.93 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRX1M)
                                                          0.00       6.93 f
  data arrival time                                                  6.93

  clock UART_TX_CLK (rise edge)                         800.00     800.00
  clock network delay (ideal)                             0.00     800.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRX1M)
                                                          0.00     800.00 r
  library setup time                                     -0.22     799.78
  data required time                                               799.78
  --------------------------------------------------------------------------
  data required time                                               799.78
  data arrival time                                                 -6.93
  --------------------------------------------------------------------------
  slack (MET)                                                      792.86


1
