# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"FSM_TB_time_synth.v" \

sv xil_defaultlib  \
"../../../../../FSM_SEGUNDO_PARCIAL.srcs/sources_1/new/FSM_SEGUNDO_PARCIAL.sv" \
"../../../../../FSM_SEGUNDO_PARCIAL.srcs/sim_1/new/FSM_TB.sv" \

# Do not sort compile order
nosort
