Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 17 20:17:36 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    4           
CKBF-1     Warning           connects_I_driver_BUFR                                                                                 1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           2           
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        5           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          6           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  8           
XDCH-1     Warning           Hold option missing in multicycle path constraint                                                      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.240        0.000                      0                  504        0.082        0.000                      0                  504        0.264        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
RGMII_0_rxc                                   {0.000 4.000}        8.000           125.000         
ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
clk_fpga_0                                    {0.000 2.500}        5.000           200.000         
  clk_10                                      {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                         {0.000 200.000}      400.000         2.500           
  clkfbout                                    {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                           {0.000 4.000}        8.000           125.000         
    ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                            {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_0_rxc                  3.435        0.000                      0                   22        0.082        0.000                      0                   22        3.500        0.000                       0                    19  
clk_fpga_0                   1.362        0.000                      0                  419        0.168        0.000                      0                  419        0.264        0.000                       0                   208  
  clk_10                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          3.394        0.000                      0                   53        0.185        0.000                      0                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  RGMII_0_rxc                                     0.240        0.000                      0                    5        0.332        0.000                      0                    5  
gmii_clk_125m_out                         ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk        0.690        0.000                      0                    5        1.024        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                    ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  RGMII_0_rxc                               
(none)                                    gmii_clk_125m_out                         ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  
(none)                                                                              clk_fpga_0                                
(none)                                    clk_fpga_0                                clk_fpga_0                                
(none)                                    RGMII_0_rxc                               gmii_clk_125m_out                         
(none)                                    clk_fpga_0                                gmii_clk_125m_out                         
(none)                                    gmii_clk_125m_out                         gmii_clk_125m_out                         
(none)                                    clk_fpga_0                                gmii_clk_25m_out                          
(none)                                    clk_fpga_0                                gmii_clk_2_5m_out                         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_fpga_0                            
(none)             clkfbout                              
(none)             gmii_clk_125m_out                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_0_rxc
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.697ns (11.173%)  route 5.541ns (88.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408     1.884    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     3.493 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328     3.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.517     4.339 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           3.286     7.624    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X100Y119       LUT2 (Prop_lut2_I1_O)        0.180     7.804 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           2.256    10.060    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X58Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.701    13.491    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X58Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                         clock pessimism              0.071    13.562    
                         clock uncertainty           -0.035    13.526    
    SLICE_X58Y118        FDRE (Setup_fdre_C_D)       -0.031    13.495    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.518ns (21.185%)  route 1.927ns (78.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     6.513 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.927     8.441    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.518ns (21.232%)  route 1.922ns (78.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_fdre_C_Q)         0.518     6.507 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.922     8.429    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.456ns (18.789%)  route 1.971ns (81.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.971     8.416    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.398%)  route 1.903ns (78.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_fdre_C_Q)         0.518     6.507 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.903     8.410    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.518ns (22.584%)  route 1.776ns (77.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_fdre_C_Q)         0.518     6.507 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.776     8.283    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.456ns (20.288%)  route 1.792ns (79.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.456     6.445 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.792     8.237    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.518ns (23.375%)  route 1.698ns (76.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_fdre_C_Q)         0.518     6.507 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.698     8.206    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.162%)  route 1.626ns (75.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     6.513 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.626     8.139    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.484    12.380    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.518ns (22.857%)  route 1.748ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.893     5.992    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X58Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y118        FDRE (Prop_fdre_C_Q)         0.518     6.510 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.748     8.259    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -1.331    12.533    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.441ns (16.318%)  route 2.261ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.261     6.192    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.071     5.925    
    SLICE_X66Y118        FDRE (Hold_fdre_C_D)         0.185     6.110    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           6.192    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.441ns (16.020%)  route 2.312ns (83.980%))
  Logic Levels:           0  
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y129        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.312     6.242    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.071     5.919    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.199     6.118    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.118    
                         arrival time                           6.242    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.449ns (16.463%)  route 2.278ns (83.537%))
  Logic Levels:           0  
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y129        IDDR (Prop_iddr_C_Q1)        0.449     3.938 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.278     6.217    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.071     5.919    
    SLICE_X67Y122        FDRE (Hold_fdre_C_D)         0.132     6.051    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.051    
                         arrival time                           6.217    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.449ns (15.894%)  route 2.376ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q1)        0.449     3.938 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.376     6.314    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.071     5.925    
    SLICE_X66Y118        FDRE (Hold_fdre_C_D)         0.195     6.120    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.120    
                         arrival time                           6.314    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.449ns (15.894%)  route 2.376ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.276     3.483    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q1)        0.449     3.932 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.376     6.308    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.071     5.919    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.195     6.114    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.114    
                         arrival time                           6.308    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.441ns (15.321%)  route 2.437ns (84.679%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.276     3.483    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q2)        0.441     3.924 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.437     6.362    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.071     5.919    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.199     6.118    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.118    
                         arrival time                           6.362    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.449ns (14.924%)  route 2.560ns (85.076%))
  Logic Levels:           0  
  Clock Path Skew:        2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.064ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.449     3.938 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           2.560     6.498    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.965     6.064    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.071     5.994    
    SLICE_X100Y119       FDRE (Hold_fdre_C_D)         0.195     6.189    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -6.189    
                         arrival time                           6.498    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.441ns (15.053%)  route 2.489ns (84.947%))
  Logic Levels:           0  
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.489     6.419    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.890     5.989    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.071     5.919    
    SLICE_X66Y122        FDRE (Hold_fdre_C_D)         0.185     6.104    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.104    
                         arrival time                           6.419    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.180ns (11.318%)  route 1.410ns (88.682%))
  Logic Levels:           0  
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        IDDR (Prop_iddr_C_Q1)        0.180     1.175 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.410     2.586    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.921     2.289    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X67Y122        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.188     2.101    
    SLICE_X67Y122        FDRE (Hold_fdre_C_D)         0.045     2.146    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.249ns (14.422%)  route 1.478ns (85.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q2)        0.179     1.174 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           1.012     2.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X100Y119       LUT2 (Prop_lut2_I0_O)        0.070     2.256 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.466     2.722    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.954     2.322    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.188     2.134    
    SLICE_X100Y119       FDRE (Hold_fdre_C_D)         0.052     2.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_0_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_0_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.666         8.000       6.334      BUFIO_X1Y9      ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y120   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y119   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y130   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y129   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y123   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y118   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y122   ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.271ns (35.573%)  route 2.302ns (64.427%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 7.944 - 5.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.960     3.254    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y127        FDRE (Prop_fdre_C_Q)         0.478     3.732 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.091     4.823    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X96Y126        LUT6 (Prop_lut6_I2_O)        0.295     5.118 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22/O
                         net (fo=1, routed)           0.638     5.756    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22_n_0
    SLICE_X96Y126        LUT3 (Prop_lut3_I0_O)        0.150     5.906 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_7/O
                         net (fo=2, routed)           0.573     6.479    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[9]
    SLICE_X96Y125        LUT3 (Prop_lut3_I0_O)        0.348     6.827 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1/O
                         net (fo=1, routed)           0.000     6.827    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1_n_0
    SLICE_X96Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     7.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X96Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/C
                         clock pessimism              0.247     8.191    
                         clock uncertainty           -0.083     8.108    
    SLICE_X96Y125        FDRE (Setup_fdre_C_D)        0.081     8.189    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.264ns (35.880%)  route 2.259ns (64.120%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.957     3.251    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y125        FDRE (Prop_fdre_C_Q)         0.518     3.769 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[11]/Q
                         net (fo=7, routed)           1.332     5.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/DATA_IN[11]
    SLICE_X99Y127        LUT6 (Prop_lut6_I0_O)        0.124     5.225 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_10/O
                         net (fo=1, routed)           0.000     5.225    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_10_n_0
    SLICE_X99Y127        MUXF7 (Prop_muxf7_I0_O)      0.212     5.437 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg_i_7/O
                         net (fo=1, routed)           0.000     5.437    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg_i_7_n_0
    SLICE_X99Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     5.531 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg_i_3/O
                         net (fo=1, routed)           0.927     6.458    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG
    SLICE_X99Y122        LUT6 (Prop_lut6_I2_O)        0.316     6.774 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1/O
                         net (fo=1, routed)           0.000     6.774    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_i_1_n_0
    SLICE_X99Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X99Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X99Y122        FDRE (Setup_fdre_C_D)        0.029     8.140    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/AN_COMPLETE_STAT_REG_reg
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.478ns (17.216%)  route 2.299ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.964     3.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y120        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_fdpe_C_Q)         0.478     3.736 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.299     6.035    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[10]/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X96Y127        FDRE (Setup_fdre_C_R)       -0.695     7.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[10]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.478ns (17.216%)  route 2.299ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.964     3.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y120        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_fdpe_C_Q)         0.478     3.736 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.299     6.035    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X96Y127        FDRE (Setup_fdre_C_R)       -0.695     7.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.478ns (17.216%)  route 2.299ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.964     3.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y120        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_fdpe_C_Q)         0.478     3.736 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.299     6.035    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X96Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[9]/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X96Y127        FDRE (Setup_fdre_C_R)       -0.695     7.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.264ns (35.446%)  route 2.302ns (64.554%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 7.944 - 5.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.960     3.254    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y127        FDRE (Prop_fdre_C_Q)         0.478     3.732 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.091     4.823    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X96Y126        LUT6 (Prop_lut6_I2_O)        0.295     5.118 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22/O
                         net (fo=1, routed)           0.638     5.756    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22_n_0
    SLICE_X96Y126        LUT3 (Prop_lut3_I0_O)        0.150     5.906 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_7/O
                         net (fo=2, routed)           0.573     6.479    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[9]
    SLICE_X96Y125        LUT3 (Prop_lut3_I0_O)        0.341     6.820 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[9]_i_1/O
                         net (fo=1, routed)           0.000     6.820    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[9]
    SLICE_X96Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     7.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X96Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/C
                         clock pessimism              0.247     8.191    
                         clock uncertainty           -0.083     8.108    
    SLICE_X96Y125        FDRE (Setup_fdre_C_D)        0.118     8.226    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.300ns (37.294%)  route 2.186ns (62.706%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.956     3.250    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X96Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDRE (Prop_fdre_C_Q)         0.518     3.768 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[2]/Q
                         net (fo=7, routed)           1.340     5.108    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/DATA_IN[2]
    SLICE_X98Y126        LUT6 (Prop_lut6_I1_O)        0.124     5.232 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_7/O
                         net (fo=1, routed)           0.000     5.232    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_7_n_0
    SLICE_X98Y126        MUXF7 (Prop_muxf7_I0_O)      0.241     5.473 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_5/O
                         net (fo=1, routed)           0.000     5.473    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_5_n_0
    SLICE_X98Y126        MUXF8 (Prop_muxf8_I0_O)      0.098     5.571 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_i_3/O
                         net (fo=1, routed)           0.846     6.417    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG
    SLICE_X99Y122        LUT6 (Prop_lut6_I2_O)        0.319     6.736 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1/O
                         net (fo=1, routed)           0.000     6.736    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_i_1_n_0
    SLICE_X99Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X99Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X99Y122        FDRE (Setup_fdre_C_D)        0.031     8.142    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 1.251ns (35.208%)  route 2.302ns (64.792%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 7.944 - 5.000 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.956     3.250    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE (Prop_fdre_C_Q)         0.478     3.728 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/Q
                         net (fo=35, routed)          0.909     4.637    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[1]
    SLICE_X98Y124        LUT5 (Prop_lut5_I1_O)        0.295     4.932 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_40/O
                         net (fo=1, routed)           0.804     5.736    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_40_n_0
    SLICE_X97Y124        LUT5 (Prop_lut5_I2_O)        0.152     5.888 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_16/O
                         net (fo=2, routed)           0.589     6.477    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[0]
    SLICE_X94Y124        LUT3 (Prop_lut3_I0_O)        0.326     6.803 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     6.803    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[0]_i_1_n_0
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     7.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/C
                         clock pessimism              0.306     8.250    
                         clock uncertainty           -0.083     8.167    
    SLICE_X94Y124        FDRE (Setup_fdre_C_D)        0.077     8.244    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.277ns (35.679%)  route 2.302ns (64.321%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 7.944 - 5.000 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.956     3.250    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE (Prop_fdre_C_Q)         0.478     3.728 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/Q
                         net (fo=35, routed)          0.909     4.637    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[1]
    SLICE_X98Y124        LUT5 (Prop_lut5_I1_O)        0.295     4.932 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_40/O
                         net (fo=1, routed)           0.804     5.736    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_40_n_0
    SLICE_X97Y124        LUT5 (Prop_lut5_I2_O)        0.152     5.888 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_16/O
                         net (fo=2, routed)           0.589     6.477    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[0]
    SLICE_X94Y124        LUT3 (Prop_lut3_I0_O)        0.352     6.829 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     6.829    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[0]
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     7.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.306     8.250    
                         clock uncertainty           -0.083     8.167    
    SLICE_X94Y124        FDRE (Setup_fdre_C_D)        0.118     8.285    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.478ns (17.216%)  route 2.299ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 7.947 - 5.000 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.964     3.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y120        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_fdpe_C_Q)         0.478     3.736 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/Q
                         net (fo=108, routed)         2.299     6.035    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SRESET
    SLICE_X97Y127        FDSE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     7.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y127        FDSE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
                         clock pessimism              0.247     8.194    
                         clock uncertainty           -0.083     8.111    
    SLICE_X97Y127        FDSE (Setup_fdse_C_S)       -0.600     7.511    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  1.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.852%)  route 0.115ns (38.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X95Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y122        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]/Q
                         net (fo=10, routed)          0.115     1.271    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[2]
    SLICE_X94Y122        LUT6 (Prop_lut6_I4_O)        0.045     1.316 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[8]_i_1/O
                         net (fo=1, routed)           0.000     1.316    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[8]_i_1_n_0
    SLICE_X94Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.950     1.316    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/C
                         clock pessimism             -0.288     1.028    
    SLICE_X94Y122        FDRE (Hold_fdre_C_D)         0.120     1.148    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.366%)  route 0.127ns (40.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.677     1.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.141     1.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2_reg/Q
                         net (fo=3, routed)           0.127     1.281    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG2
    SLICE_X96Y121        LUT6 (Prop_lut6_I4_O)        0.045     1.326 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1/O
                         net (fo=1, routed)           0.000     1.326    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_i_1_n_0
    SLICE_X96Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.951     1.317    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X96Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
                         clock pessimism             -0.288     1.029    
    SLICE_X96Y121        FDRE (Hold_fdre_C_D)         0.120     1.149    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.677     1.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X95Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.141     1.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.116     1.270    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X94Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.948     1.314    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X94Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.288     1.026    
    SLICE_X94Y123        FDRE (Hold_fdre_C_D)         0.060     1.086    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.686     1.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y114       FDPE (Prop_fdpe_C_Q)         0.148     1.170 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.229    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.959     1.325    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.303     1.022    
    SLICE_X100Y114       FDPE (Hold_fdpe_C_D)         0.022     1.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.682     1.018    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119        FDPE (Prop_fdpe_C_Q)         0.148     1.166 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.225    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.954     1.320    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.302     1.018    
    SLICE_X98Y119        FDPE (Hold_fdpe_C_D)         0.022     1.040    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.686     1.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y114        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y114        FDPE (Prop_fdpe_C_Q)         0.148     1.170 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.229    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X98Y114        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.959     1.325    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y114        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.303     1.022    
    SLICE_X98Y114        FDPE (Hold_fdpe_C_D)         0.022     1.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.221%)  route 0.133ns (41.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.680     1.016    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X99Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_fdre_C_Q)         0.141     1.157 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg/Q
                         net (fo=4, routed)           0.133     1.290    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_10M_REG_reg_n_0
    SLICE_X98Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.335 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.335    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[0]_i_1_n_0
    SLICE_X98Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.952     1.318    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X98Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]/C
                         clock pessimism             -0.288     1.030    
    SLICE_X98Y121        FDRE (Hold_fdre_C_D)         0.120     1.150    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.441%)  route 0.133ns (48.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.678     1.014    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X99Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.141     1.155 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[15]/Q
                         net (fo=6, routed)           0.133     1.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[15]
    SLICE_X99Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.948     1.314    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X99Y124        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[15]/C
                         clock pessimism             -0.288     1.026    
    SLICE_X99Y124        FDRE (Hold_fdre_C_D)         0.075     1.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.685     1.021    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.149 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.203    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.302     1.021    
    SLICE_X99Y116        FDPE (Hold_fdpe_C_D)        -0.008     1.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.680     1.016    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X95Y120        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y120        FDRE (Prop_fdre_C_Q)         0.128     1.144 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.054     1.198    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X95Y120        LUT2 (Prop_lut2_I1_O)        0.099     1.297 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.297    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X95Y120        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.952     1.318    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X95Y120        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.302     1.016    
    SLICE_X95Y120        FDRE (Hold_fdre_C_D)         0.091     1.107    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 2.374ns (56.095%)  route 1.858ns (43.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.858    11.863    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X59Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)       -0.081    15.257    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 2.374ns (55.512%)  route 1.903ns (44.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.903    11.907    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.028    15.313    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.374ns (55.742%)  route 1.885ns (44.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.885    11.890    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.031    15.310    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.890    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 2.374ns (57.923%)  route 1.725ns (42.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.725    11.729    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X59Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X59Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X59Y117        FDRE (Setup_fdre_C_D)       -0.067    15.271    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.258ns (55.310%)  route 1.824ns (44.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     9.889 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.824    11.713    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.028    15.310    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 2.374ns (59.175%)  route 1.638ns (40.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.638    11.642    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.045    15.296    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 2.374ns (59.924%)  route 1.588ns (40.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.588    11.592    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.045    15.293    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 2.374ns (59.924%)  route 1.588ns (40.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.588    11.592    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.031    15.307    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 2.374ns (59.897%)  route 1.589ns (40.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      2.374    10.005 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.589    11.594    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.028    15.313    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 2.004ns (52.277%)  route 1.829ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      2.004     9.635 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           1.829    11.464    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.028    15.310    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.684     2.465    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDPE (Prop_fdpe_C_Q)         0.148     2.613 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     2.672    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.636     2.465    
    SLICE_X98Y117        FDPE (Hold_fdpe_C_D)         0.022     2.487    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.684     2.465    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDPE (Prop_fdpe_C_Q)         0.148     2.613 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.728    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X98Y118        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y118        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.622     2.478    
    SLICE_X98Y118        FDPE (Hold_fdpe_C_D)         0.007     2.485    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (45.960%)  route 0.215ns (54.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.604 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.215     2.819    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X101Y118       LUT5 (Prop_lut5_I0_O)        0.042     2.861 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.861    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.622     2.478    
    SLICE_X101Y118       FDRE (Hold_fdre_C_D)         0.107     2.585    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.684     2.465    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.629 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.170     2.799    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.636     2.465    
    SLICE_X98Y117        FDPE (Hold_fdpe_C_D)         0.053     2.518    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.364%)  route 0.215ns (53.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.604 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.215     2.819    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X101Y118       LUT5 (Prop_lut5_I0_O)        0.045     2.864 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.864    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.622     2.478    
    SLICE_X101Y118       FDRE (Hold_fdre_C_D)         0.092     2.570    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.415%)  route 0.232ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.684     2.465    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDPE (Prop_fdpe_C_Q)         0.164     2.629 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.232     2.861    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.636     2.465    
    SLICE_X98Y117        FDPE (Hold_fdpe_C_D)         0.064     2.529    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.148ns (17.854%)  route 0.681ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y118        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDPE (Prop_fdpe_C_Q)         0.148     2.612 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.681     3.293    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.986     3.131    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.602     2.529    
    OLOGIC_X1Y106        ODDR (Hold_oddr_C_R)         0.423     2.952    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.603%)  route 0.235ns (61.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.684     2.465    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y117        FDPE (Prop_fdpe_C_Q)         0.148     2.613 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.235     2.848    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.636     2.465    
    SLICE_X98Y117        FDPE (Hold_fdpe_C_D)         0.022     2.487    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.264%)  route 0.239ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y118        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDPE (Prop_fdpe_C_Q)         0.148     2.612 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.239     2.850    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X101Y117       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X101Y117       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.622     2.479    
    SLICE_X101Y117       FDRE (Hold_fdre_C_R)        -0.071     2.408    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.264%)  route 0.239ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y118        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDPE (Prop_fdpe_C_Q)         0.148     2.612 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.239     2.850    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X101Y117       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X101Y117       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.622     2.479    
    SLICE_X101Y117       FDRE (Hold_fdre_C_R)        -0.071     2.408    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y115    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y106    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y106   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y106   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X101Y117   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y116   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y106   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X102Y106   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.228ns  (logic 2.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A22                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         0.452     2.952 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.952    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.728 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.728    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y119        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.226ns  (logic 2.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A21                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         0.450     2.950 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.950    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.726 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.726    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y120        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.217ns  (logic 2.217ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.990ns = ( 12.990 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    B20                                               0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         0.440     2.940 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.940    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.717 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.717    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     4.990    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.990    
                         clock uncertainty           -0.025     4.965    
    ILOGIC_X1Y123        IDDR (Setup_iddr_C_D)       -0.002     4.963    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.212ns  (logic 2.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A19                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         0.435     2.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.935    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.712 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y129        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.211ns  (logic 2.211ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A18                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.434     2.934 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.934    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.711 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.711    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y130        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 3.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A18                                               0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         1.408    -1.392 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.392    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.370 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.370    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y130        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 3.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A19                                               0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         1.409    -1.391 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.371 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.371    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y129        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.176ns  (logic 3.176ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    B20                                               0.000    -6.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         1.414    -5.386 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.386    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.624 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.624    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    B19                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -6.524 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -4.507 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.320    -4.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.186    
                         clock uncertainty            0.025    -4.161    
    ILOGIC_X1Y123        IDDR (Hold_iddr_C_D)         0.191    -3.970    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 3.185ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A21                                               0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         1.423    -1.377 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.377    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.385 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.385    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y120        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 3.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A22                                               0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         1.425    -1.375 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.375    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.387 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.387    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y119        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.500ns  (logic 3.499ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.748ns = ( 11.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079    11.748    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472    12.220 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.221    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         3.027    15.248 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.248    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.483ns  (logic 3.482ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.748ns = ( 11.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079    11.748    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.472    12.220 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.221    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         3.010    15.231 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.231    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.741ns = ( 11.741 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.472    12.213 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         3.002    15.216 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.216    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.465ns  (logic 3.464ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.749ns = ( 11.749 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.080    11.749    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.472    12.221 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.222    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         2.992    15.215 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.215    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.451ns  (logic 3.450ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.746ns = ( 11.746 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.077    11.746    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472    12.218 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.219    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         2.978    15.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.197    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.215ns  (logic 3.214ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.972ns = ( 14.972 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.837    14.972    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.411    15.383 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.384    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         2.803    18.187 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.187    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.187    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.229ns  (logic 3.228ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.974ns = ( 14.974 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.839    14.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.411    15.385 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    15.386    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         2.817    18.203 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    18.203    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.203    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.239ns  (logic 3.238ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.967ns = ( 14.967 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    14.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.411    15.378 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.379    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         2.827    18.206 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.206    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.206    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.246ns  (logic 3.245ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.973ns = ( 14.973 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838    14.973    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.411    15.384 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.385    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         2.834    18.219 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.219    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.219    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.264ns  (logic 3.263ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.973ns = ( 14.973 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838    14.973    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.411    15.384 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.385    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         2.852    18.236 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.236    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.236    
  -------------------------------------------------------------------
                         slack                                  1.074    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_0_rxc

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 3.846ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A22                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         1.496     3.996 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.996    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.346 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.346    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.844ns  (logic 3.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A21                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         1.494     3.994 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.994    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.344 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 3.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    B20                                               0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         1.484     3.984 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.984    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.335 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.335    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.276     3.483    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 3.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A19                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         1.479     3.979 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.979    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.330 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.330    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 3.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A18                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         1.478     3.978 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.329 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.329    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 1.529ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A18                                               0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.246    -2.554 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.554    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.271 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.271    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     1.228 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.103     1.331    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 1.530ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A19                                               0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         0.247    -2.553 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.553    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.270 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.270    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     1.228 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.103     1.331    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    B20                                               0.000    -2.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         0.252    -2.548 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.548    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.265 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.265    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     1.228 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     1.326    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 1.544ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A21                                               0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         0.262    -2.538 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.538    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.256 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.256    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     1.228 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.103     1.331    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 1.546ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A22                                               0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         0.264    -2.536 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.536    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.254 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.254    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.516     1.228 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.103     1.331    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 3.499ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079     7.748    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     8.220 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.221    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         3.027    11.248 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.248    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.483ns  (logic 3.482ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.748ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079     7.748    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.472     8.220 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.221    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         3.010    11.231 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.231    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072     7.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.472     8.213 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         3.002    11.216 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.216    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.465ns  (logic 3.464ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.749ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.080     7.749    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.472     8.221 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     8.222    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         2.992    11.215 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.215    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.451ns  (logic 3.450ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.077     7.746    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     8.218 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.219    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         2.978    11.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.197    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 1.311ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.490ns = ( 6.490 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     4.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.709     6.490    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     6.667 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.668    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         1.134     7.801 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.801    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 1.325ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.492ns = ( 6.492 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     4.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.711     6.492    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.177     6.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     6.670    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         1.148     7.818 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.818    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 1.335ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 6.488 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     4.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.707     6.488    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.177     6.665 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.666    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         1.158     7.823 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.823    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 1.342ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.491ns = ( 6.491 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     4.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.710     6.491    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     6.668 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         1.165     7.834 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.834    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.361ns  (logic 1.360ns (99.926%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.491ns = ( 6.491 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     4.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.710     6.491    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     6.668 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         1.183     7.851 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.851    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 0.124ns (3.009%)  route 3.998ns (96.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X99Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.942 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.179     4.122    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.775     2.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 0.124ns (3.009%)  route 3.998ns (96.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X99Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.942 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.179     4.122    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.775     2.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 0.124ns (3.009%)  route 3.998ns (96.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X99Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.942 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.179     4.122    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.775     2.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 0.124ns (3.009%)  route 3.998ns (96.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X99Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.942 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.179     4.122    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.775     2.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 0.124ns (3.009%)  route 3.998ns (96.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X99Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.942 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.179     4.122    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.775     2.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.152ns (3.715%)  route 3.939ns (96.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.152     2.970 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.121     4.091    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X100Y114       FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.777     2.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.152ns (3.715%)  route 3.939ns (96.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.152     2.970 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.121     4.091    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X100Y114       FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.777     2.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.152ns (3.715%)  route 3.939ns (96.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.152     2.970 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.121     4.091    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X100Y114       FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.777     2.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.152ns (3.715%)  route 3.939ns (96.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.152     2.970 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.121     4.091    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X100Y114       FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.777     2.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.152ns (3.715%)  route 3.939ns (96.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           2.818     2.818    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.152     2.970 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.121     4.091    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X100Y114       FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.777     2.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X100Y114       FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.133%)  route 1.044ns (95.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.594     0.594    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X99Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.639 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.450     1.089    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.133%)  route 1.044ns (95.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.594     0.594    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X99Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.639 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.450     1.089    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.133%)  route 1.044ns (95.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.594     0.594    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X99Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.639 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.450     1.089    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.133%)  route 1.044ns (95.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.594     0.594    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X99Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.639 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.450     1.089    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.133%)  route 1.044ns (95.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.594     0.594    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X99Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.639 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.450     1.089    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X99Y116        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.957     1.323    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X99Y116        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.224ns (20.233%)  route 0.883ns (79.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           0.883     1.107    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.000ns (0.000%)  route 1.168ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           1.168     1.168    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.000ns (0.000%)  route 1.207ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           1.207     1.207    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.951     1.317    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.044ns (2.915%)  route 1.466ns (97.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           1.219     1.219    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.044     1.263 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.246     1.510    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X98Y114        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.959     1.325    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y114        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.044ns (2.915%)  route 1.466ns (97.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=3, routed)           1.219     1.219    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X99Y102        LUT1 (Prop_lut1_I0_O)        0.044     1.263 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.246     1.510    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X98Y114        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.959     1.325    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y114        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.828ns (24.847%)  route 2.504ns (75.153%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.958     3.252    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.456     3.708 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.305     5.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X98Y124        LUT5 (Prop_lut5_I3_O)        0.124     5.137 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.596     5.732    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X98Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.856 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.604     6.460    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.124     6.584 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     6.584    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    SLICE_X97Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     2.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X97Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.823ns (24.734%)  route 2.504ns (75.266%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.958     3.252    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.456     3.708 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.305     5.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X98Y124        LUT5 (Prop_lut5_I3_O)        0.124     5.137 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.596     5.732    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X98Y125        LUT5 (Prop_lut5_I0_O)        0.124     5.856 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.604     6.460    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X97Y125        LUT3 (Prop_lut3_I0_O)        0.119     6.579 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     6.579    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X97Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     2.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X97Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.417%)  route 1.894ns (69.583%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.962     3.256    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.456     3.712 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           0.846     4.558    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X98Y123        LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.452     5.134    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X98Y123        LUT3 (Prop_lut3_I0_O)        0.124     5.258 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.596     5.854    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X98Y125        LUT3 (Prop_lut3_I0_O)        0.124     5.978 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X98Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     2.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 0.821ns (30.237%)  route 1.894ns (69.763%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.962     3.256    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.456     3.712 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           0.846     4.558    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X98Y123        LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.452     5.134    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X98Y123        LUT3 (Prop_lut3_I0_O)        0.124     5.258 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.596     5.854    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X98Y125        LUT3 (Prop_lut3_I0_O)        0.117     5.971 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.971    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X98Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.765     2.944    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y125        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 0.828ns (30.676%)  route 1.871ns (69.324%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.068     4.777    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X97Y127        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.309     5.210    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X98Y127        LUT5 (Prop_lut5_I0_O)        0.124     5.334 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.494     5.828    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X98Y127        LUT3 (Prop_lut3_I0_O)        0.124     5.952 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.952    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     2.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.821ns (30.496%)  route 1.871ns (69.504%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.068     4.777    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X97Y127        LUT5 (Prop_lut5_I3_O)        0.124     4.901 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.309     5.210    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X98Y127        LUT5 (Prop_lut5_I0_O)        0.124     5.334 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.494     5.828    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X98Y127        LUT3 (Prop_lut3_I0_O)        0.117     5.945 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.945    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.768     2.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X98Y127        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.236ns  (logic 0.773ns (34.572%)  route 1.463ns (65.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.970     3.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y115        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.478     3.742 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/Q
                         net (fo=1, routed)           0.941     4.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/rx_reset_sync
    SLICE_X99Y118        LUT3 (Prop_lut3_I1_O)        0.295     4.978 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.522     5.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X98Y119        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.771     2.950    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.236ns  (logic 0.773ns (34.572%)  route 1.463ns (65.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.970     3.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y115        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.478     3.742 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/Q
                         net (fo=1, routed)           0.941     4.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/rx_reset_sync
    SLICE_X99Y118        LUT3 (Prop_lut3_I1_O)        0.295     4.978 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.522     5.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X98Y119        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.771     2.950    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.236ns  (logic 0.773ns (34.572%)  route 1.463ns (65.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.970     3.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y115        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.478     3.742 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/Q
                         net (fo=1, routed)           0.941     4.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/rx_reset_sync
    SLICE_X99Y118        LUT3 (Prop_lut3_I1_O)        0.295     4.978 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.522     5.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X98Y119        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.771     2.950    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.236ns  (logic 0.773ns (34.572%)  route 1.463ns (65.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.970     3.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X98Y115        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.478     3.742 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync6/Q
                         net (fo=1, routed)           0.941     4.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/rx_reset_sync
    SLICE_X99Y118        LUT3 (Prop_lut3_I1_O)        0.295     4.978 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.522     5.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X98Y119        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.771     2.950    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X98Y119        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.212    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.951     1.317    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_fdre_C_Q)         0.141     1.158 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDRE (Prop_fdre_C_Q)         0.141     1.158 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_fdre_C_Q)         0.128     1.143 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.262    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.951     1.317    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_fdre_C_Q)         0.128     1.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync2
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDRE (Prop_fdre_C_Q)         0.128     1.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.264    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync2
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDRE (Prop_fdre_C_Q)         0.128     1.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.312    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync5
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_fdre_C_Q)         0.128     1.143 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.313    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync3
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.951     1.317    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X95Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_fdre_C_Q)         0.128     1.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.315    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync3
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X95Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.681     1.017    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDRE (Prop_fdre_C_Q)         0.128     1.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.315    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync3
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.953     1.319    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X97Y119        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RGMII_0_rxc
  To Clock:  gmii_clk_125m_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.518ns (63.004%)  route 0.304ns (36.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.965     6.064    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.518     6.582 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.304     6.887    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.965     6.064    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.518     6.582 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.295     6.878    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.842     1.086    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.112 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.682     1.794    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.164     1.958 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.105     2.063    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.842     1.086    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.112 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.682     1.794    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
    SLICE_X100Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.164     1.958 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.108     2.066    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  gmii_clk_125m_out

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 0.580ns (17.385%)  route 2.756ns (82.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.796     5.505    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y106       LUT3 (Prop_lut3_I1_O)        0.124     5.629 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.960     6.589    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y103        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838     6.973    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 0.606ns (18.304%)  route 2.705ns (81.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.972ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.796     5.505    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y106       LUT3 (Prop_lut3_I1_O)        0.150     5.655 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.909     6.564    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.837     6.972    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.000ns  (logic 0.580ns (19.334%)  route 2.420ns (80.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.372     5.081    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y116       LUT3 (Prop_lut3_I1_O)        0.124     5.205 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.048     6.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838     6.973    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.887ns  (logic 0.606ns (20.988%)  route 2.281ns (79.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.967ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.959     3.253    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.456     3.709 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.372     5.081    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y116       LUT3 (Prop_lut3_I1_O)        0.150     5.231 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.909     6.140    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832     6.967    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.605ns (37.044%)  route 1.028ns (62.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.958     3.252    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.456     3.708 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.028     4.736    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X101Y118       LUT5 (Prop_lut5_I4_O)        0.149     4.885 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     4.885    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.580ns (36.066%)  route 1.028ns (63.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.958     3.252    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.456     3.708 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.028     4.736    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X101Y118       LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.860    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.736%)  route 0.637ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.966     3.260    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.456     3.716 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.637     4.353    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.774     6.910    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.736%)  route 0.637ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.966     3.260    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.456     3.716 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.637     4.353    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.774     6.910    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.736%)  route 0.637ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.966     3.260    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.456     3.716 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.637     4.353    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.774     6.910    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.736%)  route 0.637ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.966     3.260    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.456     3.716 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.637     4.353    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.774     6.910    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.683     1.019    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     1.160 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.237     1.397    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.683     1.019    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     1.160 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.237     1.397    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.683     1.019    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     1.160 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.237     1.397    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.683     1.019    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     1.160 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.237     1.397    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.683     1.019    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X99Y118        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     1.160 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.237     1.397    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X98Y117        FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X98Y117        FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.185ns (32.791%)  route 0.379ns (67.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.677     1.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.141     1.154 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.379     1.533    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X101Y118       LUT5 (Prop_lut5_I4_O)        0.044     1.577 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.577    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.910%)  route 0.379ns (67.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.677     1.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y123        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y123        FDRE (Prop_fdre_C_Q)         0.141     1.154 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.379     1.533    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X101Y118       LUT5 (Prop_lut5_I4_O)        0.045     1.578 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.578    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.185ns (16.041%)  route 0.968ns (83.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.529     1.685    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y116       LUT3 (Prop_lut3_I1_O)        0.044     1.729 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.439     2.168    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.984     3.129    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.099%)  route 1.046ns (84.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.529     1.685    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y116       LUT3 (Prop_lut3_I1_O)        0.045     1.730 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.517     2.247    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.987     3.132    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.185ns (13.778%)  route 1.158ns (86.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y122        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.719     1.875    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X102Y106       LUT3 (Prop_lut3_I1_O)        0.044     1.919 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.439     2.358    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.986     3.131    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.831%)  route 0.661ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.966     7.635    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.456     8.091 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.661     8.752    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    7.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.965     7.634    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.456     8.090 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.605     8.695    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.249%)  route 0.622ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.966     7.635    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.419     8.054 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.622     8.676    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.112%)  route 0.576ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.966     7.635    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.419     8.054 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.576     8.630    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.112%)  route 0.576ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    7.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.965     7.634    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.419     8.053 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.576     8.629    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.128%)  route 0.576ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    7.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.965     7.634    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.419     8.053 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.576     8.629    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.966     7.635    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.419     8.054 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.436    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    7.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.965     7.634    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.419     8.053 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.435    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.908ns
    Source Clock Delay      (SCD):    7.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.966     7.635    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.456     8.091 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.281    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.772     6.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.907ns
    Source Clock Delay      (SCD):    7.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.965     7.634    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.456     8.090 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.280    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.771     6.907    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.604 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.659    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141     2.605 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.660    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.128     2.591 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.710    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.128     2.592 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.711    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.128     2.591 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.196     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.128     2.592 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.196     2.788    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.313%)  route 0.198ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.128     2.591 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.198     2.788    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.902%)  route 0.201ns (61.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.128     2.592 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.201     2.793    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.682     2.463    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.604 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.201     2.805    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.954     3.099    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X101Y119       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.266%)  route 0.248ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141     2.605 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.248     2.852    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X101Y118       FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  gmii_clk_25m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.456ns (10.193%)  route 4.018ns (89.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.962     3.256    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.456     3.712 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           4.018     7.730    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     5.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.141ns (7.083%)  route 1.850ns (92.917%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.141     1.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.850     3.006    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  gmii_clk_2_5m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.284ns  (logic 0.456ns (10.644%)  route 3.828ns (89.356%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.962     3.256    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.456     3.712 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           3.828     7.540    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.032 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.992    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     4.910 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           1.145     6.055    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.141ns (7.305%)  route 1.789ns (92.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.679     1.015    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X97Y121        FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDRE (Prop_fdre_C_Q)         0.141     1.156 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.789     2.945    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.364 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.766    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.508     2.705    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 0.101ns (3.329%)  route 2.933ns (96.671%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.740     5.534    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.026ns (2.725%)  route 0.928ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.618     0.954    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     5.774    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.862 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.876    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.063    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.482ns  (logic 3.481ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.342ns  (logic 1.341ns (99.925%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.707     2.488    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.177     2.665 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     2.666    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         1.164     3.830 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.830    RGMII_0_txc
    D21                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





