<module name="SCRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_SCRM" acronym="REVISION_SCRM" offset="0x0" width="32" description="This register contains the IP revision code for the SCRM.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x- - TI Internal data." description="Revision Number" range="" rwaccess="R"/>
  </register>
  <register id="CLKSETUPTIME" acronym="CLKSETUPTIME" offset="0x100" width="32" description="This register holds the clock setup time counters of the system clock source supplier.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DOWNTIME" width="6" begin="21" end="16" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to gate the clock source supplier." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SETUPTIME" width="12" begin="11" end="0" resetval="0x000" description="Holds the number of 32 kHz clock cycles it takes to stabilize the clock source supplier." range="" rwaccess="RW"/>
  </register>
  <register id="PMICSETUPTIME" acronym="PMICSETUPTIME" offset="0x104" width="32" description="This register holds the setup time counters for the sleep mode of the clock-source generator power supply (the power supply in external connected PMIC or LDO).">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WAKEUPTIME" width="6" begin="21" end="16" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to exit the clock-source generator power supply from sleep mode. SCRM starts Wakeup-time counter by activation of power request." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SLEEPTIME" width="6" begin="5" end="0" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to enter the clock source generator power supply in sleep mode. SCRM activates Sleep-time counter by deactivation of power request." range="" rwaccess="RW"/>
  </register>
  <register id="EXTCLKREQ" acronym="EXTCLKREQ" offset="0x200" width="32" description="This register holds qualifiers for the external clock request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the external clock request." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The external clock request is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The external clock request is active high."/>
    </bitfield>
  </register>
  <register id="ACCCLKREQ" acronym="ACCCLKREQ" offset="0x204" width="32" description="This register holds qualifiers for the accurate clock request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The accurate clock request is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The accurate clock request is active high."/>
    </bitfield>
  </register>
  <register id="PWRREQ" acronym="PWRREQ" offset="0x208" width="32" description="This register holds qualifiers for the external power request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the external power request." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The external power request is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The external power request is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ0" acronym="AUXCLKREQ0" offset="0x210" width="32" description="This register holds qualifiers for the auxiliary clock request #0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x0" description="This field allows re-mapping the auxiliary clock request #0 on another auxiliary clock output than auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="MAPPING_0" description="The auxiliary clock request #0 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="SEL1" token="MAPPING_1" description="The auxiliary clock request #0 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="SEL2" token="MAPPING_2" description="The auxiliary clock request #0 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="SEL3" token="MAPPING_3" description="The auxiliary clock request #0 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="SEL4" token="MAPPING_4" description="Reserved"/>
      <bitenum value="5" id="SEL5" token="MAPPING_5" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #0 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="NON_ACCU" token="ACCURACY_0" description="An active auxiliary clock request #0 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="ACCU" token="ACCURACY_1" description="An active auxiliary clock request #0 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #0." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The auxiliary clock request #0 is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The auxiliary clock request #0 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ1" acronym="AUXCLKREQ1" offset="0x214" width="32" description="This register holds qualifiers for the auxiliary clock request #1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x1" description="This field allows re-mapping the auxiliary clock request #1 on another auxiliary clock output than auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="MAPPING_0" description="The auxiliary clock request #1 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="SEL1" token="MAPPING_1" description="The auxiliary clock request #1 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="SEL2" token="MAPPING_2" description="The auxiliary clock request #1 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="SEL3" token="MAPPING_3" description="The auxiliary clock request #1 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="SEL4" token="MAPPING_4" description="Reserved"/>
      <bitenum value="5" id="SEL5" token="MAPPING_5" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #1 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="NON_ACCU" token="ACCURACY_0" description="An active auxiliary clock request #1 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="ACCU" token="ACCURACY_1" description="An active auxiliary clock request #1 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #1." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The auxiliary clock request #1 is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The auxiliary clock request #1 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ2" acronym="AUXCLKREQ2" offset="0x218" width="32" description="This register holds qualifiers for the auxiliary clock request #2.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x2" description="This field allows re-mapping the auxiliary clock request #2 on another auxiliary clock output than auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="MAPPING_0" description="The auxiliary clock request #2 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="SEL1" token="MAPPING_1" description="The auxiliary clock request #2 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="SEL2" token="MAPPING_2" description="The auxiliary clock request #2 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="SEL3" token="MAPPING_3" description="The auxiliary clock request #2 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="SEL4" token="MAPPING_4" description="Reserved"/>
      <bitenum value="5" id="SEL5" token="MAPPING_5" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #2 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="NON_ACCU" token="ACCURACY_0" description="An active auxiliary clock request #2 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="ACCU" token="ACCURACY_1" description="An active auxiliary clock request #2 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #2." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The auxiliary clock request #2 is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The auxiliary clock request #2 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ3" acronym="AUXCLKREQ3" offset="0x21C" width="32" description="This register holds qualifiers for the auxiliary clock request #3.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x3" description="This field allows re-mapping the auxiliary clock request #3 on another auxiliary clock output than auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="MAPPING_0" description="The auxiliary clock request #3 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="SEL1" token="MAPPING_1" description="The auxiliary clock request #3 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="SEL2" token="MAPPING_2" description="The auxiliary clock request #3 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="SEL3" token="MAPPING_3" description="The auxiliary clock request #3 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="SEL4" token="MAPPING_4" description="Reserved"/>
      <bitenum value="5" id="SEL5" token="MAPPING_5" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #3 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="NON_ACCU" token="ACCURACY_0" description="An active auxiliary clock request #3 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="ACCU" token="ACCURACY_1" description="An active auxiliary clock request #3 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #3." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The auxiliary clock request #3 is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The auxiliary clock request #3 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ4" acronym="AUXCLKREQ4" offset="0x220" width="32" description="This register holds qualifiers for the auxiliary clock request #4.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x4" description="This field allows re-mapping the auxiliary clock request #4 on another auxiliary clock output than auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="MAPPING_0" description="The auxiliary clock request #4 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="SEL1" token="MAPPING_1" description="The auxiliary clock request #4 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="SEL2" token="MAPPING_2" description="The auxiliary clock request #4 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="SEL3" token="MAPPING_3" description="The auxiliary clock request #4 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="SEL4" token="MAPPING_4" description="The auxiliary clock request #4 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="SEL5" token="MAPPING_5" description="The auxiliary clock request #4 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="Reserved" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #4 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="NON_ACCU" token="ACCURACY_0" description="An active auxiliary clock request #4 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="ACCU" token="ACCURACY_1" description="An active auxiliary clock request #4 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #4." range="" rwaccess="RW">
      <bitenum value="0" id="ACT_LOW" token="POLARITY_0" description="The auxiliary clock request #4 is active low."/>
      <bitenum value="1" id="ACT_HIGH" token="POLARITY_1" description="The auxiliary clock request #4 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLK0" acronym="AUXCLK0" offset="0x310" width="32" description="This register holds qualifiers for the auxiliary clock #0.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY1" token="CLKDIV_0" description="The auxiliary clock #0 is divided by 1."/>
      <bitenum value="1" id="DIV_BY2" token="CLKDIV_1" description="The auxiliary clock #0 is divided by 2."/>
      <bitenum value="2" id="DIV_BY3" token="CLKDIV_2" description="The auxiliary clock #0 is divided by 3."/>
      <bitenum value="3" id="DIV_BY4" token="CLKDIV_3" description="The auxiliary clock #0 is divided by 4."/>
      <bitenum value="4" id="DIV_BY5" token="CLKDIV_4" description="The auxiliary clock #0 is divided by 5."/>
      <bitenum value="5" id="DIV_BY6" token="CLKDIV_5" description="The auxiliary clock #0 is divided by 6."/>
      <bitenum value="6" id="DIV_BY7" token="CLKDIV_6" description="The auxiliary clock #0 is divided by 7."/>
      <bitenum value="7" id="DIV_BY8" token="CLKDIV_7" description="The auxiliary clock #0 is divided by 8."/>
      <bitenum value="8" id="DIV_BY9" token="CLKDIV_8" description="The auxiliary clock #0 is divided by 9."/>
      <bitenum value="9" id="DIV_BY10" token="CLKDIV_9" description="The auxiliary clock #0 is divided by 10."/>
      <bitenum value="10" id="DIV_BY11" token="CLKDIV_10" description="The auxiliary clock #0 is divided by 11."/>
      <bitenum value="11" id="DIV_BY12" token="CLKDIV_11" description="The auxiliary clock #0 is divided by 12."/>
      <bitenum value="12" id="DIV_BY13" token="CLKDIV_12" description="The auxiliary clock #0 is divided by 13."/>
      <bitenum value="13" id="DIV_BY14" token="CLKDIV_13" description="The auxiliary clock #0 is divided by 14."/>
      <bitenum value="14" id="DIV_BY15" token="CLKDIV_14" description="The auxiliary clock #0 is divided by 15."/>
      <bitenum value="15" id="DIV_BY16" token="CLKDIV_15" description="The auxiliary clock #0 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DISABLECLK" width="1" begin="9" end="9" resetval="0" description="This bit allows to gate the auxiliary clock #0 without condition. This is bit is intended to be used only when the SOC is not clock provider." range="" rwaccess="RW">
      <bitenum value="0" id="EN_CLK" token="DISABLECLK_0" description="The auxiliary clock #0 is gated upon normal condition: auxiliary clock requests mapped on this path or ENABLE bit set."/>
      <bitenum value="1" id="DIS_CLK" token="DISABLECLK_1" description="The auxiliary clock #0 is gated wihout conditon."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #0 by software." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ENABLE_0" description="The auxiliary clock #0 is not requested by software."/>
      <bitenum value="1" id="EN" token="ENABLE_1" description="The auxiliary clock #0 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="SRCSELECT_0" description="The clock source is the system clock (SYS_CLK)."/>
      <bitenum value="1" id="SEL1" token="SRCSELECT_1" description="The clock source is the version from the DPLL_CORE."/>
      <bitenum value="2" id="SEL2" token="SRCSELECT_2" description="The clock source is the version from the DPLL_PER."/>
      <bitenum value="3" id="SEL3" token="SRCSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #0 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="GATED_LOW" token="POLARITY_0" description="The auxiliary clock #0 is gated low."/>
      <bitenum value="1" id="GATED_HIGH" token="POLARITY_1" description="The auxiliary clock #0 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK1" acronym="AUXCLK1" offset="0x314" width="32" description="This register holds qualifiers for the auxiliary clock #1.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY1" token="CLKDIV_0" description="The auxiliary clock #1 is divided by 1."/>
      <bitenum value="1" id="DIV_BY2" token="CLKDIV_1" description="The auxiliary clock #1 is divided by 2."/>
      <bitenum value="2" id="DIV_BY3" token="CLKDIV_2" description="The auxiliary clock #1 is divided by 3."/>
      <bitenum value="3" id="DIV_BY4" token="CLKDIV_3" description="The auxiliary clock #1 is divided by 4."/>
      <bitenum value="4" id="DIV_BY5" token="CLKDIV_4" description="The auxiliary clock #1 is divided by 5."/>
      <bitenum value="5" id="DIV_BY6" token="CLKDIV_5" description="The auxiliary clock #1 is divided by 6."/>
      <bitenum value="6" id="DIV_BY7" token="CLKDIV_6" description="The auxiliary clock #1 is divided by 7."/>
      <bitenum value="7" id="DIV_BY8" token="CLKDIV_7" description="The auxiliary clock #1 is divided by 8."/>
      <bitenum value="8" id="DIV_BY9" token="CLKDIV_8" description="The auxiliary clock #1 is divided by 9."/>
      <bitenum value="9" id="DIV_BY10" token="CLKDIV_9" description="The auxiliary clock #1 is divided by 10."/>
      <bitenum value="10" id="DIV_BY11" token="CLKDIV_10" description="The auxiliary clock #1 is divided by 11."/>
      <bitenum value="11" id="DIV_BY12" token="CLKDIV_11" description="The auxiliary clock #1 is divided by 12."/>
      <bitenum value="12" id="DIV_BY13" token="CLKDIV_12" description="The auxiliary clock #1 is divided by 13."/>
      <bitenum value="13" id="DIV_BY14" token="CLKDIV_13" description="The auxiliary clock #1 is divided by 14."/>
      <bitenum value="14" id="DIV_BY15" token="CLKDIV_14" description="The auxiliary clock #1 is divided by 15."/>
      <bitenum value="15" id="DIV_BY16" token="CLKDIV_15" description="The auxiliary clock #1 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #1 by software." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ENABLE_0" description="The auxiliary clock #1 is not requested by software."/>
      <bitenum value="1" id="EN" token="ENABLE_1" description="The auxiliary clock #1 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="SRCSELECT_0" description="The clock source is the system clock (SYS_CLK)"/>
      <bitenum value="1" id="SEL1" token="SRCSELECT_1" description="The clock source is the version from the DPLL_CORE."/>
      <bitenum value="2" id="SEL2" token="SRCSELECT_2" description="The clock source is the version from the DPLL_PER."/>
      <bitenum value="3" id="SEL3" token="SRCSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #1 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="GATED_LOW" token="POLARITY_0" description="The auxiliary clock #1 is gated low."/>
      <bitenum value="1" id="GATED_HIGH" token="POLARITY_1" description="The auxiliary clock #1 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK2" acronym="AUXCLK2" offset="0x318" width="32" description="This register holds qualifiers for the auxiliary clock #2.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY1" token="CLKDIV_0" description="The auxiliary clock #2 is divided by 1."/>
      <bitenum value="1" id="DIV_BY2" token="CLKDIV_1" description="The auxiliary clock #2 is divided by 2."/>
      <bitenum value="2" id="DIV_BY3" token="CLKDIV_2" description="The auxiliary clock #2 is divided by 3."/>
      <bitenum value="3" id="DIV_BY4" token="CLKDIV_3" description="The auxiliary clock #2 is divided by 4."/>
      <bitenum value="4" id="DIV_BY5" token="CLKDIV_4" description="The auxiliary clock #2 is divided by 5."/>
      <bitenum value="5" id="DIV_BY6" token="CLKDIV_5" description="The auxiliary clock #2 is divided by 6."/>
      <bitenum value="6" id="DIV_BY7" token="CLKDIV_6" description="The auxiliary clock #2 is divided by 7."/>
      <bitenum value="7" id="DIV_BY8" token="CLKDIV_7" description="The auxiliary clock #2 is divided by 8."/>
      <bitenum value="8" id="DIV_BY9" token="CLKDIV_8" description="The auxiliary clock #2 is divided by 9."/>
      <bitenum value="9" id="DIV_BY10" token="CLKDIV_9" description="The auxiliary clock #2 is divided by 10."/>
      <bitenum value="10" id="DIV_BY11" token="CLKDIV_10" description="The auxiliary clock #2 is divided by 11."/>
      <bitenum value="11" id="DIV_BY12" token="CLKDIV_11" description="The auxiliary clock #2 is divided by 12."/>
      <bitenum value="12" id="DIV_BY13" token="CLKDIV_12" description="The auxiliary clock #2 is divided by 13."/>
      <bitenum value="13" id="DIV_BY14" token="CLKDIV_13" description="The auxiliary clock #2 is divided by 14."/>
      <bitenum value="14" id="DIV_BY15" token="CLKDIV_14" description="The auxiliary clock #2 is divided by 15."/>
      <bitenum value="15" id="DIV_BY16" token="CLKDIV_15" description="The auxiliary clock #2 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #2 by software." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ENABLE_0" description="The auxiliary clock #2 is not requested by software."/>
      <bitenum value="1" id="EN" token="ENABLE_1" description="The auxiliary clock #2 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="SRCSELECT_0" description="The clock source is the system clock (SYS_CLK)"/>
      <bitenum value="1" id="SEL1" token="SRCSELECT_1" description="The clock source is the version from the DPLL_CORE."/>
      <bitenum value="2" id="SEL2" token="SRCSELECT_2" description="The clock source is the version from the DPLL_PER."/>
      <bitenum value="3" id="SEL3" token="SRCSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #2 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="GATED_LOW" token="POLARITY_0" description="The auxiliary clock #2 is gated low."/>
      <bitenum value="1" id="GATED_HIGH" token="POLARITY_1" description="The auxiliary clock #2 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK3" acronym="AUXCLK3" offset="0x31C" width="32" description="This register holds qualifiers for the auxiliary clock #3.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY1" token="CLKDIV_0" description="The auxiliary clock #3 is divided by 1."/>
      <bitenum value="1" id="DIV_BY2" token="CLKDIV_1" description="The auxiliary clock #3 is divided by 2."/>
      <bitenum value="2" id="DIV_BY3" token="CLKDIV_2" description="The auxiliary clock #3 is divided by 3."/>
      <bitenum value="3" id="DIV_BY4" token="CLKDIV_3" description="The auxiliary clock #3 is divided by 4."/>
      <bitenum value="4" id="DIV_BY5" token="CLKDIV_4" description="The auxiliary clock #3 is divided by 5."/>
      <bitenum value="5" id="DIV_BY6" token="CLKDIV_5" description="The auxiliary clock #3 is divided by 6."/>
      <bitenum value="6" id="DIV_BY7" token="CLKDIV_6" description="The auxiliary clock #3 is divided by 7."/>
      <bitenum value="7" id="DIV_BY8" token="CLKDIV_7" description="The auxiliary clock #3 is divided by 8."/>
      <bitenum value="8" id="DIV_BY9" token="CLKDIV_8" description="The auxiliary clock #3 is divided by 9."/>
      <bitenum value="9" id="DIV_BY10" token="CLKDIV_9" description="The auxiliary clock #3 is divided by 10."/>
      <bitenum value="10" id="DIV_BY11" token="CLKDIV_10" description="The auxiliary clock #3 is divided by 11."/>
      <bitenum value="11" id="DIV_BY12" token="CLKDIV_11" description="The auxiliary clock #3 is divided by 12."/>
      <bitenum value="12" id="DIV_BY13" token="CLKDIV_12" description="The auxiliary clock #3 is divided by 13."/>
      <bitenum value="13" id="DIV_BY14" token="CLKDIV_13" description="The auxiliary clock #3 is divided by 14."/>
      <bitenum value="14" id="DIV_BY15" token="CLKDIV_14" description="The auxiliary clock #3 is divided by 15."/>
      <bitenum value="15" id="DIV_BY16" token="CLKDIV_15" description="The auxiliary clock #3 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #3 by software." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ENABLE_0" description="The auxiliary clock #3 is disabled by software."/>
      <bitenum value="1" id="EN" token="ENABLE_1" description="The auxiliary clock #3 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="SEL1" token="SRCSELECT_1" description="The clock source is the version from the DPLL_CORE."/>
      <bitenum value="2" id="SEL2" token="SRCSELECT_2" description="The clock source is the version from the DPLL_PER."/>
      <bitenum value="3" id="SEL3" token="SRCSELECT_3" description="Reserved"/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #3 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="GATED_LOW" token="POLARITY_0" description="The auxiliary clock #3 is gated low."/>
      <bitenum value="1" id="GATED_HIGH" token="POLARITY_1" description="The auxiliary clock #3 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK4" acronym="AUXCLK4" offset="0x320" width="32" description="This register holds qualifiers for the auxiliary clock #4.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x1" description="This field holds the divider value for the auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY1" token="CLKDIV_0" description="The auxiliary clock #4 is divided by 1."/>
      <bitenum value="1" id="DIV_BY2" token="CLKDIV_1" description="The auxiliary clock #4 is divided by 2."/>
      <bitenum value="2" id="DIV_BY3" token="CLKDIV_2" description="The auxiliary clock #4 is divided by 3."/>
      <bitenum value="3" id="DIV_BY4" token="CLKDIV_3" description="The auxiliary clock #4 is divided by 4."/>
      <bitenum value="4" id="DIV_BY5" token="CLKDIV_4" description="The auxiliary clock #4 is divided by 5."/>
      <bitenum value="5" id="DIV_BY6" token="CLKDIV_5" description="The auxiliary clock #4 is divided by 6."/>
      <bitenum value="6" id="DIV_BY7" token="CLKDIV_6" description="The auxiliary clock #4 is divided by 7."/>
      <bitenum value="7" id="DIV_BY8" token="CLKDIV_7" description="The auxiliary clock #4 is divided by 8."/>
      <bitenum value="8" id="DIV_BY9" token="CLKDIV_8" description="The auxiliary clock #4 is divided by 9."/>
      <bitenum value="9" id="DIV_BY10" token="CLKDIV_9" description="The auxiliary clock #4 is divided by 10."/>
      <bitenum value="10" id="DIV_BY11" token="CLKDIV_10" description="The auxiliary clock #4 is divided by 11."/>
      <bitenum value="11" id="DIV_BY12" token="CLKDIV_11" description="The auxiliary clock #4 is divided by 12."/>
      <bitenum value="12" id="DIV_BY13" token="CLKDIV_12" description="The auxiliary clock #4 is divided by 13."/>
      <bitenum value="13" id="DIV_BY14" token="CLKDIV_13" description="The auxiliary clock #4 is divided by 14."/>
      <bitenum value="14" id="DIV_BY15" token="CLKDIV_14" description="The auxiliary clock #4 is divided by 15."/>
      <bitenum value="15" id="DIV_BY16" token="CLKDIV_15" description="The auxiliary clock #4 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="1" description="This bit allows to request the auxiliary clock #4 by software." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="ENABLE_0" description="The auxiliary clock #4 is disabled by software."/>
      <bitenum value="1" id="EN" token="ENABLE_1" description="The auxiliary clock #4 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="SEL0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="SEL1" token="SRCSELECT_1" description="The clock source is the version from the DPLL_CORE."/>
      <bitenum value="2" id="SEL2" token="SRCSELECT_2" description="The clock source is the version from the DPLL_PER."/>
      <bitenum value="3" id="SEL3" token="SRCSELECT_3" description="The clock source is the alternate clock"/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #4 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="GATED_LOW" token="POLARITY_0" description="The auxiliary clock #4 is gated low."/>
      <bitenum value="1" id="GATED_HIGH" token="POLARITY_1" description="The auxiliary clock #4 is gated high."/>
    </bitfield>
  </register>
  <register id="RSTTIME_REG" acronym="RSTTIME_REG" offset="0x400" width="32" description="This register holds the reset time counter which is used to extend the reset lines beyond the release of the pad reset.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RSTTIME" width="4" begin="3" end="0" resetval="0x4" description="Holds the number of 32 kHz clock cycles for which the reset duration is extended. Values 0,1 and 2 are not allowed. 0x0: Reserved. 0x1: Reserved. 0x2: Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EXTPWRONRSTCTRL" acronym="EXTPWRONRSTCTRL" offset="0x420" width="32" description="This register allows the software to perform an external power-on reset.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="PWRONRST" width="1" begin="1" end="1" resetval="0" description="This bit controls the assertion and the de-assertion of the external power-on reset." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DEASSERT" token="PWRONRST_0" description="De-asserts the external power-on reset."/>
      <bitenum value="1" id="ASSERT" token="PWRONRST_1" description="Asserts the external power-on reset."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="This bit must be set to 1 to allow the software to assert the external power-on reset." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DISABLE" token="ENABLE_0" description="Prevents the software to assert the external power-on reset."/>
      <bitenum value="1" id="ENABLE" token="ENABLE_1" description="Allows the software to assert the external power-on reset."/>
    </bitfield>
  </register>
  <register id="EXTWARMRSTST_REG" acronym="EXTWARMRSTST_REG" offset="0x510" width="32" description="This register logs the source of warm reset output. Each bit is set upon release of the warm reset output and must be cleared by software.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTWARMRSTST" width="1" begin="0" end="0" resetval="0" description="This bit logs the external warm reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="No_external_warm_reset_occurred." token="EXTWARMRSTST_0" description="No external warm reset occurred."/>
      <bitenum value="1" id="An_external_warm_reset_occurred." token="EXTWARMRSTST_1" description="An external warm reset occurred."/>
    </bitfield>
  </register>
  <register id="APEWARMRSTST_REG" acronym="APEWARMRSTST_REG" offset="0x514" width="32" description="This register logs the source of warm reset on the APE. Each bit is set upon release of the APE warm reset and must be cleared by software.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="APEWARMRSTST" width="1" begin="1" end="1" resetval="0" description="This bit logs the APE warm reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="No_APE_warm_reset_occurred." token="APEWARMRSTST_0" description="No APE warm reset occurred."/>
      <bitenum value="1" id="An_APE_warm_reset_occurred." token="APEWARMRSTST_1" description="An APE warm reset occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reads returns 0." range="" rwaccess="R"/>
  </register>
</module>
