{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757999399732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757999399734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 01:09:59 2025 " "Processing started: Tue Sep 16 01:09:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757999399734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1757999399734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1757999399734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1757999400038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1757999400038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/lab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757999409482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757999409482 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"then\" counter.vhd(18) " "VHDL syntax error at counter.vhd(18) near text \"begin\";  expecting \"then\"" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409772 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \";\" counter.vhd(22) " "VHDL syntax error at counter.vhd(22) near text \"elsif\";  expecting \";\"" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409774 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" counter.vhd(23) " "VHDL syntax error at counter.vhd(23) near text \")\";  expecting \";\"" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409774 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement counter.vhd(26) " "VHDL syntax error at counter.vhd(26) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409774 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" counter.vhd(28) " "VHDL syntax error at counter.vhd(28) near text \"if\";  expecting \"process\"" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409774 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" counter.vhd(33) " "VHDL syntax error at counter.vhd(33) near text \"end\";  expecting \";\"" {  } { { "counter.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/counter.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757999409777 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \";\", or \":=\", or \"bus\", or \"register\" lab1_tb.vhd(12) " "VHDL syntax error at lab1_tb.vhd(12) near text \"signal\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "lab1_tb.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/lab1_tb.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"constant\";  expecting \";\", or \":=\", or \"bus\", or \"register\" lab1_tb.vhd(14) " "VHDL syntax error at lab1_tb.vhd(14) near text \"constant\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "lab1_tb.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/lab1_tb.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409803 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"(\", or an identifier (\"architecture\" is a reserved keyword), or a concurrent statement lab1_tb.vhd(24) " "VHDL syntax error at lab1_tb.vhd(24) near text \"architecture\";  expecting \"end\", or \"(\", or an identifier (\"architecture\" is a reserved keyword), or a concurrent statement" {  } { { "lab1_tb.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/lab1_tb.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1757999409803 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "rst__l lab1_tb.vhd(28) " "VHDL syntax error at lab1_tb.vhd(28): rst__l is an illegal identifier in VHDL" {  } { { "lab1_tb.vhd" "" { Text "//wsl.localhost/Debian/home/jesse/school/ECE-5730/lab1/Jesse/lab1_tb.vhd" 28 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Design Software" 0 -1 1757999409804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab1_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757999409807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757999409869 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 16 01:10:09 2025 " "Processing ended: Tue Sep 16 01:10:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757999409869 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757999409869 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757999409869 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757999409869 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 12 s 1  " "Quartus Prime Flow was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757999410511 ""}
