Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/common/qsys/bf_time_pcm.qsys --synthesis=VERILOG --output-directory=/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/bf_time_pcm.qsys
Progress: Reading input file
Warning: Invalid device family name in input file: Stratix III
Progress: Adding audio_subsys [AUDIO_SUBSYS 1.0]
Progress: Parameterizing module audio_subsys
Progress: Adding avalon_st_jtag [avalon_st_jtag 1.0]
Progress: Parameterizing module avalon_st_jtag
Progress: Adding clk_100 [clock_source 13.0]
Warning: clk_100: Used clock_source 16.0 (instead of 13.0)
Progress: Parameterizing module clk_100
Progress: Adding clk_50 [clock_source 13.0]
Warning: clk_50: Used clock_source 16.0 (instead of 13.0)
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 13.0]
Warning: cpu: Used altera_nios2_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module cpu
Progress: Adding data_format_adapter_0 [data_format_adapter 13.0]
Warning: data_format_adapter_0: Used data_format_adapter 16.0 (instead of 13.0)
Progress: Parameterizing module data_format_adapter_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Warning: jtag_uart: Used altera_avalon_jtag_uart 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.0.1.99.2]
Warning: key: Used altera_avalon_pio 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Warning: led: Used altera_avalon_pio 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module led
Progress: Adding master [altera_jtag_avalon_master 13.0]
Warning: master: Used altera_jtag_avalon_master 16.0 (instead of 13.0)
Progress: Parameterizing module master
Progress: Adding mic_if [mic_if 1.0]
Progress: Parameterizing module mic_if
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Warning: onchip_memory: Used altera_avalon_onchip_memory2 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module onchip_memory
Progress: Adding pwm_ctrl [pwm_ctrl 1.0]
Progress: Parameterizing module pwm_ctrl
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Warning: sdram: Used altera_avalon_new_sdram_controller 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Warning: sw: Used altera_avalon_pio 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Warning: sysid: Used altera_avalon_sysid_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Warning: timer: Used altera_avalon_timer 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: bf_time_pcm.audio_subsys.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: bf_time_pcm.AUDIO_SUBSYS: add_instance: Component clock_source version 13.0 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Warning: bf_time_pcm.AUDIO_SUBSYS: add_instance: Component altera_avalon_mm_clock_crossing_bridge version 13.0 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Warning: bf_time_pcm.AUDIO_SUBSYS: add_instance: Component altera_avalon_pio version 13.0.1.99.2 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Warning: bf_time_pcm.AUDIO_SUBSYS: add_instance: Component altera_avalon_pio version 13.0.1.99.2 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Info: bf_time_pcm.avalon_st_jtag.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: bf_time_pcm.avalon_st_jtag.jtag_uart: Read IRQ effectively disabled when threshold >= depth
Warning: bf_time_pcm.avalon_st_jtag.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Warning: bf_time_pcm.avalon_st_jtag: add_instance: Component clock_source version 13.0 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Warning: bf_time_pcm.avalon_st_jtag: add_instance: Component altera_avalon_jtag_uart version 13.0.1.99.2 is not installed - loaded latest installed version 16.0 instead.  Please check for parameter mismatches 
Warning: bf_time_pcm.cpu: Nios II Classic cores are no longer recommended for new projects
Info: bf_time_pcm.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: bf_time_pcm.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bf_time_pcm.sysid: Time stamp will be automatically updated when this component is generated.
Info: bf_time_pcm.data_format_adapter_0.out/avalon_st_jtag.avalon_st_sink: The sink has a error signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: bf_time_pcm: Generating bf_time_pcm "bf_time_pcm" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: audio_subsys: "bf_time_pcm" instantiated AUDIO_SUBSYS "audio_subsys"
Info: Interconnect is inserted between master jtag_uart_sender.avalon_master and slave jtag_uart.avalon_jtag_slave because the master has address signal 3 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master jtag_uart_sender.avalon_master and slave jtag_uart.avalon_jtag_slave because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: avalon_st_jtag: "bf_time_pcm" instantiated avalon_st_jtag "avalon_st_jtag"
Info: cpu: Starting RTL generation for module 'bf_time_pcm_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/eperlcmd -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=bf_time_pcm_cpu --dir=/tmp/alt7969_7734782459667634141.dir/0002_cpu_gen/ --quartus_bindir=/opt/altera_lite/16.0/quartus/linux64 --verilog --config=/tmp/alt7969_7734782459667634141.dir/0002_cpu_gen//bf_time_pcm_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.13 21:44:43 (*) Starting Nios II generation
Info: cpu: # 2019.03.13 21:44:43 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.13 21:45:00 (*)   Couldn't query license setup in Quartus directory /opt/altera_lite/16.0/quartus/linux64
Info: cpu: # 2019.03.13 21:45:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.13 21:45:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.13 21:45:00 (*)   Plaintext license not found.
Info: cpu: # 2019.03.13 21:45:00 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.13 21:45:05 (*)   Couldn't query license setup in Quartus directory /opt/altera_lite/16.0/quartus/linux64
Info: cpu: # 2019.03.13 21:45:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.13 21:45:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.13 21:45:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.03.13 21:45:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.13 21:45:05 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.13 21:45:05 (*)     Testbench
Info: cpu: # 2019.03.13 21:45:05 (*)     Instruction decoding
Info: cpu: # 2019.03.13 21:45:05 (*)       Instruction fields
Info: cpu: # 2019.03.13 21:45:06 (*)       Instruction decodes
Info: cpu: # 2019.03.13 21:45:07 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.13 21:45:07 (*)       Instruction controls
Info: cpu: # 2019.03.13 21:45:07 (*)     Pipeline frontend
Info: cpu: # 2019.03.13 21:45:07 (*)     Pipeline backend
Info: cpu: # 2019.03.13 21:45:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.13 21:45:19 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.13 21:45:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'bf_time_pcm_cpu'
Info: cpu: "bf_time_pcm" instantiated altera_nios2_qsys "cpu"
Info: data_format_adapter_0: "bf_time_pcm" instantiated data_format_adapter "data_format_adapter_0"
Info: jtag_uart: Starting RTL generation for module 'bf_time_pcm_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=bf_time_pcm_jtag_uart --dir=/tmp/alt7969_7734782459667634141.dir/0004_jtag_uart_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0004_jtag_uart_gen//bf_time_pcm_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'bf_time_pcm_jtag_uart'
Info: jtag_uart: "bf_time_pcm" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'bf_time_pcm_key'
Info: key:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bf_time_pcm_key --dir=/tmp/alt7969_7734782459667634141.dir/0005_key_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0005_key_gen//bf_time_pcm_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'bf_time_pcm_key'
Info: key: "bf_time_pcm" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'bf_time_pcm_led'
Info: led:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bf_time_pcm_led --dir=/tmp/alt7969_7734782459667634141.dir/0006_led_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0006_led_gen//bf_time_pcm_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'bf_time_pcm_led'
Info: led: "bf_time_pcm" instantiated altera_avalon_pio "led"
Info: master: "bf_time_pcm" instantiated altera_jtag_avalon_master "master"
Info: mic_if: "bf_time_pcm" instantiated mic_if "mic_if"
Info: onchip_memory: Starting RTL generation for module 'bf_time_pcm_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=bf_time_pcm_onchip_memory --dir=/tmp/alt7969_7734782459667634141.dir/0008_onchip_memory_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0008_onchip_memory_gen//bf_time_pcm_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'bf_time_pcm_onchip_memory'
Info: onchip_memory: "bf_time_pcm" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pwm_ctrl: "bf_time_pcm" instantiated pwm_ctrl "pwm_ctrl"
Info: sdram: Starting RTL generation for module 'bf_time_pcm_sdram'
Info: sdram:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=bf_time_pcm_sdram --dir=/tmp/alt7969_7734782459667634141.dir/0010_sdram_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0010_sdram_gen//bf_time_pcm_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'bf_time_pcm_sdram'
Info: sdram: "bf_time_pcm" instantiated altera_avalon_new_sdram_controller "sdram"
Info: seg7: "bf_time_pcm" instantiated SEG7_IF "seg7"
Info: sw: Starting RTL generation for module 'bf_time_pcm_sw'
Info: sw:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bf_time_pcm_sw --dir=/tmp/alt7969_7734782459667634141.dir/0012_sw_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0012_sw_gen//bf_time_pcm_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'bf_time_pcm_sw'
Info: sw: "bf_time_pcm" instantiated altera_avalon_pio "sw"
Info: sysid: "bf_time_pcm" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'bf_time_pcm_timer'
Info: timer:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64//perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64//perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=bf_time_pcm_timer --dir=/tmp/alt7969_7734782459667634141.dir/0014_timer_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0014_timer_gen//bf_time_pcm_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'bf_time_pcm_timer'
Info: timer: "bf_time_pcm" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "bf_time_pcm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "bf_time_pcm" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "bf_time_pcm" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "bf_time_pcm" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "bf_time_pcm" instantiated altera_reset_controller "rst_controller"
Info: audio: "audio_subsys" instantiated AUDIO_IF "audio"
Info: mm_bridge: "audio_subsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_bridge"
Info: i2c_scl: Starting RTL generation for module 'bf_time_pcm_audio_subsys_i2c_scl'
Info: i2c_scl:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bf_time_pcm_audio_subsys_i2c_scl --dir=/tmp/alt7969_7734782459667634141.dir/0020_i2c_scl_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0020_i2c_scl_gen//bf_time_pcm_audio_subsys_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'bf_time_pcm_audio_subsys_i2c_scl'
Info: i2c_scl: "audio_subsys" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'bf_time_pcm_audio_subsys_i2c_sda'
Info: i2c_sda:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bf_time_pcm_audio_subsys_i2c_sda --dir=/tmp/alt7969_7734782459667634141.dir/0021_i2c_sda_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0021_i2c_sda_gen//bf_time_pcm_audio_subsys_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'bf_time_pcm_audio_subsys_i2c_sda'
Info: i2c_sda: "audio_subsys" instantiated altera_avalon_pio "i2c_sda"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audio_subsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: jtag_uart_sender: "avalon_st_jtag" instantiated jtag_uart_sender "jtag_uart_sender"
Info: jtag_uart: Starting RTL generation for module 'bf_time_pcm_avalon_st_jtag_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=bf_time_pcm_avalon_st_jtag_jtag_uart --dir=/tmp/alt7969_7734782459667634141.dir/0022_jtag_uart_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7969_7734782459667634141.dir/0022_jtag_uart_gen//bf_time_pcm_avalon_st_jtag_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'bf_time_pcm_avalon_st_jtag_jtag_uart'
Info: jtag_uart: "avalon_st_jtag" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_interconnect_0: "avalon_st_jtag" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: jtag_phy_embedded_in_jtag_master: "master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Warning: Overwriting different file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "master" instantiated timing_adapter "timing_adt"
Info: fifo: "master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master" instantiated channel_adapter "p2b_adapter"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_st_pipeline_base.v
Warning: Overwriting different file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_std_synchronizer_nocut.v
Warning: Overwriting different file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: bf_time_pcm: Done "bf_time_pcm" with 75 modules, 134 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
