{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715924891486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715924891487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:48:11 2024 " "Processing started: Fri May 17 14:48:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715924891487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715924891487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psj -c psj " "Command: quartus_map --read_settings_files=on --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715924891487 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715924891911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/altera/projects/psj/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924891974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univexample03291.v 1 1 " "Found 1 design units, including 1 entities, in source file univexample03291.v" { { "Info" "ISGN_ENTITY_NAME" "1 univexample03291 " "Found entity 1: univexample03291" {  } { { "univexample03291.v" "" { Text "C:/altera/projects/psj/univexample03291.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924891978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psj.v 0 0 " "Found 0 design units, including 0 entities, in source file psj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/projects/psj/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924891987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example0405.v 1 1 " "Found 1 design units, including 1 entities, in source file example0405.v" { { "Info" "ISGN_ENTITY_NAME" "1 example0405 " "Found entity 1: example0405" {  } { { "example0405.v" "" { Text "C:/altera/projects/psj/example0405.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924891991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/projects/psj/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924891994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924891994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_padder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_padder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_padder " "Found entity 1: four_bit_padder" {  } { { "four_bit_padder.v" "" { Text "C:/altera/projects/psj/four_bit_padder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a seg_7.v(2) " "Verilog HDL Declaration information at seg_7.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715924892005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/altera/projects/psj/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/altera/projects/psj/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/altera/projects/psj/cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_2 " "Found entity 1: seg_7_2" {  } { { "seg_7_2.v" "" { Text "C:/altera/projects/psj/seg_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_map.v 1 1 " "Found 1 design units, including 1 entities, in source file input_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_map " "Found entity 1: input_map" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715924892028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715924892029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715924892029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D seg_7_hex.v(3) " "Verilog HDL Declaration information at seg_7_hex.v(3): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715924892029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_hex " "Found entity 1: seg_7_hex" {  } { { "seg_7_hex.v" "" { Text "C:/altera/projects/psj/seg_7_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892029 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/altera/projects/psj/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1715924892033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/altera/projects/psj/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715924892033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715924892033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_map " "Elaborating entity \"input_map\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715924892070 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED input_map.v(4) " "Output port \"LED\" at input_map.v(4) has no driver" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715924892071 "|input_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:FIN " "Elaborating entity \"final\" for hierarchy \"final:FIN\"" {  } { { "input_map.v" "FIN" { Text "C:/altera/projects/psj/input_map.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_padder final:FIN\|four_bit_padder:ADDER " "Elaborating entity \"four_bit_padder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\"" {  } { { "final.v" "ADDER" { Text "C:/altera/projects/psj/final.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder final:FIN\|four_bit_padder:ADDER\|full_adder:F1 " "Elaborating entity \"full_adder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\|full_adder:F1\"" {  } { { "four_bit_padder.v" "F1" { Text "C:/altera/projects/psj/four_bit_padder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder final:FIN\|four_bit_padder:ADDER\|full_adder:F1\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"final:FIN\|four_bit_padder:ADDER\|full_adder:F1\|half_adder:HA1\"" {  } { { "full_adder.v" "HA1" { Text "C:/altera/projects/psj/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter final:FIN\|bcd_converter:BCD " "Elaborating entity \"bcd_converter\" for hierarchy \"final:FIN\|bcd_converter:BCD\"" {  } { { "final.v" "BCD" { Text "C:/altera/projects/psj/final.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7_2 final:FIN\|seg_7_2:TDSEG " "Elaborating entity \"seg_7_2\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\"" {  } { { "final.v" "TDSEG" { Text "C:/altera/projects/psj/final.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt final:FIN\|seg_7_2:TDSEG\|cnt:C1 " "Elaborating entity \"cnt\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\"" {  } { { "seg_7_2.v" "C1" { Text "C:/altera/projects/psj/seg_7_2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0 " "Elaborating entity \"cnt8\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\"" {  } { { "cnt.v" "U0" { Text "C:/altera/projects/psj/cnt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 final:FIN\|seg_7_2:TDSEG\|seg_7:LSD " "Elaborating entity \"seg_7\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|seg_7:LSD\"" {  } { { "seg_7_2.v" "LSD" { Text "C:/altera/projects/psj/seg_7_2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 final:FIN\|seg_7_2:TDSEG\|mux2to1:M1 " "Elaborating entity \"mux2to1\" for hierarchy \"final:FIN\|seg_7_2:TDSEG\|mux2to1:M1\"" {  } { { "seg_7_2.v" "M1" { Text "C:/altera/projects/psj/seg_7_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715924892141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715924892587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[7\] GND " "Pin \"SEG\[7\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[0\] GND " "Pin \"CA\[0\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|CA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CA\[1\] GND " "Pin \"CA\[1\]\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|CA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p GND " "Pin \"p\" is stuck at GND" {  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715924892656 "|input_map|p"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715924892656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715924892767 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715924892895 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715924892895 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715924892895 ""} { "Info" "ISCL_SCL_CELL_NAME" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0 " "Logic cell \"final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0\"" {  } { { "cnt8.v" "LessThan0" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715924892895 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1715924892895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/psj/output_files/psj.map.smsg " "Generated suppressed messages file C:/altera/projects/psj/output_files/psj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715924892958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715924893047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715924893047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715924893085 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715924893085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715924893085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715924893085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715924893107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:48:13 2024 " "Processing ended: Fri May 17 14:48:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715924893107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715924893107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715924893107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715924893107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715924894206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715924894207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:48:13 2024 " "Processing started: Fri May 17 14:48:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715924894207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715924894207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715924894207 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715924894333 ""}
{ "Info" "0" "" "Project  = psj" {  } {  } 0 0 "Project  = psj" 0 0 "Fitter" 0 0 1715924894334 ""}
{ "Info" "0" "" "Revision = psj" {  } {  } 0 0 "Revision = psj" 0 0 "Fitter" 0 0 1715924894334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715924894399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "psj EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"psj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715924894405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715924894442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715924894443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715924894443 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715924894521 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715924894533 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715924894764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715924894764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715924894764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715924894764 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715924894766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715924894766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715924894766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715924894766 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715924894766 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715924894766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715924894767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psj.sdc " "Synopsys Design Constraints File file not found: 'psj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715924895220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715924895221 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715924895222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715924895223 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715924895223 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715924895229 ""}  } { { "input_map.v" "" { Text "C:/altera/projects/psj/input_map.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715924895229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0  " "Automatically promoted node final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715924895229 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final:FIN|seg_7_2:TDSEG|cnt:C1|cnt8:U0|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715924895229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0  " "Automatically promoted node final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715924895229 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final:FIN|seg_7_2:TDSEG|cnt:C1|cnt8:U1|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715924895229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0  " "Automatically promoted node final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715924895229 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final:FIN|seg_7_2:TDSEG|cnt:C1|cnt8:U2|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715924895229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0  " "Automatically promoted node final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715924895229 ""}  } { { "cnt8.v" "" { Text "C:/altera/projects/psj/cnt8.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { final:FIN|seg_7_2:TDSEG|cnt:C1|cnt8:U3|LessThan0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/psj/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715924895229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715924895490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715924895490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715924895490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715924895491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715924895491 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715924895492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715924895492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715924895492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715924895500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715924895500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715924895500 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715924895512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715924896233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715924896276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715924896282 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715924896453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715924896453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715924896746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/projects/psj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715924897189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715924897189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715924897480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715924897481 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715924897481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715924897486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715924897546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715924897698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715924897752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715924897927 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715924898264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/psj/output_files/psj.fit.smsg " "Generated suppressed messages file C:/altera/projects/psj/output_files/psj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715924898557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715924898865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:48:18 2024 " "Processing ended: Fri May 17 14:48:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715924898865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715924898865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715924898865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715924898865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715924899773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715924899773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:48:19 2024 " "Processing started: Fri May 17 14:48:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715924899773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715924899773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715924899774 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715924900394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715924900409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715924900709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:48:20 2024 " "Processing ended: Fri May 17 14:48:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715924900709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715924900709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715924900709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715924900709 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715924901334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715924901844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715924901845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:48:21 2024 " "Processing started: Fri May 17 14:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715924901845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715924901845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta psj -c psj " "Command: quartus_sta psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715924901845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715924901983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715924902158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715924902158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715924902204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715924902204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "psj.sdc " "Synopsys Design Constraints File file not found: 'psj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715924902414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715924902415 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " "create_clock -period 1.000 -name final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902416 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715924902506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902507 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715924902508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715924902517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715924902529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715924902529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.573 " "Worst-case setup slack is -0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573        -0.735 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.573        -0.735 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567        -0.726 CLOCK  " "   -0.567        -0.726 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567        -0.724 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.567        -0.724 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566        -0.721 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.566        -0.721 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288        -0.288 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -0.288        -0.288 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.404 " "Worst-case hold slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -0.404 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.404        -0.404 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316        -0.316 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.316        -0.316 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -0.205 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.205        -0.205 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 CLOCK  " "    0.135         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.452         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924902536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924902538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.461 CLOCK  " "   -3.000        -7.461 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715924902599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715924902625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715924902876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715924902960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715924902960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.431 " "Worst-case setup slack is -0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431        -0.510 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.431        -0.510 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427        -0.504 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.427        -0.504 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426        -0.503 CLOCK  " "   -0.426        -0.503 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424        -0.498 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.424        -0.498 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.161 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -0.161        -0.161 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.259 " "Worst-case hold slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259        -0.259 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.259        -0.259 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227        -0.227 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.227        -0.227 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.108 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.108        -0.108 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230         0.000 CLOCK  " "    0.230         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.401         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924902972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924902975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.461 CLOCK  " "   -3.000        -7.461 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.487        -4.461 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924902978 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715924903056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.147 " "Worst-case setup slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 CLOCK  " "    0.147         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "    0.223         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "    0.227         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "    0.320         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.436         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924903233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715924903234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715924903234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.308 " "Worst-case hold slack is -0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -0.308 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -0.308        -0.308 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194        -0.194 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -0.194        -0.194 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.183 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -0.183        -0.183 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.105 CLOCK  " "   -0.105        -0.105 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "    0.186         0.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924903238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924903243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715924903246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -6.192 CLOCK  " "   -3.000        -6.192 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\]  " "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U0\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\]  " "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\]  " "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U2\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\]  " "   -1.000        -3.000 final:FIN\|seg_7_2:TDSEG\|cnt:C1\|cnt8:U3\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715924903250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715924903659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715924903659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715924903724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:48:23 2024 " "Processing ended: Fri May 17 14:48:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715924903724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715924903724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715924903724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715924903724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715924904700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715924904701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 14:48:24 2024 " "Processing started: Fri May 17 14:48:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715924904701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715924904701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off psj -c psj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off psj -c psj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715924904701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_85c_slow.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_85c_slow.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_0c_slow.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_0c_slow.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_min_1200mv_0c_fast.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_min_1200mv_0c_fast.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj.vo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj.vo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_85c_v_slow.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_85c_v_slow.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_8_1200mv_0c_v_slow.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_8_1200mv_0c_v_slow.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_min_1200mv_0c_v_fast.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "psj_v.sdo C:/altera/projects/psj/simulation/modelsim/ simulation " "Generated file psj_v.sdo in folder \"C:/altera/projects/psj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715924905258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715924905307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 14:48:25 2024 " "Processing ended: Fri May 17 14:48:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715924905307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715924905307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715924905307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715924905307 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715924905954 ""}
