# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_mult4.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/mult4/mult4_ghdl.v tb/mult4/test_mult4.sv --exe tb/mult4/test_base.cpp -top-module top --Mdir sim/sim_mult4"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322803  1752088646   217186966  1752088646   217186966 "sim/sim_mult4/Vtop.cpp"
T      3601 12322802  1752088646   184186547  1752088646   184186547 "sim/sim_mult4/Vtop.h"
T      2024 12322815  1752088646   616192023  1752088646   616192023 "sim/sim_mult4/Vtop.mk"
T       799 12322800  1752088646   126185812  1752088646   126185812 "sim/sim_mult4/Vtop__Syms.cpp"
T      1092 12322801  1752088646   151186129  1752088646   151186129 "sim/sim_mult4/Vtop__Syms.h"
T       290 12322812  1752088646   517190768  1752088646   517190768 "sim/sim_mult4/Vtop__TraceDecls__0__Slow.cpp"
T      2425 12322813  1752088646   550191186  1752088646   550191186 "sim/sim_mult4/Vtop__Trace__0.cpp"
T      6933 12322811  1752088646   499190540  1752088646   499190540 "sim/sim_mult4/Vtop__Trace__0__Slow.cpp"
T      1051 12322805  1752088646   284187815  1752088646   284187815 "sim/sim_mult4/Vtop___024root.h"
T      1369 12322809  1752088646   417189500  1752088646   417189500 "sim/sim_mult4/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322807  1752088646   350188651  1752088646   350188651 "sim/sim_mult4/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7429 12322810  1752088646   450189919  1752088646   450189919 "sim/sim_mult4/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5826 12322808  1752088646   383189069  1752088646   383189069 "sim/sim_mult4/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322806  1752088646   317188233  1752088646   317188233 "sim/sim_mult4/Vtop___024root__Slow.cpp"
T       746 12322804  1752088646   251187396  1752088646   251187396 "sim/sim_mult4/Vtop__pch.h"
T       890 12322816  1752088646   649192441  1752088646   649192441 "sim/sim_mult4/Vtop__ver.d"
T         0        0  1752088646   667192669  1752088646   667192669 "sim/sim_mult4/Vtop__verFiles.dat"
T      1813 12322814  1752088646   584191617  1752088646   584191617 "sim/sim_mult4/Vtop_classes.mk"
S       206 12322796  1752088420   286324216  1752088420   286324216 "tb/mult4/test_mult4.sv"
S       461 12322088  1752088640   836118762  1752088640   836118762 "verilog_modules/mult4/mult4_ghdl.v"
