#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55897939aeb0 .scope module, "UART_RX_simple_tb" "UART_RX_simple_tb" 2 2;
 .timescale -9 -12;
P_0x55897939b040 .param/l "BAUD_RATE_TB" 0 2 18, +C4<00000000000000011100001000000000>;
P_0x55897939b080 .param/l "FINISH" 0 2 15, +C4<00000000000000000000000000000010>;
P_0x55897939b0c0 .param/l "FREQ_HZ" 0 2 17, +C4<00000001111111001001001101010000>;
P_0x55897939b100 .param/l "INIT" 0 2 13, +C4<00000000000000000000000000000000>;
P_0x55897939b140 .param/l "SEND" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x55897939b180 .param/l "SEND_BYTE_CLOCKS" 0 2 19, +C4<0000000000000000000000000000000000000000000000000000101101001101>;
v0x5589793ba070_0 .var "byte_tb", 7 0;
v0x5589793ba170_0 .var "clk_tb", 0 0;
v0x5589793ba230_0 .var/i "clock_count", 31 0;
v0x5589793ba300_0 .var/i "count_finish_tb", 31 0;
v0x5589793ba3c0_0 .var "serial_data_tb", 0 0;
v0x5589793ba4b0_0 .var "state_tb", 3 0;
S_0x558979387a00 .scope module, "dut" "UART_RX_simple" 2 25, 3 1 0, S_0x55897939aeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "serial_rx";
    .port_info 2 /OUTPUT 8 "rx_byte";
    .port_info 3 /OUTPUT 1 "uart_data_redy";
P_0x558979387b90 .param/l "BAUD_RATE" 0 3 1, +C4<00000000000000011100001000000000>;
P_0x558979387bd0 .param/l "BAUD_RATE_HALV_PERIOD_IN_CLKS" 0 3 25, +C4<0000000000000000000000000000000000000000000000000000000010010000>;
P_0x558979387c10 .param/l "CLK_FREQ_HZ" 0 3 4, +C4<00000001111111001001001101010000>;
P_0x558979387c50 .param/l "DATA_BITS" 0 3 20, +C4<00000000000000000000000000000010>;
P_0x558979387c90 .param/l "IDLE" 0 3 18, +C4<00000000000000000000000000000000>;
P_0x558979387cd0 .param/l "PARITY" 0 3 2, +C4<00000000000000000000000000000000>;
P_0x558979387d10 .param/l "PARITY_BIT" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x558979387d50 .param/l "START_BIT" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x558979387d90 .param/l "STOP" 0 3 3, +C4<00000000000000000000000000000001>;
P_0x558979387dd0 .param/l "STOP_BIT" 0 3 22, +C4<00000000000000000000000000000100>;
v0x558979393c90_0 .var "bit_count", 3 0;
v0x558979393b10_0 .var "bit_state", 3 0;
v0x55897939d360_0 .net "clk", 0 0, v0x5589793ba170_0;  1 drivers
v0x55897939d1e0_0 .var "rx_byte", 7 0;
v0x55897939d720_0 .net "serial_rx", 0 0, v0x5589793ba3c0_0;  1 drivers
v0x558979386a30_0 .var "uart_clk", 0 0;
v0x5589793b9e50_0 .var "uart_clk_divider", 9 0;
v0x5589793b9f30_0 .var "uart_data_redy", 0 0;
E_0x558979393570 .event negedge, v0x558979386a30_0;
E_0x5589793931c0 .event posedge, v0x558979386a30_0;
E_0x558979392480 .event posedge, v0x55897939d360_0;
    .scope S_0x558979387a00;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55897939d1e0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558979393b10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558979393c90_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5589793b9e50_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558979386a30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x558979387a00;
T_1 ;
    %wait E_0x558979392480;
    %load/vec4 v0x5589793b9e50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5589793b9e50_0, 0;
    %load/vec4 v0x558979393b10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5589793b9e50_0;
    %pad/u 64;
    %cmpi/u 144, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x558979386a30_0;
    %inv;
    %assign/vec4 v0x558979386a30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5589793b9e50_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x558979393b10_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55897939d720_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558979386a30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5589793b9e50_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558979386a30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5589793b9e50_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558979387a00;
T_2 ;
    %wait E_0x5589793931c0;
    %load/vec4 v0x558979393c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558979393c90_0, 0;
    %load/vec4 v0x558979393b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589793b9f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558979393b10_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558979393b10_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x558979393c90_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589793b9f30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x558979393b10_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x558979393b10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558979393c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558979393b10_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558979387a00;
T_3 ;
    %wait E_0x558979393570;
    %load/vec4 v0x558979393b10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55897939d1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55897939d720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55897939d1e0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55897939aeb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589793ba170_0, 0, 1;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5589793ba070_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589793ba3c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589793ba4b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589793ba230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589793ba300_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55897939aeb0;
T_5 ;
    %wait E_0x558979392480;
    %load/vec4 v0x5589793ba230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5589793ba230_0, 0;
    %load/vec4 v0x5589793ba4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5589793ba230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589793ba3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5589793ba4b0_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 290, 0, 32;
    %load/vec4 v0x5589793ba230_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5589793ba230_0;
    %cmpi/s 2600, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5589793ba230_0;
    %pushi/vec4 289, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5589793ba3c0_0;
    %inv;
    %assign/vec4 v0x5589793ba3c0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5589793ba230_0;
    %cmpi/s 2600, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589793ba3c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5589793ba4b0_0, 0;
T_5.8 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5589793ba230_0;
    %cmpi/s 3500, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589793ba4b0_0, 0;
T_5.10 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55897939aeb0;
T_6 ;
    %delay 15000, 0;
    %load/vec4 v0x5589793ba170_0;
    %inv;
    %store/vec4 v0x5589793ba170_0, 0, 1;
    %load/vec4 v0x5589793ba300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589793ba300_0, 0, 32;
    %load/vec4 v0x5589793ba300_0;
    %cmpi/e 18432, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 80 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55897939aeb0;
T_7 ;
    %vpi_call 2 87 "$dumpfile", "UART_RX_simple.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55897939aeb0 {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558979387a00 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_RX_simple_tb.v";
    "UART_RX_simple.v";
