vendor_name = ModelSim
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const87.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const87.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const87.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_out_mux.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_out_mux.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_out_mux.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_mux_in.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_mux_in.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_mux_in.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_in.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_in.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/reg_in.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_mux.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_mux.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_mux.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_cmp.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_cmp.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/out_cmp.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/main_adder.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/main_adder.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/main_adder.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const84.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const84.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const84.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const48.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const48.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const48.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/add_in_mux.qip
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/add_in_mux.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/add_in_mux.bsf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/components/const55.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/ASCIIConverter.bdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/fsm.vhd
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/ASCIIConverter.cbx.xml
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/comptree.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/cmpr_m7j.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/mux_63e.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/mux_m4e.tdf
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/mux_73e.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Edoardo Bollea/Desktop/Vaudagna/ASCIIConverter_quartus/db/add_sub_ckh.tdf
design_name = ASCIIConverter
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[13]\, reg_in_imp|LPM_SHIFTREG_component|dffs[13], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[1]\, reg_in_imp|LPM_SHIFTREG_component|dffs[1], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[10]\, reg_in_imp|LPM_SHIFTREG_component|dffs[10], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[14]\, reg_in_imp|LPM_SHIFTREG_component|dffs[14], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[2]~2\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[2]~2, ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[15]\, reg_in_imp|LPM_SHIFTREG_component|dffs[15], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[3]\, reg_in_imp|LPM_SHIFTREG_component|dffs[3], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[4]\, reg_in_imp|LPM_SHIFTREG_component|dffs[4], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[8]\, reg_in_imp|LPM_SHIFTREG_component|dffs[8], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[12]\, reg_in_imp|LPM_SHIFTREG_component|dffs[12], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[0]~6\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[0]~6, ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[0]\, reg_in_imp|LPM_SHIFTREG_component|dffs[0], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[0]~7\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[0]~7, ASCIIConverter, 1
instance = comp, \TAV~I\, TAV, ASCIIConverter, 1
instance = comp, \TOUT[13]~I\, TOUT[13], ASCIIConverter, 1
instance = comp, \TOUT[1]~I\, TOUT[1], ASCIIConverter, 1
instance = comp, \TOUT[10]~I\, TOUT[10], ASCIIConverter, 1
instance = comp, \TOUT[14]~I\, TOUT[14], ASCIIConverter, 1
instance = comp, \TOUT[15]~I\, TOUT[15], ASCIIConverter, 1
instance = comp, \TOUT[3]~I\, TOUT[3], ASCIIConverter, 1
instance = comp, \TOUT[4]~I\, TOUT[4], ASCIIConverter, 1
instance = comp, \TOUT[8]~I\, TOUT[8], ASCIIConverter, 1
instance = comp, \TOUT[12]~I\, TOUT[12], ASCIIConverter, 1
instance = comp, \TOUT[0]~I\, TOUT[0], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[1]~feeder\, reg_in_imp|LPM_SHIFTREG_component|dffs[1]~feeder, ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[14]~feeder\, reg_in_imp|LPM_SHIFTREG_component|dffs[14]~feeder, ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[3]~feeder\, reg_in_imp|LPM_SHIFTREG_component|dffs[3]~feeder, ASCIIConverter, 1
instance = comp, \CLK~I\, CLK, ASCIIConverter, 1
instance = comp, \CLK~clkctrl\, CLK~clkctrl, ASCIIConverter, 1
instance = comp, \TX_RDY~I\, TX_RDY, ASCIIConverter, 1
instance = comp, \inst|CurrentState.ResetState~feeder\, inst|CurrentState.ResetState~feeder, ASCIIConverter, 1
instance = comp, \RST~I\, RST, ASCIIConverter, 1
instance = comp, \RST~clkctrl\, RST~clkctrl, ASCIIConverter, 1
instance = comp, \inst|CurrentState.ResetState\, inst|CurrentState.ResetState, ASCIIConverter, 1
instance = comp, \inst|Selector0~0\, inst|Selector0~0, ASCIIConverter, 1
instance = comp, \inst|CurrentState.WaitForData\, inst|CurrentState.WaitForData, ASCIIConverter, 1
instance = comp, \inst|Selector1~0\, inst|Selector1~0, ASCIIConverter, 1
instance = comp, \inst|CurrentState.SendT\, inst|CurrentState.SendT, ASCIIConverter, 1
instance = comp, \inst|CurrentState.SendA\, inst|CurrentState.SendA, ASCIIConverter, 1
instance = comp, \inst|CurrentState.SendB\, inst|CurrentState.SendB, ASCIIConverter, 1
instance = comp, \inst|CurrentState.SendC\, inst|CurrentState.SendC, ASCIIConverter, 1
instance = comp, \inst|CurrentState.SendD\, inst|CurrentState.SendD, ASCIIConverter, 1
instance = comp, \inst|NextState.DoneState~0\, inst|NextState.DoneState~0, ASCIIConverter, 1
instance = comp, \inst|CurrentState.DoneState\, inst|CurrentState.DoneState, ASCIIConverter, 1
instance = comp, \inst|WideOr8\, inst|WideOr8, ASCIIConverter, 1
instance = comp, \inst|WideOr6~0\, inst|WideOr6~0, ASCIIConverter, 1
instance = comp, \TOUT[2]~I\, TOUT[2], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[2]~feeder\, reg_in_imp|LPM_SHIFTREG_component|dffs[2]~feeder, ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[2]\, reg_in_imp|LPM_SHIFTREG_component|dffs[2], ASCIIConverter, 1
instance = comp, \TOUT[6]~I\, TOUT[6], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[6]\, reg_in_imp|LPM_SHIFTREG_component|dffs[6], ASCIIConverter, 1
instance = comp, \inst|InSel[1]\, inst|InSel[1], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[2]~3\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[2]~3, ASCIIConverter, 1
instance = comp, \TOUT[9]~I\, TOUT[9], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[9]\, reg_in_imp|LPM_SHIFTREG_component|dffs[9], ASCIIConverter, 1
instance = comp, \TOUT[5]~I\, TOUT[5], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[5]\, reg_in_imp|LPM_SHIFTREG_component|dffs[5], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[1]~0\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[1]~0, ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[1]~1\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[1]~1, ASCIIConverter, 1
instance = comp, \out_cmp_imp|LPM_COMPARE_component|auto_generated|op_1~0\, out_cmp_imp|LPM_COMPARE_component|auto_generated|op_1~0, ASCIIConverter, 1
instance = comp, \TOUT[11]~I\, TOUT[11], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[11]\, reg_in_imp|LPM_SHIFTREG_component|dffs[11], ASCIIConverter, 1
instance = comp, \TOUT[7]~I\, TOUT[7], ASCIIConverter, 1
instance = comp, \reg_in_imp|LPM_SHIFTREG_component|dffs[7]\, reg_in_imp|LPM_SHIFTREG_component|dffs[7], ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[3]~4\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[3]~4, ASCIIConverter, 1
instance = comp, \reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[3]~5\, reg_out_mux_imp|LPM_MUX_component|auto_generated|result_node[3]~5, ASCIIConverter, 1
instance = comp, \out_cmp_imp|LPM_COMPARE_component|auto_generated|op_1~1\, out_cmp_imp|LPM_COMPARE_component|auto_generated|op_1~1, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[0]~0\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[0]~0, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[1]~2\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[1]~2, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[2]~4\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[2]~4, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[3]~6\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[3]~6, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[4]~8\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[4]~8, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[5]~10\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[5]~10, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[6]~12\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[6]~12, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[7]~14\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|result[7]~14, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~0\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~0, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~1\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~1, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~2\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~2, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~3\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~3, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~4\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~4, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~5\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~5, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~6\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~6, ASCIIConverter, 1
instance = comp, \main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~7\, main_adder_imp|LPM_ADD_SUB_component|auto_generated|op_1~7, ASCIIConverter, 1
instance = comp, \FIN~I\, FIN, ASCIIConverter, 1
instance = comp, \WR~I\, WR, ASCIIConverter, 1
instance = comp, \DIN[7]~I\, DIN[7], ASCIIConverter, 1
instance = comp, \DIN[6]~I\, DIN[6], ASCIIConverter, 1
instance = comp, \DIN[5]~I\, DIN[5], ASCIIConverter, 1
instance = comp, \DIN[4]~I\, DIN[4], ASCIIConverter, 1
instance = comp, \DIN[3]~I\, DIN[3], ASCIIConverter, 1
instance = comp, \DIN[2]~I\, DIN[2], ASCIIConverter, 1
instance = comp, \DIN[1]~I\, DIN[1], ASCIIConverter, 1
instance = comp, \DIN[0]~I\, DIN[0], ASCIIConverter, 1
