/**
  ******************************************************************************
  * @file    enet.c
  * @author  YANDLD
  * @version V2.5
  * @date    2014.3.26
  * @date    2015.10.08 FreeXc å®Œå–„äº†enetæ¨¡å—çš„ç›¸å…³æ³¨é‡Š
  * @brief   www.beyondcore.net   http://upcmcu.taobao.com 
  ******************************************************************************
  */
  
  
#include "enet.h"
#include "common.h"
#include <string.h>
#include "board.h"

#if defined(ENET)

//!< ENET DMA Tx&Rx Descriptors memory regin(must be 16 bit agiged)
static  uint8_t xENETTxDescriptors_unaligned[(CFG_NUM_ENET_TX_BUFFERS*sizeof(NBUF))+16];
static  uint8_t xENETRxDescriptors_unaligned[(CFG_NUM_ENET_RX_BUFFERS*sizeof(NBUF))+16];
static NBUF *pxENETTxDescriptor;
static NBUF *pxENETRxDescriptors;

//!< Callback function slot
static ENET_CallBackTxType ENET_CallBackTxTable[1] = {0};
static ENET_CallBackRxType ENET_CallBackRxTable[1] = {0};

//!< enet received memory pool
static uint8_t ucENETRxBuffers[ ( CFG_NUM_ENET_RX_BUFFERS * CFG_ENET_BUFFER_SIZE ) + 16 ];

/**
 * @brief åˆå§‹åŒ–ä»¥å¤ªç½‘æè¿°ç¬¦ç¼“å†²åŒºï¼Œå†…éƒ¨å‡½æ•°
 * @note  ä»¥å¤ªç½‘æ¨¡å—ä¸ºæå‡é€Ÿåº¦ é€šè¿‡nentå†…éƒ¨DMAæ¬è¿ç”¨æˆ·è‡ªå®šä¹‰å†…å­˜åŒº æ¯ä¸ªå†…å­˜åŒºè¿˜è¦åˆ†é…æè¿°ç¬¦
 * @retval None
 */
static void ENET_BDInit(void)
{
    unsigned long ux;
    unsigned char *pcBufPointer;
    
	/* find a 16bit agligned for TxDescriptors */
	pcBufPointer = &( xENETTxDescriptors_unaligned[ 0 ] );
	while( ( ( uint32_t ) pcBufPointer & 0x0fUL ) != 0 )
	{
		pcBufPointer++;
	}
	pxENETTxDescriptor = ( NBUF * ) pcBufPointer;
    
	/* find a 16bit agligned for RxDescriptors */
	pcBufPointer = &( xENETRxDescriptors_unaligned[ 0 ] );
	while( ( ( uint32_t ) pcBufPointer & 0x0fUL ) != 0 )
	{
		pcBufPointer++;
	}
	pxENETRxDescriptors = ( NBUF * ) pcBufPointer;
    
    /* Tx Descriptor settings */
	for( ux = 0; ux < CFG_NUM_ENET_TX_BUFFERS; ux++ )
	{
        pxENETTxDescriptor[ux].length = 0;
        pxENETTxDescriptor[ux].status = 0;
        pxENETTxDescriptor[ux].ebd_status = TX_BD_IINS | TX_BD_PINS;   
    }
    
	/* find a 16bit agligned for Rx buffer */
	pcBufPointer = &( ucENETRxBuffers[ 0 ] );
	while((( uint32_t ) pcBufPointer & 0x0fUL ) != 0 )
	{
		pcBufPointer++;
	}
    
	/* Rx Descriptor settings */
	for( ux = 0; ux < CFG_NUM_ENET_RX_BUFFERS; ux++ )
	{
	    pxENETRxDescriptors[ ux ].status = RX_BD_E;
	    pxENETRxDescriptors[ ux ].length = 0;
        pxENETRxDescriptors[ ux ].data = (uint8_t *)__REV((uint32_t)pcBufPointer);
	    pcBufPointer += CFG_ENET_BUFFER_SIZE;
	    pxENETRxDescriptors[ ux ].bdu = 0x00000000;
	    pxENETRxDescriptors[ ux ].ebd_status = RX_BD_INT;
	}
    
	/* set last Descriptor as a ring */
    pxENETTxDescriptor[CFG_NUM_ENET_TX_BUFFERS - 1].status |= TX_BD_W;
	pxENETRxDescriptors[CFG_NUM_ENET_RX_BUFFERS - 1].status |= RX_BD_W;
}

/**
 * @brief è®¡ç®—å“ˆå¸Œæ ¡éªŒå€¼
 * @note  è¾…åŠ©å‡½æ•°
 * \param[in] addr åœ°å€æŒ‡é’ˆ
 * @retval Hashå€¼
 */
static uint8_t ENET_HashAddress(const uint8_t* addr)
{
    uint32_t crc;
    uint8_t byte;
    int i, j;
    crc = 0xFFFFFFFF;
    for(i=0; i < 6; ++i)
    {
        byte = addr[i];
        for(j = 0; j < 8; ++j)
        {
            if((byte & 0x01)^(crc & 0x01))
            {
                crc >>= 1;
                crc = crc ^ 0xEDB88320;
            }
        else
            crc >>= 1;
        byte >>= 1;
    }
    }
    return (uint8_t)(crc >> 26);
}

/**
 * @brief   è®¾ç½®ENETæ¨¡å—çš„æ¥æ”¶MACåœ°å€
 * @note  	å†…éƒ¨å‡½æ•°
 * @param[in] pa  MACåœ°å€
 * @retval  None
 */
static void ENET_SetAddress(const uint8_t *pa)
{
    uint8_t crc;
    ENET->PALR = (uint32_t)((pa[0]<<24) | (pa[1]<<16) | (pa[2]<<8) | pa[3]);
    ENET->PAUR = (uint32_t)((pa[4]<<24) | (pa[5]<<16));
    crc = ENET_HashAddress(pa);
    if(crc >= 32)
    ENET->IAUR |= (uint32_t)(1 << (crc - 32));
    else
    ENET->IALR |= (uint32_t)(1 << crc);
}

/**
 * @brief  åˆå§‹åŒ–ä»¥å¤ªç½‘ MIIé…ç½®å±‚æ¥å£
 * @retval None
 */
void ENET_MII_Init(void)
{
    uint32_t i;
    uint32_t clock;
    
	/* enable the ENET clock. */
    SIM->SCGC2 |= SIM_SCGC2_ENET_MASK;

    SIM->SCGC5 |= SIM_SCGC5_PORTE_MASK;
    PORTE->PCR[26] &=  ~PORT_PCR_MUX_MASK;	
    PORTE->PCR[26] |=  PORT_PCR_MUX(0X02);  //ÉèÖÃPTE26Îª  ENET_1588_CLKIN ¹¦ÄÜ  
    // SIM->SOPT2 &= ~SIM_SOPT2_TIMESRC_MASK; 
    // SIM->SOPT2 |= SIM_SOPT2_TIMESRC(3);
    SIM->SOPT2 &= ~SIM_SOPT2_RMIISRC_MASK;     //ÇĞ»»RMIIÊ±ÖÓÔ´
    SIM->SOPT2 |= SIM_SOPT2_RMIISRC_MASK;     

    /* FSL: allow concurrent access to MPU controller. Example: ENET uDMA to SRAM, otherwise bus error */
    MPU->CESR = 0;   
    clock = GetClock(kBusClock);
    i = (clock/1000)/1000;
    ENET->MSCR = 0 | ENET_MSCR_MII_SPEED((2*i/5)+1);
}

/**
 * @brief  å†™å…¥ä»¥å¤ªç½‘MIIé…ç½®å±‚æ•°æ®
 * @param[in]   phy_addr  PHYèŠ¯ç‰‡åœ°å€
 * @param[in]   reg_addr  å¯„å­˜å™¨åœ¨PHYå†…éƒ¨çš„åç§»åœ°å€
 * @param[in]   data      éœ€è¦å†™å…¥çš„æ•°æ®
 * @retval  0     æˆåŠŸ 
 * \retval  å…¶å®ƒ  å¤±è´¥
 */
bool ENET_MII_Write(uint16_t phy_addr, uint16_t reg_addr, uint16_t data)
{
    bool r;
    uint32_t timeout;
    
    r = false;
    
    /* clear MII it pending bit */
    ENET->EIR |= ENET_EIR_MII_MASK;
    
    /* initiatate the MII Management write */
    ENET->MMFR = 0
            | ENET_MMFR_ST(0x01)
            | ENET_MMFR_OP(0x01)
            | ENET_MMFR_PA(phy_addr)
            | ENET_MMFR_RA(reg_addr)
            | ENET_MMFR_TA(0x02)
            | ENET_MMFR_DATA(data);
    
    /* waitting for transfer complete */
    for (timeout = 0; timeout < MII_TIMEOUT; timeout++)
    {
        if (ENET->EIR & ENET_EIR_MII_MASK)
        {
            break;  
        }
    }
    LIB_TRACE("MII write:%d\r\n", timeout); 
    if(!timeout)
    {
        r = true;
    }
    
    /* software clear it */
    ENET->EIR |= ENET_EIR_MII_MASK;
    return r;
}

/**
 * @brief  è¯»ä»¥å¤ªç½‘MIIé…ç½®å±‚æ•°æ®
 * @param[in]   phy_addr    PHYèŠ¯ç‰‡åœ°å€
 * @param[in]   reg_addr    å¯„å­˜å™¨åœ¨PHYå†…éƒ¨çš„åç§»åœ°å€
 * @param[in]   data        éœ€è¦è¯»å…¥çš„æ•°æ®åœ°å€
 * @retval  true 
 * \retval  false
 */
bool ENET_MII_Read(uint16_t phy_addr, uint16_t reg_addr, uint16_t *data)
{
    bool r;
    uint32_t timeout;
    
    r = false;
    
    /* clear MII IT(interrupt) pending bit */
    ENET->EIR |= ENET_EIR_MII_MASK;
    
    /* initiatate the MII Management write */
    ENET->MMFR = 0
            | ENET_MMFR_ST(0x01)
            | ENET_MMFR_OP(0x02)
            | ENET_MMFR_PA(phy_addr)
            | ENET_MMFR_RA(reg_addr)
            | ENET_MMFR_TA(0x02);
  
	/* waitting for transfer complete */
    for (timeout = 0; timeout < MII_TIMEOUT; timeout++)
    {
        if (ENET->EIR & ENET_EIR_MII_MASK)
        {
            break; 
        }
    }
    LIB_TRACE("MII read:%d\r\n", timeout); 
    if(!timeout)
    {
        r = true;
    }
    
    /* read data */
    *data = ENET->MMFR & 0x0000FFFF;
    
    /* software clear it */
    ENET->EIR |= ENET_EIR_MII_MASK;
    return r;
}

/**
 * @brief   åˆå§‹åŒ–ä»¥å¤ªç½‘æ¨¡å—
 * @note    ç”¨æˆ·è°ƒç”¨å‡½æ•°
 * @param[in]   ENET_InitStrut   ä»¥å¤ªç½‘åˆå§‹åŒ–ç»“æ„æŒ‡é’ˆï¼Œè¯¦è§åº”ç”¨ä¾‹ç¨‹
 * @retval  None
 */
void ENET_Init(ENET_InitTypeDef* ENET_InitStrut)
{
    uint16_t usData;
    
    SIM->SCGC2 |= SIM_SCGC2_ENET_MASK;
    MPU->CESR = 0;
   
	ENET->ECR = ENET_ECR_RESET_MASK;
	for( usData = 0; usData < 100; usData++ )
	{
		__NOP();
	}
    
    /* reinit enet MII */
    ENET_MII_Init();
    
    /* init buffer desipicter */
    ENET_BDInit();
    
    /* select external clock(50Mhz) */
	MCG->C2 &= ~MCG_C2_EREFS0_MASK;
    
    /* enable OSCERCLK output */
#ifdef OSC0
    OSC0->CR |= OSC_CR_ERCLKEN_MASK;
#else
    OSC->CR |= OSC_CR_ERCLKEN_MASK;
#endif
    
    
    /* æ ¹æ®åå•†ç»“æœè®¾ç½®ENETæ¨¡å— */
    usData = 0;	
    
    /* æ¸…é™¤å•ç‹¬å’Œç»„åœ°å€å“ˆå¸Œå¯„å­˜å™¨ */
    ENET->IALR = 0;
    ENET->IAUR = 0;
    ENET->GALR = 0;
    ENET->GAUR = 0;
    //è®¾ç½®ENETæ¨¡å—MACåœ°å€
    ENET_SetAddress(ENET_InitStrut->pMacAddress);
    //è®¾ç½®æ¥æ”¶æ§åˆ¶å¯„å­˜å™¨ï¼Œæœ€å¤§é•¿åº¦ã€RMIIæ¨¡å¼ã€æ¥æ”¶CRCæ ¡éªŒç­‰
    ENET->RCR = ENET_RCR_MAX_FL(1518) | ENET_RCR_MII_MODE_MASK | ENET_RCR_CRCFWD_MASK | ENET_RCR_RMII_MODE_MASK;
    //æ¸…é™¤å‘é€æ¥æ”¶æ§åˆ¶
    ENET->TCR = 0;
    
    if(ENET_InitStrut->isHalfDuplex)
    {
        ENET->RCR |= ENET_RCR_DRT_MASK;
        ENET->TCR &= (unsigned long)~ENET_TCR_FDEN_MASK;
        LIB_TRACE("enet moudle - half-duplex\r\n"); 
    }
    else
    {
        ENET->RCR &= (unsigned long)~ENET_RCR_DRT_MASK;
        ENET->TCR |= ENET_TCR_FDEN_MASK;
        LIB_TRACE("enet moudle - full-duplex\r\n");
    }
    
    if(ENET_InitStrut->is10MSpped)
    {
        LIB_TRACE("enet moudle - speed:10M\r\n");
        ENET->RCR |= ENET_RCR_RMII_10T_MASK;
    }
    else
    {
        LIB_TRACE("enet moudle - speed:100M\r\n");
        ENET->RCR &= ~ENET_RCR_RMII_10T_MASK; 
    }

    
    /* ä½¿ç”¨å¢å¼ºå‹ç¼“å†²åŒºæè¿°ç¬¦ */
    ENET->ECR = ENET_ECR_EN1588_MASK;
    
    /* max receiced packet size */
    ENET->MRBR |= ENET_MRBR_R_BUF_SIZE_MASK;
    
	/* tell NENT the descriptors address */
	ENET->RDSR = (uint32_t) pxENETRxDescriptors;
	ENET->TDSR = (uint32_t) pxENETTxDescriptor;
    
	/* clear all IT pending bit */
	ENET->EIR = ( uint32_t ) 0xFFFFFFFF;
	
    /* enable moudle */
    ENET->ECR |= ENET_ECR_ETHEREN_MASK;
    
    /* enable revieved */
	ENET->RDAR = ENET_RDAR_RDAR_MASK;
}

/**
 * @brief  å‘é€ä¸€å¸§ä»¥å¤ªå¸§æ•°æ®
 * @note    ç”¨æˆ·è°ƒç”¨å‡½æ•°
 * @param[in]   data    å‘é€æ•°æ®æŒ‡é’ˆ
 * @param[in]   len     æ•°æ®é•¿åº¦ (< 1500å­—èŠ‚)
 * @retval  None
 */
#include "rtdef.h"
uint8_t ENET_MacSendData(uint8_t *data, uint16_t len)
{
    //ENET->EIR = ENET_EIMR_TXF_MASK;
    /* check if buffer is readly */
    //while( pxENETTxDescriptor->status & TX_BD_R ) {};

    /* set Tx Descriptor */
    pxENETTxDescriptor->data = (uint8_t *)__REV((uint32_t)data);		
    pxENETTxDescriptor->length = __REVSH(len);
    pxENETTxDescriptor->bdu = 0x00000000;
	pxENETTxDescriptor->ebd_status = TX_BD_INT | TX_BD_TS;// | TX_BD_IINS | TX_BD_PINS;
	pxENETTxDescriptor->status = ( TX_BD_R | TX_BD_L | TX_BD_TC | TX_BD_W );
        
    /* enable transmit */
    ENET->EIR = ENET_EIMR_TXF_MASK;
    ENET->TDAR = ENET_TDAR_TDAR_MASK;

    rt_bool_t bSend = RT_FALSE;
    
    if( (ENET->EIMR & ENET_EIMR_TXF_MASK) == 0 ) {
        extern rt_tick_t rt_tick_get(void);
        extern rt_tick_t rt_tick_from_millisecond(rt_uint32_t ms);
        rt_tick_t tStart = rt_tick_get();
        while( (rt_tick_get() - tStart < rt_tick_from_millisecond( 5000 )) ) {
            if( ENET->EIR & ENET_EIR_TXF_MASK ) {
                bSend = RT_TRUE;
                break;
            }
        }
    } else {
        bSend = RT_TRUE;
    }
    
    return bSend;
}

uint32_t ENET_GetReceiveLen(void)
{
    if((pxENETRxDescriptors[0].status & RX_BD_E ) == 0)
    {
		return  __REVSH(pxENETRxDescriptors[0].length);
    }  
    return 0;
}

/**
 * @brief  æ¥æ”¶ä¸€å¸§ä»¥å¤ªå¸§æ•°æ®
 * @note    ç”¨æˆ·è°ƒç”¨å‡½æ•°
 * @param[in]   data    æ•°æ®æŒ‡é’ˆ
 * @retval  æ¥æ”¶åˆ°çš„æ•°æ®é•¿åº¦
 */
uint16_t ENET_MacReceiveData(uint8_t *data)
{
    uint16_t len = 0;
    
    /* if buffer is ready */
    if((pxENETRxDescriptors[0].status & RX_BD_E ) == 0)
    {
        
		/* copy data to user bufer */
		len =  __REVSH(pxENETRxDescriptors[0].length);
		memcpy(data, (uint8_t *)__REV((uint32_t)pxENETRxDescriptors[0].data), len);
        
		/* buffer is ready and data is readed */
		pxENETRxDescriptors[0].status |= RX_BD_E;
		ENET->RDAR = ENET_RDAR_RDAR_MASK;
      		return len;
	  }
	  return 0;
}

/**
 * @brief  é…ç½®ENETæ¨¡å—çš„ä¸­æ–­æˆ–è€…DMAå±æ€§
 * @param[in]  config     æ¨¡å¼é€‰æ‹©
 *         			@arg kENET_IT_TXF_Disable ç¦æ­¢å‘é€ä¸€å¸§ä»¥å¤ªç½‘æ•°æ®å¸§ä¸­æ–­
 *         			@arg kENET_IT_RXF_Disable ç¦æ­¢æ¥æ”¶ä¸€å¸§ä»¥å¤ªç½‘æ•°æ®å¸§ä¸­æ–­
 *         			@arg kENET_IT_TXF         å‘é€ä¸€å¸§ä»¥å¤ªç½‘æ•°æ®ä¸­æ–­
 *         			@arg kENET_IT_RXF         æ¥æ”¶ä¸€å¸§ä»¥å¤ªç½‘æ•°æ®ä¸­æ–­
 * @retval None
 */
void ENET_ITDMAConfig(ENET_ITDMAConfig_Type config)
{
    switch(config)
    {
        case kENET_IT_TXF_Disable:
            ENET->EIMR &= ~ENET_EIMR_TXF_MASK;
            break;
        case kENET_IT_RXF_Disable:
            ENET->EIMR &= ~ENET_EIMR_RXF_MASK;
            break;
        case kENET_IT_TXF:
            NVIC_EnableIRQ(ENET_Transmit_IRQn);
            ENET->EIMR = ENET_EIMR_TXF_MASK;
            break;
        case kENET_IT_RXF:
            NVIC_EnableIRQ(ENET_Receive_IRQn);
            ENET->EIMR = ENET_EIMR_RXF_MASK;
            break;
        default:
            break;
    }
}

/**
 * @brief  è®¾ç½®ENETå‘é€ä¸­æ–­å›è°ƒå‡½æ•°
 * @param[in]  AppCBFun å›è°ƒå‡½æ•°æŒ‡é’ˆ
 * @retval None
 */
void ENET_CallbackTxInstall(ENET_CallBackTxType AppCBFun)
{
    if(AppCBFun != NULL)
    {
        ENET_CallBackTxTable[0] = AppCBFun;
    }
}

/**
 * @brief  è®¾ç½®ENETæ¥æ”¶ä¸­æ–­å›è°ƒå‡½æ•°
 * @param[in]  AppCBFun å›è°ƒå‡½æ•°æŒ‡é’ˆ
 * @retval None
 */
void ENET_CallbackRxInstall(ENET_CallBackRxType AppCBFun)
{
    if(AppCBFun != NULL)
    {
        ENET_CallBackRxTable[0] = AppCBFun;
    }
}

/**
 * @brief  æŸ¥çœ‹ä»¥å¤ªå¸§å¦å‘é€å®Œæˆ
 * @retval 0 å®Œæˆ 
 * \retval 1 æœªå®Œæˆ
 */
bool ENET_IsTxTransferComplete(void)
{
    if(ENET->EIR & ENET_EIMR_TXF_MASK)
    {
        ENET->EIR |= ENET_EIMR_TXF_MASK;
        return true;
    }
    return false;
}

/**
 * @brief  ENETå‘é€ä¸­æ–­å¤„ç†å‡½æ•°
 * @note   æ­¤å‡½æ•°å†…éƒ¨ç”¨äºè°ƒç”¨æ³¨å†Œçš„å›è°ƒå‡½æ•°ï¼Œç”¨æˆ·æ— éœ€ä½¿ç”¨
 */
void ENET_Transmit_IRQHandler(void)
{
	ENET->EIR |= ENET_EIMR_TXF_MASK;
    if(ENET_CallBackTxTable[0])
    {
            ENET_CallBackTxTable[0]();
    }  
}

/**
 * @brief  ENETæ¥æ”¶ä¸­æ–­å¤„ç†å‡½æ•°
 * @note   æ­¤å‡½æ•°å†…éƒ¨ç”¨äºè°ƒç”¨æ³¨å†Œçš„å›è°ƒå‡½æ•°ï¼Œç”¨æˆ·æ— éœ€ä½¿ç”¨
 */
void ENET_Receive_IRQHandler(void)
{
	ENET->EIR |= ENET_EIMR_RXF_MASK; 
    if(ENET_CallBackRxTable[0])
    {
            ENET_CallBackRxTable[0]();
    }
}

#endif

