<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2L</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;</twConstName><twItemCnt>237010</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8244</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.560</twMinPer></twConstHead><twPathRptBanner iPaths="2676" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_16 (SLICE_X26Y44.C1), 2676 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.088</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>4.588</twTotPathDel><twClkSkew dest = "4.090" src = "4.199">0.109</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_PCFour&lt;23&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>4.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.115</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>4.559</twTotPathDel><twClkSkew dest = "4.090" src = "4.201">0.111</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_PCFour&lt;23&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.999</twRouteDel><twTotDel>4.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.142</twSlack><twSrc BELType="FF">VGA/v_count_0</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_16</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew dest = "4.090" src = "4.201">0.111</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_0</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>VGA/v_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_PCFour&lt;23&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_16</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>3.972</twRouteDel><twTotDel>4.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_27 (SLICE_X36Y52.C4), 119 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.102</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_27</twDest><twTotPathDel>4.399</twTotPathDel><twClkSkew dest = "3.915" src = "4.199">0.284</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_27</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_27</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>3.916</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.129</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_27</twDest><twTotPathDel>4.370</twTotPathDel><twClkSkew dest = "3.915" src = "4.201">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_27</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_27</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>3.887</twRouteDel><twTotDel>4.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.156</twSlack><twSrc BELType="FF">VGA/v_count_0</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_27</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew dest = "3.915" src = "4.201">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_0</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_27</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>VGA/v_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/MEM_WB/WB_Res&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_27</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>3.860</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_29 (SLICE_X36Y50.B6), 119 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.155</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_29</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew dest = "3.915" src = "4.199">0.284</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;18&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/B&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_29</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>3.862</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.182</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_29</twDest><twTotPathDel>4.317</twTotPathDel><twClkSkew dest = "3.915" src = "4.201">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/B&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_29</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>4.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.209</twSlack><twSrc BELType="FF">VGA/v_count_0</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_29</twDest><twTotPathDel>4.290</twTotPathDel><twClkSkew dest = "3.915" src = "4.201">0.286</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_0</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X8Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>VGA/v_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;30&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>VGA_DEBUG/Msub_row_addr_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A1</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/B&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;30&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_29</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>3.806</twRouteDel><twTotDel>4.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/PC/register_29 (SLICE_X44Y49.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/PC/register_29</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.782" src = "0.519">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/PC/register_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X44Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>MIPS/MIPS_CORE/PC/register&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Nxt_PC/Mmux_o221</twBEL><twBEL>MIPS/MIPS_CORE/PC/register_29</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/PC/register_25 (SLICE_X46Y48.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/PC/register_25</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.780" src = "0.521">-0.259</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/PC/register_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X38Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Inst&lt;26&gt;</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_Inst&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>MIPS/MIPS_CORE/PC/register&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/Nxt_PC/Mmux_o181</twBEL><twBEL>MIPS/MIPS_CORE/PC/register_25</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.257</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/PC/register_31 (SLICE_X44Y49.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/PC/register_31</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.782" src = "0.519">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/PC/register_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X44Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>MIPS/MIPS_CORE/PC/register&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/Nxt_PC/Mmux_o251</twBEL><twBEL>MIPS/MIPS_CORE/PC/register_31</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clk_pc_BUFG</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y8.CLKARDCLKL" clockNet="clk_cpu"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y8.CLKARDCLKU" clockNet="clk_cpu"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y8.CLKBWRCLKL" clockNet="clk_cpu"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;</twConstName><twItemCnt>31367</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1316</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.608</twMinPer></twConstHead><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X18Y54.AI), 123 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.598</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_64</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twTotPathDel>3.423</twTotPathDel><twClkSkew dest = "3.925" src = "8.689">4.764</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_64</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y34.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;69&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_978</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_9</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_3</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>debug_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMA</twBEL></twPathDel><twLogDel>0.684</twLogDel><twRouteDel>2.739</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.868</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_640</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twTotPathDel>3.158</twTotPathDel><twClkSkew dest = "3.925" src = "8.684">4.759</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_640</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y30.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;645&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_640</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;640&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_93</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_92</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_4</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>debug_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMA</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>2.476</twRouteDel><twTotDel>3.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.931</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_960</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twTotPathDel>3.092</twTotPathDel><twClkSkew dest = "3.925" src = "8.687">4.762</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_960</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf1_RAMA</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;965&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_960</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;960&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_82</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_4</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>debug_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>VGA_DEBUG/Sh33</twComp><twBEL>VGA_DEBUG/Mram_data_buf1_RAMA</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>3.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf3_RAMB (SLICE_X20Y47.BI), 123 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.765</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_462</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>3.435</twTotPathDel><twClkSkew dest = "4.094" src = "8.679">4.585</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_462</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y19.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y19.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;463&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_462</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;462&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_35</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;931&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>0.731</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>3.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.939</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_782</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>3.252</twTotPathDel><twClkSkew dest = "4.094" src = "8.688">4.594</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_782</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y14.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y14.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;783&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_782</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;782&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_916</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_916</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_916</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_45</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;931&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.947</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_974</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twTotPathDel>3.257</twTotPathDel><twClkSkew dest = "4.094" src = "8.675">4.581</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_974</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y22.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y22.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;975&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_974</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;974&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_817</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_817</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_45</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;931&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>debug_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMB</twBEL></twPathDel><twLogDel>0.729</twLogDel><twRouteDel>2.528</twRouteDel><twTotDel>3.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X18Y47.CX), 123 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.882</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_395</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.318</twTotPathDel><twClkSkew dest = "4.095" src = "8.680">4.585</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_395</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;399&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_395</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;395&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_32</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>3.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.951</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_939</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.252</twTotPathDel><twClkSkew dest = "4.095" src = "8.677">4.582</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_939</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;939&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_939</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;939&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_88</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_42</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>2.549</twRouteDel><twTotDel>3.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.051</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/U2_2/register_31_139</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.142</twTotPathDel><twClkSkew dest = "4.095" src = "8.687">4.592</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/U2_2/register_31_139</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y11.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">MIPS/MIPS_CORE/clk_pc_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;143&gt;</twComp><twBEL>MIPS/MIPS_CORE/U2_2/register_31_139</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/register_31&lt;139&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y15.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_32</twBEL><twBEL>MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">VGA_DEBUG/ascii_code_4</twSrc><twDest BELType="RAM">VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew dest = "0.396" src = "0.335">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA_DEBUG/ascii_code_4</twSrc><twDest BELType='RAM'>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X10Y64.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;4&gt;</twComp><twBEL>VGA_DEBUG/ascii_code_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y25.ADDRARDADDR11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y25.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twComp><twBEL>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>-50.8</twPctLog><twPctRoute>150.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">VGA_DEBUG/ascii_code_6</twSrc><twDest BELType="RAM">VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.396" src = "0.335">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA_DEBUG/ascii_code_6</twSrc><twDest BELType='RAM'>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X10Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;6&gt;</twComp><twBEL>VGA_DEBUG/ascii_code_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y25.ADDRARDADDR13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y25.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twComp><twBEL>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twBEL></twPathDel><twLogDel>-0.065</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>-49.6</twPctLog><twPctRoute>149.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">VGA_DEBUG/ascii_code_1</twSrc><twDest BELType="RAM">VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twTotPathDel>0.153</twTotPathDel><twClkSkew dest = "0.396" src = "0.335">-0.061</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA_DEBUG/ascii_code_1</twSrc><twDest BELType='RAM'>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X11Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;2&gt;</twComp><twBEL>VGA_DEBUG/ascii_code_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X0Y25.ADDRARDADDR8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X0Y25.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twComp><twBEL>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>-54.2</twPctLog><twPctRoute>154.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA" slack="38.161" period="40.000" constraintValue="40.000" deviceLimit="1.839" freqLimit="543.774" physResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" logResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" locationPin="RAMB18_X0Y25.CLKARDCLK" clockNet="clk_disp"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh39/CLK" logResource="VGA_DEBUG/Mram_data_buf2_RAMA/CLK" locationPin="SLICE_X18Y47.CLK" clockNet="clk_disp"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh39/CLK" logResource="VGA_DEBUG/Mram_data_buf2_RAMA/CLK" locationPin="SLICE_X18Y47.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.201" errors="0" errorRollup="0" items="0" itemsRollup="268377"/><twConstRollup name="TS_CLK_GEN_clkout3" fullName="TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="24.560" actualRollup="N/A" errors="0" errorRollup="0" items="237010" itemsRollup="0"/><twConstRollup name="TS_CLK_GEN_clkout2" fullName="TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="33.608" actualRollup="N/A" errors="0" errorRollup="0" items="31367" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="10"><twDest>CLK_200M_N</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="72" twDestWidth="10"><twDest>CLK_200M_P</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>12.287</twRiseRise><twFallRise>9.630</twFallRise><twRiseFall>6.958</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="73" twDestWidth="10"><twDest>SW&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>7.791</twRiseRise><twFallRise>3.533</twFallRise><twRiseFall>4.327</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>7.791</twRiseRise><twFallRise>3.533</twFallRise><twRiseFall>4.327</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>6.796</twRiseRise><twFallRise>3.533</twFallRise><twRiseFall>4.327</twRiseFall><twFallFall>1.350</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>268377</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19420</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>33.608</twMinPer><twFootnote number="1" /><twMaxFreq>29.755</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 16 13:17:26 2019 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5306 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
