/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  reg [30:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [12:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_51z;
  reg [13:0] celloutsig_0_52z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_0_13z = ~celloutsig_0_7z;
  assign celloutsig_0_23z = ~celloutsig_0_9z;
  assign celloutsig_0_8z = celloutsig_0_6z | celloutsig_0_1z;
  assign celloutsig_0_1z = in_data[61] | in_data[21];
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_0z);
  assign celloutsig_0_47z = ~(celloutsig_0_33z ^ celloutsig_0_27z);
  assign celloutsig_1_1z = ~(in_data[109] ^ celloutsig_1_0z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  assign celloutsig_1_13z = ~(celloutsig_1_4z ^ celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z ^ celloutsig_1_7z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_0z ^ celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z ^ celloutsig_0_13z);
  assign celloutsig_0_27z = ~(celloutsig_0_10z ^ celloutsig_0_21z);
  assign celloutsig_0_51z = { in_data[45:35], celloutsig_0_47z, celloutsig_0_0z, celloutsig_0_20z } + { celloutsig_0_16z[25:4], celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_5z = { in_data[19:12], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } + in_data[34:23];
  assign celloutsig_0_11z = { in_data[24:15], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } + { in_data[46:44], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_5z[11:2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z } + celloutsig_0_11z[15:1];
  assign celloutsig_0_20z = { in_data[56:47], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_7z } + celloutsig_0_15z[13:1];
  assign celloutsig_0_25z = { in_data[59:46], celloutsig_0_18z } + { celloutsig_0_11z[13:0], celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[17:2], celloutsig_0_1z, celloutsig_0_1z } == { in_data[37:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[187:171] == in_data[135:119];
  assign celloutsig_1_4z = { in_data[170:169], celloutsig_1_0z, celloutsig_1_2z } == { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z } == { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[25:23], celloutsig_0_0z } == { celloutsig_0_5z[11:9], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_5z[6:3], celloutsig_0_2z, celloutsig_0_7z } == in_data[59:54];
  assign celloutsig_0_2z = in_data[50:45] == { in_data[54:52], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[37] & ~(in_data[93]);
  assign celloutsig_0_37z = celloutsig_0_3z & ~(celloutsig_0_25z[0]);
  assign celloutsig_1_2z = in_data[147] & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_10z = in_data[144] & ~(celloutsig_1_7z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_1_18z = celloutsig_1_13z & ~(celloutsig_1_10z);
  assign celloutsig_0_21z = celloutsig_0_16z[14] & ~(celloutsig_0_6z);
  assign celloutsig_0_33z = celloutsig_0_1z & ~(celloutsig_0_16z[9]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_52z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_52z = { celloutsig_0_29z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 31'h00000000;
    else if (clkin_data[0]) celloutsig_0_16z = { in_data[81:53], celloutsig_0_1z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_29z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_16z[23:14], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[57:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
