#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 23:00:32 2019
# Process ID: 9656
# Current directory: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj
# Command line: wbtcv.exe -mode batch -source D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.hw/webtalk/labtool_webtalk.tcl -notrace
# Log file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/webtalk.log
# Journal file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj\webtalk.jou
#-----------------------------------------------------------
source D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Oct 30 23:00:41 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 65.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 23:00:41 2019...
