Author: Jackson Parrack
Contact: parrackjack@gmail.com

The goal of this project was to write a program in VHDL using Vivado, that when compiled onto a Basys 3 FPGA, would output a pattern with at least 100 frames to an Adafruit 32x32 RGB matrix.
