{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572413711210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572413711216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:35:10 2019 " "Processing started: Wed Oct 30 14:35:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572413711216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413711216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_encode -c uart_encode " "Command: quartus_sta uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413711216 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572413711332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572413712093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572413712093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712133 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572413712581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_encode.sdc " "Synopsys Design Constraints File file not found: 'uart_encode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572413712605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413712608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable enable " "create_clock -period 1.000 -name enable enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413712608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addr\[10\] addr\[10\] " "create_clock -period 1.000 -name addr\[10\] addr\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413712608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413712608 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413712608 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413712608 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413712610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413712610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413712611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413712611 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572413712612 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572413712620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413712680 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413712680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.046 " "Worst-case setup slack is -17.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.046            -188.242 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -17.046            -188.242 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.973            -109.600 enable  " "  -11.973            -109.600 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.097             -83.608 rst  " "  -11.097             -83.608 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591            -291.092 clk  " "   -6.591            -291.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800              -6.505 addr\[10\]  " "   -1.800              -6.505 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.292 " "Worst-case hold slack is -7.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.292             -73.604 rst  " "   -7.292             -73.604 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.159             -72.674 enable  " "   -7.159             -72.674 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393             -30.197 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.393             -30.197 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830             -11.435 clk  " "   -1.830             -11.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.233              -3.834 addr\[10\]  " "   -1.233              -3.834 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.092 " "Worst-case recovery slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.218 enable  " "   -0.092              -0.218 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.387 " "Worst-case removal slack is -1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -11.435 enable  " "   -1.387             -11.435 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.005 " "Worst-case minimum pulse width slack is -3.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005            -112.847 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.005            -112.847 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340             -72.954 rst  " "   -2.340             -72.954 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093             -57.300 enable  " "   -2.093             -57.300 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.129 clk  " "   -0.394             -25.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 addr\[10\]  " "    0.153               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413712706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413712706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572413712728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572413712756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572413713661 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413713729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413713729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413713730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413713754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413713754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.730 " "Worst-case setup slack is -16.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.730            -184.898 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -16.730            -184.898 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.881            -110.346 enable  " "  -11.881            -110.346 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.989             -83.934 rst  " "  -10.989             -83.934 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.414            -284.129 clk  " "   -6.414            -284.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921              -6.819 addr\[10\]  " "   -1.921              -6.819 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413713756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.129 " "Worst-case hold slack is -7.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.129             -72.629 rst  " "   -7.129             -72.629 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.923             -70.403 enable  " "   -6.923             -70.403 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.354             -31.076 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.354             -31.076 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871             -15.812 clk  " "   -1.871             -15.812 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -3.901 addr\[10\]  " "   -1.207              -3.901 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413713769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.213 " "Worst-case recovery slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.987 enable  " "   -0.213              -0.987 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413713775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.318 " "Worst-case removal slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318             -10.735 enable  " "   -1.318             -10.735 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413713779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.972 " "Worst-case minimum pulse width slack is -2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972            -112.570 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -2.972            -112.570 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268             -74.565 rst  " "   -2.268             -74.565 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984             -55.993 enable  " "   -1.984             -55.993 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -27.396 clk  " "   -0.394             -27.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 addr\[10\]  " "    0.111               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413713781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413713781 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572413713799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572413713939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572413714711 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714785 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413714785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413714786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413714799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413714798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.945 " "Worst-case setup slack is -9.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.945             -99.455 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -9.945             -99.455 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.254             -56.108 enable  " "   -7.254             -56.108 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.742             -48.925 rst  " "   -6.742             -48.925 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066            -178.173 clk  " "   -4.066            -178.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.813 addr\[10\]  " "   -1.029              -3.813 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413714800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.641 " "Worst-case hold slack is -4.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641             -49.059 enable  " "   -4.641             -49.059 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.531             -43.789 rst  " "   -4.531             -43.789 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985             -15.866 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.985             -15.866 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992              -6.619 clk  " "   -0.992              -6.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -2.034 addr\[10\]  " "   -0.737              -2.034 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413714813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.496 " "Worst-case recovery slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 enable  " "    0.496               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413714817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.828 " "Worst-case removal slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -6.916 enable  " "   -0.828              -6.916 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413714821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.630 " "Worst-case minimum pulse width slack is -1.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630             -64.956 enable  " "   -1.630             -64.956 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569             -43.422 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.569             -43.422 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436             -41.934 rst  " "   -1.436             -41.934 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -3.788 clk  " "   -0.080              -3.788 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.296 addr\[10\]  " "   -0.041              -0.296 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413714823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413714823 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572413714842 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413714991 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413714991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413714992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413715002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413715002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.000 " "Worst-case setup slack is -9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.000             -90.364 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -9.000             -90.364 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.482             -49.947 enable  " "   -6.482             -49.947 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.021             -44.891 rst  " "   -6.021             -44.891 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654            -160.820 clk  " "   -3.654            -160.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.773 addr\[10\]  " "   -1.029              -3.773 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413715003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.318 " "Worst-case hold slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318             -46.673 enable  " "   -4.318             -46.673 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253             -41.438 rst  " "   -4.253             -41.438 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796             -14.739 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.796             -14.739 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030              -8.449 clk  " "   -1.030              -8.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -1.958 addr\[10\]  " "   -0.688              -1.958 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413715016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.482 " "Worst-case recovery slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 enable  " "    0.482               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413715021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.773 " "Worst-case removal slack is -0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773              -6.443 enable  " "   -0.773              -6.443 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413715025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.440 " "Worst-case minimum pulse width slack is -1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440             -55.778 enable  " "   -1.440             -55.778 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371             -36.603 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.371             -36.603 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310             -37.569 rst  " "   -1.310             -37.569 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -3.808 clk  " "   -0.081              -3.808 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.345 addr\[10\]  " "   -0.040              -0.345 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413715026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413715026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572413716590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572413716591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5190 " "Peak virtual memory: 5190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572413716669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:35:16 2019 " "Processing ended: Wed Oct 30 14:35:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572413716669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572413716669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572413716669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572413716669 ""}
