

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c46ada6511a85df09b4a05ed1260f0ff10279dc1_modified_597] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                              16 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            4 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          256MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 8
addr_dec_mask[CHIP]  = 0000000000000300 	high:10 low:8
addr_dec_mask[BK]    = 000000000001c080 	high:17 low:7
addr_dec_mask[ROW]   = 000000003ffe0000 	high:30 low:17
addr_dec_mask[COL]   = 0000000000003c7f 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c7b5af3d13ce826de5e26c66c7d67943  /root/uvmsmart/benchmarks/Managed/2DCONVSTREAM/2dconv
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/uvmsmart/benchmarks/Managed/2DCONVSTREAM/2dconv
Running md5sum using "md5sum /root/uvmsmart/benchmarks/Managed/2DCONVSTREAM/2dconv "
Parsing file _cuobjdump_complete_output_NaC2hf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x400f19, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (_1.ptx:42) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_1.ptx:77) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:43) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (_1.ptx:46) cvta.to.global.u64 %rd3, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_C4ATVC"
Running: cat _ptx_C4ATVC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fiZLz0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fiZLz0 --output-file  /dev/null 2> _ptx_C4ATVCinfo"
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=16, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_C4ATVC _ptx2_fiZLz0 _ptx_C4ATVCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0000
GHB MISS, adding to GHB at position 0
Fault address : 0xc0003
GHB MISS, adding to GHB at position 1
Fault address : 0xc0011
GHB MISS, adding to GHB at position 2
Fault address : 0xc0020
GHB MISS, adding to GHB at position 3
Fault address : 0xc0032
GHB MISS, adding to GHB at position 4
Fault address : 0xc0040
GHB MISS, adding to GHB at position 5
Fault address : 0xc0050
GHB MISS, adding to GHB at position 6
Fault address : 0xc0060
GHB MISS, adding to GHB at position 7
Fault address : 0xc0070
GHB MISS, adding to GHB at position 8
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 92133
gpu_sim_insn = 3116148
gpu_ipc =      33.8223
gpu_tot_sim_cycle = 325128
gpu_tot_sim_insn = 3116148
gpu_tot_ipc =       9.5844
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 47037
gpu_stall_icnt2sh    = 37849
partiton_reqs_in_parallel = 690027
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =       7.4895
partiton_level_parallism_total  =       2.1223
partiton_reqs_in_parallel_util = 690027
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 90841
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =       7.5960
partiton_level_parallism_util_total  =       7.5960
partiton_replys_in_parallel = 31128
partiton_replys_in_parallel_total    = 0
L2_BW  =      32.0237 GB/Sec
L2_BW_total  =       9.0747 GB/Sec
gpu_total_sim_rate=3509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50976
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0510
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4096
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.4375
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2304
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50976
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
112, 112, 112, 112, 112, 112, 112, 80, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 3195904
gpgpu_n_tot_w_icount = 99872
gpgpu_n_stall_shd_mem = 51657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28956
gpgpu_n_mem_write_global = 2032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 580644
gpgpu_n_store_insn = 64516
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20181
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7027	W0_Idle:2456089	W0_Scoreboard:2595794	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15240	W32:84632
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 231648 {8:28956,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 276352 {136:2032,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2913888 {40:10668,136:18288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16256 {8:2032,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 6825 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 314282 
mrq_lat_table:581 	61 	103 	209 	311 	562 	952 	1422 	1354 	562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9732 	13524 	642 	25 	152 	396 	1288 	1380 	3877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7449 	388 	916 	2262 	5137 	6448 	1382 	37 	49 	119 	396 	1288 	1380 	3877 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15421 	12811 	752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	14 	0 	3 	3 	2 	3 	4 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        30        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        30        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        30        30        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     21691     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 19.200001 19.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 31.333334 31.333334 
dram[1]: 19.000000 19.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 31.333334 31.333334 
dram[2]: 31.333334 31.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 31.333334 31.333334 
dram[3]: 31.333334 31.333334 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 31.333334 31.333334 
average row locality = 6117/208 = 29.408653
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[2]:        63        63        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[3]:        63        63        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
total reads: 4085
bank skew: 65/63 = 1.03
chip skew: 1023/1020 = 1.00
number of total write accesses:
dram[0]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[1]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[2]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[3]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
total reads: 2032
bank skew: 32/31 = 1.03
chip skew: 508/508 = 1.00
average mf latency per bank:
dram[0]:      33928     34486     38346     38811     38233     38707     38386     38799     45260     45537     47229     47591     19593     20100     20048     20554
dram[1]:      34435     34509     38717     38816     38569     38703     38675     38820     45487     45558     47505     47630     20021     20059     20446     20552
dram[2]:      34790     34837     38706     38832     38632     38726     38715     38797     45513     45537     47530     47604     20025     20045     20510     20538
dram[3]:      34819     28027     38694     30456     38661     30511     38741     30531     45531     35222     47535     36455     20049     15719     20524     16059
maximum mf latency per bank:
dram[0]:      49048     48999     41279     41098     41481     41032     41383     41006     49960     49934     44710     44744     41077     40805     41108     40938
dram[1]:      49009     49021     41188     41231     41124     41022     41092     41008     49858     49827     44697     44753     41009     40811     41129     40949
dram[2]:      48917     48866     41112     40949     41190     41138     41171     41141     49798     49850     44697     44753     41001     41072     40956     40928
dram[3]:      48908     48867     41131     41303     41217     41634     41225     41412     49800     49800     44686     44732     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171076 n_nop=164832 n_act=68 n_pre=52 n_req=1531 n_rd=4092 n_write=2032 bw_util=0.07159
n_activity=15199 dram_eff=0.8058
bk0: 260a 167281i bk1: 256a 167077i bk2: 256a 166530i bk3: 256a 166220i bk4: 256a 165967i bk5: 256a 165708i bk6: 256a 166025i bk7: 256a 165808i bk8: 256a 167370i bk9: 256a 167251i bk10: 256a 166916i bk11: 256a 166638i bk12: 256a 167282i bk13: 256a 167026i bk14: 252a 167242i bk15: 252a 167062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc007f900, atomic=0 1 entries : 0x7f9badc5f610 :  mf: uid= 99997, sid27:w06, part=1, addr=0xc007f900, load , size=128, unknown  status = IN_PARTITION_DRAM (314282), 
MSHR: tag=0xc0079d00, atomic=0 1 entries : 0x7f9bac01de10 :  mf: uid= 99996, sid03:w07, part=1, addr=0xc0079d00, load , size=128, unknown  status = IN_PARTITION_DRAM (314282), 

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc007f980, atomic=0 1 entries : 0x7f9bc0a21d40 :  mf: uid= 99995, sid00:w06, part=1, addr=0xc007f980, load , size=128, unknown  status = IN_PARTITION_DRAM (314282), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171076 n_nop=164844 n_act=69 n_pre=53 n_req=1530 n_rd=4078 n_write=2032 bw_util=0.07143
n_activity=14957 dram_eff=0.817
bk0: 256a 167272i bk1: 256a 167055i bk2: 256a 166506i bk3: 256a 166220i bk4: 256a 165962i bk5: 256a 165712i bk6: 256a 165924i bk7: 256a 165733i bk8: 256a 167389i bk9: 256a 167287i bk10: 256a 166912i bk11: 256a 166636i bk12: 254a 167030i bk13: 256a 166902i bk14: 248a 166967i bk15: 248a 166729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33803
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171076 n_nop=164848 n_act=66 n_pre=50 n_req=1528 n_rd=4080 n_write=2032 bw_util=0.07145
n_activity=15141 dram_eff=0.8073
bk0: 252a 167863i bk1: 252a 167609i bk2: 256a 167057i bk3: 256a 166751i bk4: 256a 166681i bk5: 256a 166420i bk6: 256a 166573i bk7: 256a 166373i bk8: 256a 167658i bk9: 256a 167489i bk10: 256a 167154i bk11: 256a 166902i bk12: 256a 167633i bk13: 256a 167356i bk14: 252a 167397i bk15: 252a 167206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29935
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171076 n_nop=164848 n_act=66 n_pre=50 n_req=1528 n_rd=4080 n_write=2032 bw_util=0.07145
n_activity=15294 dram_eff=0.7993
bk0: 252a 167863i bk1: 252a 167613i bk2: 256a 167037i bk3: 256a 166722i bk4: 256a 166638i bk5: 256a 166403i bk6: 256a 166548i bk7: 256a 166343i bk8: 256a 167667i bk9: 256a 167551i bk10: 256a 167158i bk11: 256a 166897i bk12: 256a 167815i bk13: 256a 167652i bk14: 252a 167710i bk15: 252a 167509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3358, Miss = 512, Miss_rate = 0.152, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 552, Reservation_fails = 2
L2_cache_bank[2]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[3]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 539, Reservation_fails = 6
L2_cache_bank[4]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 525, Reservation_fails = 2
L2_cache_bank[5]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 533, Reservation_fails = 2
L2_cache_bank[6]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 526, Reservation_fails = 3
L2_cache_bank[7]: Access = 3302, Miss = 510, Miss_rate = 0.154, Pending_hits = 265, Reservation_fails = 1
L2_total_cache_accesses = 31128
L2_total_cache_misses = 4085
L2_total_cache_miss_rate = 0.1312
L2_total_cache_pending_hits = 4073
L2_total_cache_reservation_fails = 16
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28956
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=115452
icnt_total_pkts_simt_to_mem=39256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.4333
	minimum = 6
	maximum = 1056
Network latency average = 46.9616
	minimum = 6
	maximum = 846
Slowest packet = 27c7
Flit latency average = 24.7243
	minimum = 6
	maximum = 846
Slowest flit = e479
Fragmentation average = 0.00751735
	minimum = 0
	maximum = 160
Injected packet rate average = 0.00675722
	minimum = 0 (at node 24)
	maximum = 0.0222071 (at node 1d)
Accepted packet rate average = 0.00675722
	minimum = 0 (at node 24)
	maximum = 0.0222071 (at node 1d)
Injected flit rate average = 0.0167919
	minimum = 0 (at node 24)
	maximum = 0.0807098 (at node 1d)
Accepted flit rate average= 0.0167919
	minimum = 0 (at node 24)
	maximum = 0.0277209 (at node 1d)
Injected packet length average = 2.48503
Accepted packet length average = 2.48503
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 63.4333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1056 (1 samples)
Network latency average = 46.9616 (1 samples)
	minimum = 6 (1 samples)
	maximum = 846 (1 samples)
Flit latency average = 24.7243 (1 samples)
	minimum = 6 (1 samples)
	maximum = 846 (1 samples)
Fragmentation average = 0.00751735 (1 samples)
	minimum = 0 (1 samples)
	maximum = 160 (1 samples)
Injected packet rate average = 0.00675722 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0222071 (1 samples)
Accepted packet rate average = 0.00675722 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0222071 (1 samples)
Injected flit rate average = 0.0167919 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0807098 (1 samples)
Accepted flit rate average = 0.0167919 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0277209 (1 samples)
Injected packet size average = 2.48503 (1 samples)
Accepted packet size average = 2.48503 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 48 sec (888 sec)
gpgpu_simulation_rate = 3509 (inst/sec)
gpgpu_simulation_rate = 398 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc008b
GHB MISS, adding to GHB at position 9
Fault address : 0xc0091
GHB MISS, adding to GHB at position a
Fault address : 0xc00a0
GHB MISS, adding to GHB at position b
Fault address : 0xc00b5
GHB MISS, adding to GHB at position c
Fault address : 0xc00c6
GHB MISS, adding to GHB at position d
Fault address : 0xc00d0
GHB MISS, adding to GHB at position e
Fault address : 0xc00e0
GHB MISS, adding to GHB at position f
Fault address : 0xc00f0
GHB MISS, adding to GHB at position 10
Destroy streams for kernel 2: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 88719
gpu_sim_insn = 3116148
gpu_ipc =      35.1238
gpu_tot_sim_cycle = 665142
gpu_tot_sim_insn = 6232296
gpu_tot_ipc =       9.3699
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 93450
gpu_stall_icnt2sh    = 73689
partiton_reqs_in_parallel = 663339
partiton_reqs_in_parallel_total    = 690027
partiton_level_parallism =       7.4769
partiton_level_parallism_total  =       2.0347
partiton_reqs_in_parallel_util = 663339
partiton_reqs_in_parallel_util_total    = 690027
gpu_sim_cycle_parition_util = 87584
gpu_tot_sim_cycle_parition_util    = 90841
partiton_level_parallism_util =       7.5737
partiton_level_parallism_util_total  =       7.5851
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 31128
L2_BW  =      33.1064 GB/Sec
L2_BW_total  =       8.8516 GB/Sec
gpu_total_sim_rate=3062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101952
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0255
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.2188
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99352
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 101952
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
224, 224, 224, 224, 224, 224, 224, 192, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 6391808
gpgpu_n_tot_w_icount = 199744
gpgpu_n_stall_shd_mem = 95423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57912
gpgpu_n_mem_write_global = 4064
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1161288
gpgpu_n_store_insn = 129032
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38353
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10520	W0_Idle:4999960	W0_Scoreboard:4914902	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:30480	W32:169264
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 463296 {8:57912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552704 {136:4064,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5827776 {40:21336,136:36576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32512 {8:4064,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 6574 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 665141 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19453 	27048 	1277 	75 	207 	1590 	1840 	4140 	6374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14973 	705 	1749 	4417 	10445 	12798 	2765 	47 	108 	165 	1590 	1840 	4144 	6370 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31107 	25366 	1459 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	2032 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	28 	2 	3 	8 	4 	5 	8 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      33457     33905     36071     36520     36417     36876     37065     37427     43838     44099     45590     45935     18975     19465     19405     19918
dram[1]:      33822     33927     36422     36536     36738     36876     37330     37435     44024     44098     45833     45960     19380     19440     19796     19906
dram[2]:      34013     34077     36391     36509     36786     36877     37366     37416     44044     44089     45850     45926     19391     19421     19837     19879
dram[3]:      34011     27278     36400     28900     36807     29338     37373     29592     44059     34259     45879     35371     19436     15279     19897     15603
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335813 n_nop=323325 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.07287
n_activity=30336 dram_eff=0.8067
bk0: 512a 328798i bk1: 508a 328323i bk2: 512a 327018i bk3: 512a 326419i bk4: 512a 326085i bk5: 512a 325611i bk6: 512a 326533i bk7: 512a 326108i bk8: 512a 328392i bk9: 512a 328001i bk10: 512a 327184i bk11: 512a 326658i bk12: 512a 328232i bk13: 512a 327787i bk14: 504a 328268i bk15: 504a 327870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc00ff980, atomic=0 1 entries : 0x7f9bb2443880 :  mf: uid=188071, sid04:w06, part=1, addr=0xc00ff980, load , size=128, unknown  status = IN_PARTITION_DRAM (665141), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335813 n_nop=323329 n_act=135 n_pre=119 n_req=3058 n_rd=8166 n_write=4064 bw_util=0.07284
n_activity=29928 dram_eff=0.8173
bk0: 508a 328779i bk1: 508a 328296i bk2: 512a 326991i bk3: 512a 326392i bk4: 512a 326046i bk5: 512a 325582i bk6: 512a 326393i bk7: 512a 325993i bk8: 512a 328405i bk9: 512a 328038i bk10: 512a 327139i bk11: 512a 326663i bk12: 512a 327717i bk13: 512a 327459i bk14: 504a 327683i bk15: 502a 327133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335813 n_nop=323341 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0728
n_activity=30209 dram_eff=0.8093
bk0: 504a 329619i bk1: 504a 329105i bk2: 512a 327905i bk3: 512a 327301i bk4: 512a 327257i bk5: 512a 326793i bk6: 512a 327425i bk7: 512a 327013i bk8: 512a 328907i bk9: 512a 328458i bk10: 512a 327817i bk11: 512a 327310i bk12: 512a 328769i bk13: 512a 328268i bk14: 504a 328351i bk15: 504a 327947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=335813 n_nop=323341 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0728
n_activity=30719 dram_eff=0.7959
bk0: 504a 329624i bk1: 504a 329129i bk2: 512a 327901i bk3: 512a 327292i bk4: 512a 327226i bk5: 512a 326753i bk6: 512a 327405i bk7: 512a 326981i bk8: 512a 329034i bk9: 512a 328621i bk10: 512a 327772i bk11: 512a 327257i bk12: 512a 329365i bk13: 512a 329029i bk14: 504a 328955i bk15: 504a 328602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.30809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6660, Miss = 1022, Miss_rate = 0.153, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 6604, Miss = 1020, Miss_rate = 0.154, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 62116
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.1314
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4064
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=230260
icnt_total_pkts_simt_to_mem=78372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7454
	minimum = 6
	maximum = 1008
Network latency average = 46.9871
	minimum = 6
	maximum = 766
Slowest packet = fcbd
Flit latency average = 24.6587
	minimum = 6
	maximum = 766
Slowest flit = 39faa
Fragmentation average = 0.00692203
	minimum = 0
	maximum = 120
Injected packet rate average = 0.00698569
	minimum = 0 (at node 24)
	maximum = 0.0229039 (at node 1d)
Accepted packet rate average = 0.00698569
	minimum = 0 (at node 24)
	maximum = 0.0229039 (at node 1d)
Injected flit rate average = 0.0173497
	minimum = 0 (at node 24)
	maximum = 0.0830267 (at node 1d)
Accepted flit rate average= 0.0173497
	minimum = 0 (at node 24)
	maximum = 0.0286299 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 63.0894 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1032 (2 samples)
Network latency average = 46.9743 (2 samples)
	minimum = 6 (2 samples)
	maximum = 806 (2 samples)
Flit latency average = 24.6915 (2 samples)
	minimum = 6 (2 samples)
	maximum = 806 (2 samples)
Fragmentation average = 0.00721969 (2 samples)
	minimum = 0 (2 samples)
	maximum = 140 (2 samples)
Injected packet rate average = 0.00687146 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0225555 (2 samples)
Accepted packet rate average = 0.00687146 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0225555 (2 samples)
Injected flit rate average = 0.0170708 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0818682 (2 samples)
Accepted flit rate average = 0.0170708 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0281754 (2 samples)
Injected packet size average = 2.48431 (2 samples)
Accepted packet size average = 2.48431 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 55 sec (2035 sec)
gpgpu_simulation_rate = 3062 (inst/sec)
gpgpu_simulation_rate = 326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0040
GHB HIT, addr_index is 5
Fault address : 0xc0052
GHB MISS, adding to GHB at position 11
Fault address : 0xc0064
GHB MISS, adding to GHB at position 12
Fault address : 0xc0070
GHB MISS, adding to GHB at position 13
Destroy streams for kernel 3: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 50557
gpu_sim_insn = 3116148
gpu_ipc =      61.6363
gpu_tot_sim_cycle = 1017829
gpu_tot_sim_insn = 9348444
gpu_tot_ipc =       9.1847
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 162567
gpu_stall_icnt2sh    = 88891
partiton_reqs_in_parallel = 335339
partiton_reqs_in_parallel_total    = 1353366
partiton_level_parallism =       6.6329
partiton_level_parallism_total  =       1.6591
partiton_reqs_in_parallel_util = 335339
partiton_reqs_in_parallel_util_total    = 1353366
gpu_sim_cycle_parition_util = 49505
gpu_tot_sim_cycle_parition_util    = 178425
partiton_level_parallism_util =       6.7738
partiton_level_parallism_util_total  =       7.4089
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 62116
L2_BW  =      58.0961 GB/Sec
L2_BW_total  =       8.6702 GB/Sec
gpu_total_sim_rate=3673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 152928
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1458
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 150328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 152928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
336, 336, 336, 336, 336, 336, 336, 304, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 
gpgpu_n_tot_thrd_icount = 9587712
gpgpu_n_tot_w_icount = 299616
gpgpu_n_stall_shd_mem = 415204
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86868
gpgpu_n_mem_write_global = 6096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1741932
gpgpu_n_store_insn = 193548
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 334359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 75791
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:148016	W0_Idle:6927328	W0_Scoreboard:5591082	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:45720	W32:253896
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 694944 {8:86868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 829056 {136:6096,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8741664 {40:32004,136:54864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48768 {8:6096,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 5083 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 977838 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23266 	39930 	9666 	919 	1195 	3513 	3056 	4850 	6597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15704 	856 	2451 	6722 	14690 	18206 	12439 	2131 	979 	963 	3621 	2898 	4854 	6590 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49599 	34696 	2555 	31 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	31 	15 	10 	14 	5 	8 	12 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      38046     38913     41225     42150     41913     42490     42670     43475     50629     51199     53096     53800     22044     22668     22361     23221
dram[1]:      39213     38722     41890     41948     42283     42286     43237     43120     51038     51087     53673     53856     22727     22656     23197     23165
dram[2]:      38992     39240     42308     42210     42393     42518     43200     43233     51299     51206     53858     54058     22724     22711     23107     23147
dram[3]:      39116     31394     42137     33645     42447     34175     43154     34460     51135     40321     53841     42215     22654     17926     22979     18280
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429689 n_nop=417201 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.05695
n_activity=30336 dram_eff=0.8067
bk0: 512a 422674i bk1: 508a 422199i bk2: 512a 420894i bk3: 512a 420295i bk4: 512a 419961i bk5: 512a 419487i bk6: 512a 420409i bk7: 512a 419984i bk8: 512a 422268i bk9: 512a 421877i bk10: 512a 421060i bk11: 512a 420534i bk12: 512a 422108i bk13: 512a 421663i bk14: 504a 422144i bk15: 504a 421746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429689 n_nop=417203 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.05693
n_activity=29942 dram_eff=0.817
bk0: 508a 422655i bk1: 508a 422172i bk2: 512a 420867i bk3: 512a 420268i bk4: 512a 419922i bk5: 512a 419458i bk6: 512a 420269i bk7: 512a 419869i bk8: 512a 422281i bk9: 512a 421914i bk10: 512a 421015i bk11: 512a 420539i bk12: 512a 421593i bk13: 512a 421335i bk14: 504a 421559i bk15: 504a 421006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429689 n_nop=417217 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0569
n_activity=30209 dram_eff=0.8093
bk0: 504a 423495i bk1: 504a 422981i bk2: 512a 421781i bk3: 512a 421177i bk4: 512a 421133i bk5: 512a 420669i bk6: 512a 421301i bk7: 512a 420889i bk8: 512a 422783i bk9: 512a 422334i bk10: 512a 421693i bk11: 512a 421186i bk12: 512a 422645i bk13: 512a 422144i bk14: 504a 422227i bk15: 504a 421823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429689 n_nop=417217 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0569
n_activity=30719 dram_eff=0.7959
bk0: 504a 423500i bk1: 504a 423005i bk2: 512a 421777i bk3: 512a 421168i bk4: 512a 421102i bk5: 512a 420629i bk6: 512a 421281i bk7: 512a 420857i bk8: 512a 422910i bk9: 512a 422497i bk10: 512a 421648i bk11: 512a 421133i bk12: 512a 423241i bk13: 512a 422905i bk14: 504a 422831i bk15: 504a 422478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58536
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9962, Miss = 1022, Miss_rate = 0.103, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 9906, Miss = 1020, Miss_rate = 0.103, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 93104
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0877
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86868
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=345068
icnt_total_pkts_simt_to_mem=117488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.659
	minimum = 6
	maximum = 2052
Network latency average = 108.673
	minimum = 6
	maximum = 1456
Slowest packet = 1e9d0
Flit latency average = 49.3595
	minimum = 6
	maximum = 1456
Slowest flit = 5e791
Fragmentation average = 0.0238318
	minimum = 0
	maximum = 760
Injected packet rate average = 0.0122588
	minimum = 0 (at node 24)
	maximum = 0.0401927 (at node 1d)
Accepted packet rate average = 0.0122588
	minimum = 0 (at node 24)
	maximum = 0.0401927 (at node 1d)
Injected flit rate average = 0.0304459
	minimum = 0 (at node 24)
	maximum = 0.145698 (at node 1d)
Accepted flit rate average= 0.0304459
	minimum = 0 (at node 24)
	maximum = 0.0502408 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 110.279 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1372 (3 samples)
Network latency average = 67.5407 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1022.67 (3 samples)
Flit latency average = 32.9141 (3 samples)
	minimum = 6 (3 samples)
	maximum = 1022.67 (3 samples)
Fragmentation average = 0.0127571 (3 samples)
	minimum = 0 (3 samples)
	maximum = 346.667 (3 samples)
Injected packet rate average = 0.00866723 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0284346 (3 samples)
Accepted packet rate average = 0.00866723 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0284346 (3 samples)
Injected flit rate average = 0.0215292 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.103145 (3 samples)
Accepted flit rate average = 0.0215292 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0355305 (3 samples)
Injected packet size average = 2.48398 (3 samples)
Accepted packet size average = 2.48398 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 25 sec (2545 sec)
gpgpu_simulation_rate = 3673 (inst/sec)
gpgpu_simulation_rate = 399 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c0
GHB MISS, adding to GHB at position 14
Fault address : 0xc00d7
GHB MISS, adding to GHB at position 15
Fault address : 0xc00e7
GHB MISS, adding to GHB at position 16
Fault address : 0xc00f2
GHB MISS, adding to GHB at position 17
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 4: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 49575
gpu_sim_insn = 3116148
gpu_ipc =      62.8572
gpu_tot_sim_cycle = 1289554
gpu_tot_sim_insn = 12464592
gpu_tot_ipc =       9.6658
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 230963
gpu_stall_icnt2sh    = 102782
partiton_reqs_in_parallel = 328204
partiton_reqs_in_parallel_total    = 1688705
partiton_level_parallism =       6.6204
partiton_level_parallism_total  =       1.5640
partiton_reqs_in_parallel_util = 328204
partiton_reqs_in_parallel_util_total    = 1688705
gpu_sim_cycle_parition_util = 48760
gpu_tot_sim_cycle_parition_util    = 227930
partiton_level_parallism_util =       6.7310
partiton_level_parallism_util_total  =       7.2894
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 93104
L2_BW  =      59.2469 GB/Sec
L2_BW_total  =       9.1209 GB/Sec
gpu_total_sim_rate=4127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 203904
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16384
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 201304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203904
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
448, 448, 448, 448, 448, 448, 448, 416, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 
gpgpu_n_tot_thrd_icount = 12783616
gpgpu_n_tot_w_icount = 399488
gpgpu_n_stall_shd_mem = 733334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115824
gpgpu_n_mem_write_global = 8128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322576
gpgpu_n_store_insn = 258064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 524288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 613630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114650
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:270549	W0_Idle:8795487	W0_Scoreboard:6286496	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:60960	W32:338528
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 926592 {8:115824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1105408 {136:8128,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11655552 {40:42672,136:73152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65024 {8:8128,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 4322 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 1289553 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26944 	52819 	18186 	1797 	2279 	5213 	4440 	5569 	6733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16386 	1022 	3095 	8760 	18619 	23932 	22535 	4162 	1760 	2001 	5362 	4161 	5579 	6718 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	68386 	44022 	3376 	53 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	2032 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	35 	24 	19 	19 	7 	12 	15 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      42625     43890     46082     47420     47303     48149     48126     49372     57001     58173     60140     61284     24843     25866     25265     26533
dram[1]:      44302     43879     46926     47003     47687     47994     48936     48779     57960     57817     61073     61150     26112     25892     26406     26574
dram[2]:      44189     44211     47523     47754     48080     48230     49007     49125     57898     58051     60971     61510     25941     25929     26515     26505
dram[3]:      43992     35706     47363     37955     48062     38935     48769     39289     57648     46152     61313     48337     26089     20723     26190     21095
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521741 n_nop=509253 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.0469
n_activity=30336 dram_eff=0.8067
bk0: 512a 514726i bk1: 508a 514251i bk2: 512a 512946i bk3: 512a 512347i bk4: 512a 512013i bk5: 512a 511539i bk6: 512a 512461i bk7: 512a 512036i bk8: 512a 514320i bk9: 512a 513929i bk10: 512a 513112i bk11: 512a 512586i bk12: 512a 514160i bk13: 512a 513715i bk14: 504a 514196i bk15: 504a 513798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521741 n_nop=509255 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.04689
n_activity=29942 dram_eff=0.817
bk0: 508a 514707i bk1: 508a 514224i bk2: 512a 512919i bk3: 512a 512320i bk4: 512a 511974i bk5: 512a 511510i bk6: 512a 512321i bk7: 512a 511921i bk8: 512a 514333i bk9: 512a 513966i bk10: 512a 513067i bk11: 512a 512591i bk12: 512a 513645i bk13: 512a 513387i bk14: 504a 513611i bk15: 504a 513058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521741 n_nop=509269 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.04686
n_activity=30209 dram_eff=0.8093
bk0: 504a 515547i bk1: 504a 515033i bk2: 512a 513833i bk3: 512a 513229i bk4: 512a 513185i bk5: 512a 512721i bk6: 512a 513353i bk7: 512a 512941i bk8: 512a 514835i bk9: 512a 514386i bk10: 512a 513745i bk11: 512a 513238i bk12: 512a 514697i bk13: 512a 514196i bk14: 504a 514279i bk15: 504a 513875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15163
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521741 n_nop=509269 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.04686
n_activity=30719 dram_eff=0.7959
bk0: 504a 515552i bk1: 504a 515057i bk2: 512a 513829i bk3: 512a 513220i bk4: 512a 513154i bk5: 512a 512681i bk6: 512a 513333i bk7: 512a 512909i bk8: 512a 514962i bk9: 512a 514549i bk10: 512a 513700i bk11: 512a 513185i bk12: 512a 515293i bk13: 512a 514957i bk14: 504a 514883i bk15: 504a 514530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13264, Miss = 1022, Miss_rate = 0.077, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 13208, Miss = 1020, Miss_rate = 0.077, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 124092
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0658
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=459876
icnt_total_pkts_simt_to_mem=156604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.772
	minimum = 6
	maximum = 1682
Network latency average = 109.106
	minimum = 6
	maximum = 1382
Slowest packet = 2dbee
Flit latency average = 49.5071
	minimum = 6
	maximum = 1382
Slowest flit = 78172
Fragmentation average = 0.00653479
	minimum = 0
	maximum = 377
Injected packet rate average = 0.0125016
	minimum = 0 (at node 24)
	maximum = 0.0409888 (at node 1d)
Accepted packet rate average = 0.0125016
	minimum = 0 (at node 24)
	maximum = 0.0409888 (at node 1d)
Injected flit rate average = 0.031049
	minimum = 0 (at node 24)
	maximum = 0.148584 (at node 1d)
Accepted flit rate average= 0.031049
	minimum = 0 (at node 24)
	maximum = 0.051236 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 133.903 (4 samples)
	minimum = 6 (4 samples)
	maximum = 1449.5 (4 samples)
Network latency average = 77.932 (4 samples)
	minimum = 6 (4 samples)
	maximum = 1112.5 (4 samples)
Flit latency average = 37.0624 (4 samples)
	minimum = 6 (4 samples)
	maximum = 1112.5 (4 samples)
Fragmentation average = 0.0112015 (4 samples)
	minimum = 0 (4 samples)
	maximum = 354.25 (4 samples)
Injected packet rate average = 0.00962582 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0315731 (4 samples)
Accepted packet rate average = 0.00962582 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0315731 (4 samples)
Injected flit rate average = 0.0239091 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.114505 (4 samples)
Accepted flit rate average = 0.0239091 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0394569 (4 samples)
Injected packet size average = 2.48386 (4 samples)
Accepted packet size average = 2.48386 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 20 sec (3020 sec)
gpgpu_simulation_rate = 4127 (inst/sec)
gpgpu_simulation_rate = 427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc004c
GHB MISS, adding to GHB at position 18
Fault address : 0xc0052
GHB HIT, addr_index is 11
Fault address : 0xc0060
GHB MISS, adding to GHB at position 19
Fault address : 0xc0070
GHB MISS, adding to GHB at position 1a
Destroy streams for kernel 5: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 50805
gpu_sim_insn = 3116148
gpu_ipc =      61.3355
gpu_tot_sim_cycle = 1602499
gpu_tot_sim_insn = 15580740
gpu_tot_ipc =       9.7228
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 299452
gpu_stall_icnt2sh    = 119826
partiton_reqs_in_parallel = 337951
partiton_reqs_in_parallel_total    = 2016909
partiton_level_parallism =       6.6519
partiton_level_parallism_total  =       1.4695
partiton_reqs_in_parallel_util = 337951
partiton_reqs_in_parallel_util_total    = 2016909
gpu_sim_cycle_parition_util = 49731
gpu_tot_sim_cycle_parition_util    = 276690
partiton_level_parallism_util =       6.7956
partiton_level_parallism_util_total  =       7.2142
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 124092
L2_BW  =      57.8125 GB/Sec
L2_BW_total  =       9.1726 GB/Sec
gpu_total_sim_rate=4481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254880
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0102
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 20480
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0875
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 252280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254880
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
560, 560, 560, 560, 560, 560, 560, 528, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 
gpgpu_n_tot_thrd_icount = 15979520
gpgpu_n_tot_w_icount = 499360
gpgpu_n_stall_shd_mem = 1057990
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 144780
gpgpu_n_mem_write_global = 10160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2903220
gpgpu_n_store_insn = 322580
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 655360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 895742
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 157194
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414983	W0_Idle:10731696	W0_Scoreboard:6960333	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:76200	W32:423160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1158240 {8:144780,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1381760 {136:10160,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14569440 {40:53340,136:91440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81280 {8:10160,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 3877 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 1602498 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30898 	65615 	26515 	2863 	3332 	7058 	5472 	6257 	6958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16983 	1167 	3763 	11424 	23208 	28976 	31927 	6384 	2683 	3026 	7241 	5091 	6264 	6943 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	86443 	53742 	4546 	62 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	4064 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	38 	34 	29 	24 	8 	14 	19 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      47370     48988     51128     52706     52429     53565     53516     55065     63728     65072     67605     69017     27645     28989     28316     29872
dram[1]:      49546     49226     52296     52238     53130     53594     54925     54483     65276     64893     68709     68738     29325     29071     29785     29754
dram[2]:      49680     49332     53079     53134     53615     53638     54717     54668     64839     64918     68884     69251     29305     29023     29727     29861
dram[3]:      49151     40088     52914     42632     53522     43546     54419     44034     64608     52271     69255     55066     29340     23430     29444     23952
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616077 n_nop=603589 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.03972
n_activity=30336 dram_eff=0.8067
bk0: 512a 609062i bk1: 508a 608587i bk2: 512a 607282i bk3: 512a 606683i bk4: 512a 606349i bk5: 512a 605875i bk6: 512a 606797i bk7: 512a 606372i bk8: 512a 608656i bk9: 512a 608265i bk10: 512a 607448i bk11: 512a 606922i bk12: 512a 608496i bk13: 512a 608051i bk14: 504a 608532i bk15: 504a 608134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616077 n_nop=603591 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.03971
n_activity=29942 dram_eff=0.817
bk0: 508a 609043i bk1: 508a 608560i bk2: 512a 607255i bk3: 512a 606656i bk4: 512a 606310i bk5: 512a 605846i bk6: 512a 606657i bk7: 512a 606257i bk8: 512a 608669i bk9: 512a 608302i bk10: 512a 607403i bk11: 512a 606927i bk12: 512a 607981i bk13: 512a 607723i bk14: 504a 607947i bk15: 504a 607394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616077 n_nop=603605 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03968
n_activity=30209 dram_eff=0.8093
bk0: 504a 609883i bk1: 504a 609369i bk2: 512a 608169i bk3: 512a 607565i bk4: 512a 607521i bk5: 512a 607057i bk6: 512a 607689i bk7: 512a 607277i bk8: 512a 609171i bk9: 512a 608722i bk10: 512a 608081i bk11: 512a 607574i bk12: 512a 609033i bk13: 512a 608532i bk14: 504a 608615i bk15: 504a 608211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616077 n_nop=603605 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03968
n_activity=30719 dram_eff=0.7959
bk0: 504a 609888i bk1: 504a 609393i bk2: 512a 608165i bk3: 512a 607556i bk4: 512a 607490i bk5: 512a 607017i bk6: 512a 607669i bk7: 512a 607245i bk8: 512a 609298i bk9: 512a 608885i bk10: 512a 608036i bk11: 512a 607521i bk12: 512a 609629i bk13: 512a 609293i bk14: 504a 609219i bk15: 504a 608866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16566, Miss = 1022, Miss_rate = 0.062, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 16510, Miss = 1020, Miss_rate = 0.062, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 155080
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0527
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=574684
icnt_total_pkts_simt_to_mem=195720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 205.051
	minimum = 6
	maximum = 1924
Network latency average = 108.399
	minimum = 6
	maximum = 1530
Slowest packet = 3ce08
Flit latency average = 49.7504
	minimum = 6
	maximum = 1530
Slowest flit = aa228
Fragmentation average = 0.0239448
	minimum = 0
	maximum = 461
Injected packet rate average = 0.0121989
	minimum = 0 (at node 24)
	maximum = 0.0399965 (at node 1d)
Accepted packet rate average = 0.0121989
	minimum = 0 (at node 24)
	maximum = 0.0399965 (at node 1d)
Injected flit rate average = 0.0302973
	minimum = 0 (at node 24)
	maximum = 0.144987 (at node 1d)
Accepted flit rate average= 0.0302973
	minimum = 0 (at node 24)
	maximum = 0.0499956 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 148.132 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1544.4 (5 samples)
Network latency average = 84.0255 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1196 (5 samples)
Flit latency average = 39.6 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1196 (5 samples)
Fragmentation average = 0.0137501 (5 samples)
	minimum = 0 (5 samples)
	maximum = 375.6 (5 samples)
Injected packet rate average = 0.0101404 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0332578 (5 samples)
Accepted packet rate average = 0.0101404 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0332578 (5 samples)
Injected flit rate average = 0.0251868 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.120601 (5 samples)
Accepted flit rate average = 0.0251868 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0415646 (5 samples)
Injected packet size average = 2.4838 (5 samples)
Accepted packet size average = 2.4838 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 57 sec (3477 sec)
gpgpu_simulation_rate = 4481 (inst/sec)
gpgpu_simulation_rate = 472 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c0
GHB MISS, adding to GHB at position 1b
Fault address : 0xc00d7
GHB MISS, adding to GHB at position 1c
Fault address : 0xc00e7
GHB MISS, adding to GHB at position 1d
Fault address : 0xc00f2
GHB MISS, adding to GHB at position 1e
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 6: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 49574
gpu_sim_insn = 3116148
gpu_ipc =      62.8585
gpu_tot_sim_cycle = 1914213
gpu_tot_sim_insn = 18696888
gpu_tot_ipc =       9.7674
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 367069
gpu_stall_icnt2sh    = 132375
partiton_reqs_in_parallel = 328975
partiton_reqs_in_parallel_total    = 2354860
partiton_level_parallism =       6.6360
partiton_level_parallism_total  =       1.4021
partiton_reqs_in_parallel_util = 328975
partiton_reqs_in_parallel_util_total    = 2354860
gpu_sim_cycle_parition_util = 48858
gpu_tot_sim_cycle_parition_util    = 326421
partiton_level_parallism_util =       6.7333
partiton_level_parallism_util_total  =       7.1516
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 155080
L2_BW  =      59.2481 GB/Sec
L2_BW_total  =       9.2133 GB/Sec
gpu_total_sim_rate=4733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 305856
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 303256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 305856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
640, 672, 672, 672, 672, 672, 672, 640, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 
gpgpu_n_tot_thrd_icount = 19175424
gpgpu_n_tot_w_icount = 599232
gpgpu_n_stall_shd_mem = 1381983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 173736
gpgpu_n_mem_write_global = 12192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3483864
gpgpu_n_store_insn = 387096
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1179973
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 196956
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534969	W0_Idle:12597321	W0_Scoreboard:7660698	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:91440	W32:507792
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1389888 {8:173736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1658112 {136:12192,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17483328 {40:64008,136:109728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 97536 {8:12192,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 3566 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 1914212 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34644 	78473 	34999 	3679 	4457 	8778 	6858 	6978 	7090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17651 	1333 	4427 	13320 	26994 	34823 	42247 	8292 	3480 	4082 	9003 	6356 	6992 	7068 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105609 	62766 	5293 	81 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	42 	45 	37 	29 	10 	18 	22 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      51969     53969     55988     57979     57819     59208     58984     60948     70135     72026     74654     76438     30453     32172     31221     33168
dram[1]:      54650     54393     57357     57283     58536     59288     60652     60127     72216     71612     76120     76045     32711     32294     33018     33139
dram[2]:      54897     54305     58304     58663     59336     59371     60531     60537     71441     71767     76029     76699     32536     32245     33145     33219
dram[3]:      54046     44388     58164     46921     59177     48311     60040     48861     71122     58081     76778     61197     32781     26235     32680     26755
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708127 n_nop=695639 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.03456
n_activity=30336 dram_eff=0.8067
bk0: 512a 701112i bk1: 508a 700637i bk2: 512a 699332i bk3: 512a 698733i bk4: 512a 698399i bk5: 512a 697925i bk6: 512a 698847i bk7: 512a 698422i bk8: 512a 700706i bk9: 512a 700315i bk10: 512a 699498i bk11: 512a 698972i bk12: 512a 700546i bk13: 512a 700101i bk14: 504a 700582i bk15: 504a 700184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708127 n_nop=695641 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.03455
n_activity=29942 dram_eff=0.817
bk0: 508a 701093i bk1: 508a 700610i bk2: 512a 699305i bk3: 512a 698706i bk4: 512a 698360i bk5: 512a 697896i bk6: 512a 698707i bk7: 512a 698307i bk8: 512a 700719i bk9: 512a 700352i bk10: 512a 699453i bk11: 512a 698977i bk12: 512a 700031i bk13: 512a 699773i bk14: 504a 699997i bk15: 504a 699444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708127 n_nop=695655 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03452
n_activity=30209 dram_eff=0.8093
bk0: 504a 701933i bk1: 504a 701419i bk2: 512a 700219i bk3: 512a 699615i bk4: 512a 699571i bk5: 512a 699107i bk6: 512a 699739i bk7: 512a 699327i bk8: 512a 701221i bk9: 512a 700772i bk10: 512a 700131i bk11: 512a 699624i bk12: 512a 701083i bk13: 512a 700582i bk14: 504a 700665i bk15: 504a 700261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708127 n_nop=695655 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03452
n_activity=30719 dram_eff=0.7959
bk0: 504a 701938i bk1: 504a 701443i bk2: 512a 700215i bk3: 512a 699606i bk4: 512a 699540i bk5: 512a 699067i bk6: 512a 699719i bk7: 512a 699295i bk8: 512a 701348i bk9: 512a 700935i bk10: 512a 700086i bk11: 512a 699571i bk12: 512a 701679i bk13: 512a 701343i bk14: 504a 701269i bk15: 504a 700916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19868, Miss = 1022, Miss_rate = 0.051, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 19812, Miss = 1020, Miss_rate = 0.051, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 186068
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173736
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=689492
icnt_total_pkts_simt_to_mem=234836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 206.172
	minimum = 6
	maximum = 1682
Network latency average = 109.252
	minimum = 6
	maximum = 1382
Slowest packet = 4c019
Flit latency average = 49.5429
	minimum = 6
	maximum = 1382
Slowest flit = c33f7
Fragmentation average = 0.00425971
	minimum = 0
	maximum = 228
Injected packet rate average = 0.0125018
	minimum = 0 (at node 24)
	maximum = 0.0409896 (at node 1d)
Accepted packet rate average = 0.0125018
	minimum = 0 (at node 24)
	maximum = 0.0409896 (at node 1d)
Injected flit rate average = 0.0310497
	minimum = 0 (at node 24)
	maximum = 0.148587 (at node 1d)
Accepted flit rate average= 0.0310497
	minimum = 0 (at node 24)
	maximum = 0.0512371 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 157.805 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1567.33 (6 samples)
Network latency average = 88.2299 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1227 (6 samples)
Flit latency average = 41.2572 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1227 (6 samples)
Fragmentation average = 0.0121684 (6 samples)
	minimum = 0 (6 samples)
	maximum = 351 (6 samples)
Injected packet rate average = 0.010534 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0345464 (6 samples)
Accepted packet rate average = 0.010534 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0345464 (6 samples)
Injected flit rate average = 0.0261639 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.125266 (6 samples)
Accepted flit rate average = 0.0261639 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0431767 (6 samples)
Injected packet size average = 2.48376 (6 samples)
Accepted packet size average = 2.48376 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 50 sec (3950 sec)
gpgpu_simulation_rate = 4733 (inst/sec)
gpgpu_simulation_rate = 484 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0042
GHB MISS, adding to GHB at position 1f
Fault address : 0xc0050
GHB MISS, adding to GHB at position 20
Fault address : 0xc0062
GHB MISS, adding to GHB at position 21
Fault address : 0xc0070
GHB HIT, addr_index is 1a
Destroy streams for kernel 7: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 50717
gpu_sim_insn = 3116148
gpu_ipc =      61.4419
gpu_tot_sim_cycle = 2227070
gpu_tot_sim_insn = 21813036
gpu_tot_ipc =       9.7945
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 436545
gpu_stall_icnt2sh    = 149868
partiton_reqs_in_parallel = 336260
partiton_reqs_in_parallel_total    = 2683835
partiton_level_parallism =       6.6301
partiton_level_parallism_total  =       1.3561
partiton_reqs_in_parallel_util = 336260
partiton_reqs_in_parallel_util_total    = 2683835
gpu_sim_cycle_parition_util = 49467
gpu_tot_sim_cycle_parition_util    = 375279
partiton_level_parallism_util =       6.7977
partiton_level_parallism_util_total  =       7.1104
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 186068
L2_BW  =      57.9129 GB/Sec
L2_BW_total  =       9.2379 GB/Sec
gpu_total_sim_rate=4922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356832
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 356832
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
720, 784, 784, 784, 784, 784, 784, 752, 448, 448, 448, 448, 448, 448, 448, 416, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 
gpgpu_n_tot_thrd_icount = 22371328
gpgpu_n_tot_w_icount = 699104
gpgpu_n_stall_shd_mem = 1697898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 202692
gpgpu_n_mem_write_global = 14224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4064508
gpgpu_n_store_insn = 451612
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1457189
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 235655
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:683573	W0_Idle:14540737	W0_Scoreboard:8318686	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:106680	W32:592424
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1621536 {8:202692,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1934464 {136:14224,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20397216 {40:74676,136:128016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 113792 {8:14224,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 3358 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 2227069 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38484 	91483 	43189 	4523 	5621 	10698 	7907 	7725 	7314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18321 	1496 	5189 	16031 	31471 	39913 	51604 	10336 	4344 	5070 	10947 	7314 	7728 	7292 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123666 	72455 	6459 	110 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	2032 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	45 	56 	47 	32 	11 	20 	28 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      56386     58717     61335     63710     63123     64892     64439     67016     77244     79425     82086     84403     33369     35373     34099     36540
dram[1]:      59889     59087     62688     62759     63985     64839     66551     65798     79440     78940     83712     83669     35995     35515     36473     36507
dram[2]:      59492     59351     64141     64453     65034     65058     66251     66323     78864     79294     83735     84790     35836     35586     36447     36519
dram[3]:      58951     48487     63916     51721     64713     53135     65505     53544     78550     64487     84672     68122     35854     28851     35716     29378
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802300 n_nop=789812 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.0305
n_activity=30336 dram_eff=0.8067
bk0: 512a 795285i bk1: 508a 794810i bk2: 512a 793505i bk3: 512a 792906i bk4: 512a 792572i bk5: 512a 792098i bk6: 512a 793020i bk7: 512a 792595i bk8: 512a 794879i bk9: 512a 794488i bk10: 512a 793671i bk11: 512a 793145i bk12: 512a 794719i bk13: 512a 794274i bk14: 504a 794755i bk15: 504a 794357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802300 n_nop=789814 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.03049
n_activity=29942 dram_eff=0.817
bk0: 508a 795266i bk1: 508a 794783i bk2: 512a 793478i bk3: 512a 792879i bk4: 512a 792533i bk5: 512a 792069i bk6: 512a 792880i bk7: 512a 792480i bk8: 512a 794892i bk9: 512a 794525i bk10: 512a 793626i bk11: 512a 793150i bk12: 512a 794204i bk13: 512a 793946i bk14: 504a 794170i bk15: 504a 793617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802300 n_nop=789828 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03047
n_activity=30209 dram_eff=0.8093
bk0: 504a 796106i bk1: 504a 795592i bk2: 512a 794392i bk3: 512a 793788i bk4: 512a 793744i bk5: 512a 793280i bk6: 512a 793912i bk7: 512a 793500i bk8: 512a 795394i bk9: 512a 794945i bk10: 512a 794304i bk11: 512a 793797i bk12: 512a 795256i bk13: 512a 794755i bk14: 504a 794838i bk15: 504a 794434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802300 n_nop=789828 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.03047
n_activity=30719 dram_eff=0.7959
bk0: 504a 796111i bk1: 504a 795616i bk2: 512a 794388i bk3: 512a 793779i bk4: 512a 793713i bk5: 512a 793240i bk6: 512a 793892i bk7: 512a 793468i bk8: 512a 795521i bk9: 512a 795108i bk10: 512a 794259i bk11: 512a 793744i bk12: 512a 795852i bk13: 512a 795516i bk14: 504a 795442i bk15: 504a 795089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23170, Miss = 1022, Miss_rate = 0.044, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 23114, Miss = 1020, Miss_rate = 0.044, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 217056
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0376
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 190630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 202692
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14224
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=804300
icnt_total_pkts_simt_to_mem=273952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 199.357
	minimum = 6
	maximum = 1912
Network latency average = 105.653
	minimum = 6
	maximum = 1428
Slowest packet = 5b234
Flit latency average = 48.4961
	minimum = 6
	maximum = 1428
Slowest flit = f9f17
Fragmentation average = 0.0381115
	minimum = 0
	maximum = 691
Injected packet rate average = 0.0122201
	minimum = 0 (at node 24)
	maximum = 0.0400659 (at node 1d)
Accepted packet rate average = 0.0122201
	minimum = 0 (at node 24)
	maximum = 0.0400659 (at node 1d)
Injected flit rate average = 0.0303499
	minimum = 0 (at node 24)
	maximum = 0.145239 (at node 1d)
Accepted flit rate average= 0.0303499
	minimum = 0 (at node 24)
	maximum = 0.0500823 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 163.741 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1616.57 (7 samples)
Network latency average = 90.7188 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1255.71 (7 samples)
Flit latency average = 42.2913 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1255.71 (7 samples)
Fragmentation average = 0.0158746 (7 samples)
	minimum = 0 (7 samples)
	maximum = 399.571 (7 samples)
Injected packet rate average = 0.0107749 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0353349 (7 samples)
Accepted packet rate average = 0.0107749 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0353349 (7 samples)
Injected flit rate average = 0.0267619 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.128119 (7 samples)
Accepted flit rate average = 0.0267619 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0441632 (7 samples)
Injected packet size average = 2.48373 (7 samples)
Accepted packet size average = 2.48373 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 51 sec (4431 sec)
gpgpu_simulation_rate = 4922 (inst/sec)
gpgpu_simulation_rate = 502 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00ce
GHB MISS, adding to GHB at position 22
Fault address : 0xc00d2
GHB MISS, adding to GHB at position 23
Fault address : 0xc00ed
GHB MISS, adding to GHB at position 24
Fault address : 0xc00f1
GHB MISS, adding to GHB at position 25
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 8: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 50402
gpu_sim_insn = 3116148
gpu_ipc =      61.8259
gpu_tot_sim_cycle = 2539612
gpu_tot_sim_insn = 24929184
gpu_tot_ipc =       9.8161
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 505419
gpu_stall_icnt2sh    = 164890
partiton_reqs_in_parallel = 334342
partiton_reqs_in_parallel_total    = 3020095
partiton_level_parallism =       6.6335
partiton_level_parallism_total  =       1.3208
partiton_reqs_in_parallel_util = 334342
partiton_reqs_in_parallel_util_total    = 3020095
gpu_sim_cycle_parition_util = 49403
gpu_tot_sim_cycle_parition_util    = 424746
partiton_level_parallism_util =       6.7676
partiton_level_parallism_util_total  =       7.0746
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 217056
L2_BW  =      58.2748 GB/Sec
L2_BW_total  =       9.2576 GB/Sec
gpu_total_sim_rate=5122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 407808
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32768
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0547
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 405208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 407808
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
832, 896, 896, 896, 896, 896, 896, 832, 504, 504, 504, 504, 504, 504, 504, 472, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 
gpgpu_n_tot_thrd_icount = 25567232
gpgpu_n_tot_w_icount = 798976
gpgpu_n_stall_shd_mem = 2025367
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 231648
gpgpu_n_mem_write_global = 16256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4645152
gpgpu_n_store_insn = 516128
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1048576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1741666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 278647
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:789110	W0_Idle:16460363	W0_Scoreboard:9025681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:121920	W32:677056
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1853184 {8:231648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2210816 {136:16256,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23311104 {40:85344,136:146304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130048 {8:16256,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 3199 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 2539611 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41929 	104833 	51507 	5535 	6393 	12894 	8893 	8441 	7507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18912 	1657 	5781 	17894 	35644 	45627 	62004 	12140 	5315 	5724 	13292 	8128 	8443 	7483 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142204 	81904 	7419 	119 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	4064 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	48 	71 	52 	39 	12 	22 	31 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      61025     63986     66069     68970     68052     70566     69462     72725     83751     86530     89506     92582     36361     38766     37095     39785
dram[1]:      65085     64224     67681     67887     69260     70000     72304     71272     86667     86091     91908     91432     39396     38708     39796     39927
dram[2]:      64525     64867     69273     69928     70194     70468     71697     72032     85920     86405     91576     92543     38973     38680     39835     39982
dram[3]:      64143     52775     69298     56084     70089     57591     71026     58148     85626     70378     92587     74838     39327     31566     39024     32091
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=895888 n_nop=883400 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.02732
n_activity=30336 dram_eff=0.8067
bk0: 512a 888873i bk1: 508a 888398i bk2: 512a 887093i bk3: 512a 886494i bk4: 512a 886160i bk5: 512a 885686i bk6: 512a 886608i bk7: 512a 886183i bk8: 512a 888467i bk9: 512a 888076i bk10: 512a 887259i bk11: 512a 886733i bk12: 512a 888307i bk13: 512a 887862i bk14: 504a 888343i bk15: 504a 887945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=895888 n_nop=883402 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.02731
n_activity=29942 dram_eff=0.817
bk0: 508a 888854i bk1: 508a 888371i bk2: 512a 887066i bk3: 512a 886467i bk4: 512a 886121i bk5: 512a 885657i bk6: 512a 886468i bk7: 512a 886068i bk8: 512a 888480i bk9: 512a 888113i bk10: 512a 887214i bk11: 512a 886738i bk12: 512a 887792i bk13: 512a 887534i bk14: 504a 887758i bk15: 504a 887205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=895888 n_nop=883416 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02729
n_activity=30209 dram_eff=0.8093
bk0: 504a 889694i bk1: 504a 889180i bk2: 512a 887980i bk3: 512a 887376i bk4: 512a 887332i bk5: 512a 886868i bk6: 512a 887500i bk7: 512a 887088i bk8: 512a 888982i bk9: 512a 888533i bk10: 512a 887892i bk11: 512a 887385i bk12: 512a 888844i bk13: 512a 888343i bk14: 504a 888426i bk15: 504a 888022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25305
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=895888 n_nop=883416 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02729
n_activity=30719 dram_eff=0.7959
bk0: 504a 889699i bk1: 504a 889204i bk2: 512a 887976i bk3: 512a 887367i bk4: 512a 887301i bk5: 512a 886828i bk6: 512a 887480i bk7: 512a 887056i bk8: 512a 889109i bk9: 512a 888696i bk10: 512a 887847i bk11: 512a 887332i bk12: 512a 889440i bk13: 512a 889104i bk14: 504a 889030i bk15: 504a 888677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26472, Miss = 1022, Miss_rate = 0.039, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 26416, Miss = 1020, Miss_rate = 0.039, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 248044
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0329
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 231648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=919108
icnt_total_pkts_simt_to_mem=313068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 205.833
	minimum = 6
	maximum = 1710
Network latency average = 108.778
	minimum = 6
	maximum = 1408
Slowest packet = 6a3e6
Flit latency average = 49.7942
	minimum = 6
	maximum = 1408
Slowest flit = 115097
Fragmentation average = 0.0343843
	minimum = 0
	maximum = 487
Injected packet rate average = 0.0122965
	minimum = 0 (at node 24)
	maximum = 0.0403163 (at node 1d)
Accepted packet rate average = 0.0122965
	minimum = 0 (at node 24)
	maximum = 0.0403163 (at node 1d)
Injected flit rate average = 0.0305396
	minimum = 0 (at node 24)
	maximum = 0.146146 (at node 1d)
Accepted flit rate average= 0.0305396
	minimum = 0 (at node 24)
	maximum = 0.0503953 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 169.003 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1628.25 (8 samples)
Network latency average = 92.9763 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1274.75 (8 samples)
Flit latency average = 43.2291 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1274.75 (8 samples)
Fragmentation average = 0.0181883 (8 samples)
	minimum = 0 (8 samples)
	maximum = 410.5 (8 samples)
Injected packet rate average = 0.0109651 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0359576 (8 samples)
Accepted packet rate average = 0.0109651 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0359576 (8 samples)
Injected flit rate average = 0.0272341 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.130372 (8 samples)
Accepted flit rate average = 0.0272341 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0449422 (8 samples)
Injected packet size average = 2.48372 (8 samples)
Accepted packet size average = 2.48372 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 7 sec (4867 sec)
gpgpu_simulation_rate = 5122 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0047
GHB MISS, adding to GHB at position 26
Fault address : 0xc0050
GHB MISS, adding to GHB at position 27
Fault address : 0xc0062
GHB MISS, adding to GHB at position 28
Fault address : 0xc0065
GHB MISS, adding to GHB at position 29
Fault address : 0xc0073
GHB MISS, adding to GHB at position 2a
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 9: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 51640
gpu_sim_insn = 3116148
gpu_ipc =      60.3437
gpu_tot_sim_cycle = 2853392
gpu_tot_sim_insn = 28045332
gpu_tot_ipc =       9.8288
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 573812
gpu_stall_icnt2sh    = 177599
partiton_reqs_in_parallel = 344727
partiton_reqs_in_parallel_total    = 3354437
partiton_level_parallism =       6.6756
partiton_level_parallism_total  =       1.2964
partiton_reqs_in_parallel_util = 344727
partiton_reqs_in_parallel_util_total    = 3354437
gpu_sim_cycle_parition_util = 50560
gpu_tot_sim_cycle_parition_util    = 474149
partiton_level_parallism_util =       6.8182
partiton_level_parallism_util_total  =       7.0499
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 248044
L2_BW  =      56.8777 GB/Sec
L2_BW_total  =       9.2689 GB/Sec
gpu_total_sim_rate=5297

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 458784
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0486
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 456184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 458784
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
944, 1008, 1008, 1008, 1008, 1008, 1008, 944, 560, 560, 560, 560, 560, 560, 560, 528, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 
gpgpu_n_tot_thrd_icount = 28763136
gpgpu_n_tot_w_icount = 898848
gpgpu_n_stall_shd_mem = 2352850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260604
gpgpu_n_mem_write_global = 18288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5225796
gpgpu_n_store_insn = 580644
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1179648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2029529
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 318267
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:912749	W0_Idle:18434790	W0_Scoreboard:9729143	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:137160	W32:761688
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2084832 {8:260604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2487168 {136:18288,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26224992 {40:96012,136:164592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 146304 {8:18288,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 3072 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 2853391 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45757 	117931 	59718 	6399 	7431 	14611 	10205 	9181 	7687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	19598 	1808 	6429 	20308 	39702 	51246 	71724 	14216 	6024 	6763 	15056 	9317 	9185 	7656 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161067 	91122 	8273 	140 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	6096 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	51 	83 	60 	44 	13 	25 	35 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      65345     68841     70970     74569     73522     76439     75098     78982     90565     93672     97166    100589     39249     42057     40130     43120
dram[1]:      69733     68928     72947     73055     75041     75786     78351     76963     93708     93110     99938     99352     42646     41859     43190     43261
dram[2]:      69336     69667     74582     75278     76167     76403     77733     78179     93065     93412     99794    100802     42244     41989     43253     43249
dram[3]:      68799     56588     74616     60321     75838     62406     76867     62941     92606     76243    100602     81766     42557     34201     42413     34694
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991775 n_nop=979287 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.02467
n_activity=30336 dram_eff=0.8067
bk0: 512a 984760i bk1: 508a 984285i bk2: 512a 982980i bk3: 512a 982381i bk4: 512a 982047i bk5: 512a 981573i bk6: 512a 982495i bk7: 512a 982070i bk8: 512a 984354i bk9: 512a 983963i bk10: 512a 983146i bk11: 512a 982620i bk12: 512a 984194i bk13: 512a 983749i bk14: 504a 984230i bk15: 504a 983832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991775 n_nop=979289 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.02467
n_activity=29942 dram_eff=0.817
bk0: 508a 984741i bk1: 508a 984258i bk2: 512a 982953i bk3: 512a 982354i bk4: 512a 982008i bk5: 512a 981544i bk6: 512a 982355i bk7: 512a 981955i bk8: 512a 984367i bk9: 512a 984000i bk10: 512a 983101i bk11: 512a 982625i bk12: 512a 983679i bk13: 512a 983421i bk14: 504a 983645i bk15: 504a 983092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991775 n_nop=979303 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02465
n_activity=30209 dram_eff=0.8093
bk0: 504a 985581i bk1: 504a 985067i bk2: 512a 983867i bk3: 512a 983263i bk4: 512a 983219i bk5: 512a 982755i bk6: 512a 983387i bk7: 512a 982975i bk8: 512a 984869i bk9: 512a 984420i bk10: 512a 983779i bk11: 512a 983272i bk12: 512a 984731i bk13: 512a 984230i bk14: 504a 984313i bk15: 504a 983909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=991775 n_nop=979303 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02465
n_activity=30719 dram_eff=0.7959
bk0: 504a 985586i bk1: 504a 985091i bk2: 512a 983863i bk3: 512a 983254i bk4: 512a 983188i bk5: 512a 982715i bk6: 512a 983367i bk7: 512a 982943i bk8: 512a 984996i bk9: 512a 984583i bk10: 512a 983734i bk11: 512a 983219i bk12: 512a 985327i bk13: 512a 984991i bk14: 504a 984917i bk15: 504a 984564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29774, Miss = 1022, Miss_rate = 0.034, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 29718, Miss = 1020, Miss_rate = 0.034, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 279032
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0293
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1033916
icnt_total_pkts_simt_to_mem=352184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.979
	minimum = 6
	maximum = 1844
Network latency average = 107.906
	minimum = 6
	maximum = 1339
Slowest packet = 7964a
Flit latency average = 49.5575
	minimum = 6
	maximum = 1339
Slowest flit = 12d21e
Fragmentation average = 0.0636053
	minimum = 0
	maximum = 615
Injected packet rate average = 0.0120017
	minimum = 0 (at node 24)
	maximum = 0.0393497 (at node 1d)
Accepted packet rate average = 0.0120017
	minimum = 0 (at node 24)
	maximum = 0.0393497 (at node 1d)
Injected flit rate average = 0.0298074
	minimum = 0 (at node 24)
	maximum = 0.142643 (at node 1d)
Accepted flit rate average= 0.0298074
	minimum = 0 (at node 24)
	maximum = 0.0491872 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 172.889 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1652.22 (9 samples)
Network latency average = 94.6351 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1281.89 (9 samples)
Flit latency average = 43.9323 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1281.89 (9 samples)
Fragmentation average = 0.0232346 (9 samples)
	minimum = 0 (9 samples)
	maximum = 433.222 (9 samples)
Injected packet rate average = 0.0110802 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0363345 (9 samples)
Accepted packet rate average = 0.0110802 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0363345 (9 samples)
Injected flit rate average = 0.02752 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.131736 (9 samples)
Accepted flit rate average = 0.02752 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0454139 (9 samples)
Injected packet size average = 2.4837 (9 samples)
Accepted packet size average = 2.4837 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 14 sec (5294 sec)
gpgpu_simulation_rate = 5297 (inst/sec)
gpgpu_simulation_rate = 546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c2
GHB MISS, adding to GHB at position 2b
Fault address : 0xc00d0
GHB HIT, addr_index is 6
Fault address : 0xc00e2
GHB MISS, adding to GHB at position 2c
Fault address : 0xc00f0
GHB MISS, adding to GHB at position 2d
Destroy streams for kernel 10: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 50727
gpu_sim_insn = 3116148
gpu_ipc =      61.4298
gpu_tot_sim_cycle = 3166259
gpu_tot_sim_insn = 31161480
gpu_tot_ipc =       9.8417
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 642891
gpu_stall_icnt2sh    = 194446
partiton_reqs_in_parallel = 336737
partiton_reqs_in_parallel_total    = 3699164
partiton_level_parallism =       6.6382
partiton_level_parallism_total  =       1.2747
partiton_reqs_in_parallel_util = 336737
partiton_reqs_in_parallel_util_total    = 3699164
gpu_sim_cycle_parition_util = 49557
gpu_tot_sim_cycle_parition_util    = 524709
partiton_level_parallism_util =       6.7949
partiton_level_parallism_util_total  =       7.0279
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 279032
L2_BW  =      57.9014 GB/Sec
L2_BW_total  =       9.2806 GB/Sec
gpu_total_sim_rate=5382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509760
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0051
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 40960
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0437
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 507160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 40960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 509760
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1056, 1120, 1120, 1120, 1120, 1120, 1120, 1056, 616, 616, 616, 616, 616, 616, 616, 584, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 
gpgpu_n_tot_thrd_icount = 31959040
gpgpu_n_tot_w_icount = 998720
gpgpu_n_stall_shd_mem = 2669582
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289560
gpgpu_n_mem_write_global = 20320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5806440
gpgpu_n_store_insn = 645160
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1310720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2307442
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 357086
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1062294	W0_Idle:20377374	W0_Scoreboard:10387356	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:152400	W32:846320
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2316480 {8:289560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2763520 {136:20320,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29138880 {40:106680,136:182880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 162560 {8:20320,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2975 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 3166258 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49594 	130951 	67899 	7239 	8598 	16532 	11258 	9926 	7911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20313 	1955 	7166 	22975 	44254 	56371 	81025 	16241 	6887 	7758 	16999 	10276 	9920 	7880 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179121 	100853 	9398 	171 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	8128 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	55 	94 	70 	47 	14 	27 	41 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      69762     73579     76307     80297     78832     82124     80549     85053     97671    101083    104594    108548     42159     45260     43013     46505
dram[1]:      74965     73622     78282     78536     80489     81335     84244     82628    100926    100431    107522    106975     45931     45085     46648     46631
dram[2]:      73930     74705     80413     81065     81870     82098     83442     83976    100484    100949    107498    108900     45540     45340     46549     46547
dram[3]:      73694     60684     80355     65125     81366     67231     82325     67623    100017     82656    108469     88694     45623     36816     45449     37314
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085966 n_nop=1073478 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.02253
n_activity=30336 dram_eff=0.8067
bk0: 512a 1078951i bk1: 508a 1078476i bk2: 512a 1077171i bk3: 512a 1076572i bk4: 512a 1076238i bk5: 512a 1075764i bk6: 512a 1076686i bk7: 512a 1076261i bk8: 512a 1078545i bk9: 512a 1078154i bk10: 512a 1077337i bk11: 512a 1076811i bk12: 512a 1078385i bk13: 512a 1077940i bk14: 504a 1078421i bk15: 504a 1078023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085966 n_nop=1073480 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.02253
n_activity=29942 dram_eff=0.817
bk0: 508a 1078932i bk1: 508a 1078449i bk2: 512a 1077144i bk3: 512a 1076545i bk4: 512a 1076199i bk5: 512a 1075735i bk6: 512a 1076546i bk7: 512a 1076146i bk8: 512a 1078558i bk9: 512a 1078191i bk10: 512a 1077292i bk11: 512a 1076816i bk12: 512a 1077870i bk13: 512a 1077612i bk14: 504a 1077836i bk15: 504a 1077283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085966 n_nop=1073494 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02251
n_activity=30209 dram_eff=0.8093
bk0: 504a 1079772i bk1: 504a 1079258i bk2: 512a 1078058i bk3: 512a 1077454i bk4: 512a 1077410i bk5: 512a 1076946i bk6: 512a 1077578i bk7: 512a 1077166i bk8: 512a 1079060i bk9: 512a 1078611i bk10: 512a 1077970i bk11: 512a 1077463i bk12: 512a 1078922i bk13: 512a 1078421i bk14: 504a 1078504i bk15: 504a 1078100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085966 n_nop=1073494 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02251
n_activity=30719 dram_eff=0.7959
bk0: 504a 1079777i bk1: 504a 1079282i bk2: 512a 1078054i bk3: 512a 1077445i bk4: 512a 1077379i bk5: 512a 1076906i bk6: 512a 1077558i bk7: 512a 1077134i bk8: 512a 1079187i bk9: 512a 1078774i bk10: 512a 1077925i bk11: 512a 1077410i bk12: 512a 1079518i bk13: 512a 1079182i bk14: 504a 1079108i bk15: 504a 1078755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33076, Miss = 1022, Miss_rate = 0.031, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 33020, Miss = 1020, Miss_rate = 0.031, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 310020
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0263
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 277498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.185
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1148724
icnt_total_pkts_simt_to_mem=391300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 199.595
	minimum = 6
	maximum = 1928
Network latency average = 105.8
	minimum = 6
	maximum = 1372
Slowest packet = 88878
Flit latency average = 48.5556
	minimum = 6
	maximum = 1372
Slowest flit = 15e3e7
Fragmentation average = 0.0393055
	minimum = 0
	maximum = 691
Injected packet rate average = 0.0122177
	minimum = 0 (at node 24)
	maximum = 0.040058 (at node 1d)
Accepted packet rate average = 0.0122177
	minimum = 0 (at node 24)
	maximum = 0.040058 (at node 1d)
Injected flit rate average = 0.0303439
	minimum = 0 (at node 24)
	maximum = 0.14521 (at node 1d)
Accepted flit rate average= 0.0303439
	minimum = 0 (at node 24)
	maximum = 0.0500724 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 175.56 (a samples)
	minimum = 6 (a samples)
	maximum = 1679.8 (a samples)
Network latency average = 95.7516 (a samples)
	minimum = 6 (a samples)
	maximum = 1290.9 (a samples)
Flit latency average = 44.3946 (a samples)
	minimum = 6 (a samples)
	maximum = 1290.9 (a samples)
Fragmentation average = 0.0248417 (a samples)
	minimum = 0 (a samples)
	maximum = 459 (a samples)
Injected packet rate average = 0.011194 (a samples)
	minimum = 0 (a samples)
	maximum = 0.0367068 (a samples)
Accepted packet rate average = 0.011194 (a samples)
	minimum = 0 (a samples)
	maximum = 0.0367068 (a samples)
Injected flit rate average = 0.0278024 (a samples)
	minimum = 0 (a samples)
	maximum = 0.133083 (a samples)
Accepted flit rate average = 0.0278024 (a samples)
	minimum = 0 (a samples)
	maximum = 0.0458798 (a samples)
Injected packet size average = 2.48369 (a samples)
Accepted packet size average = 2.48369 (a samples)
Hops average = 1 (a samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 29 sec (5789 sec)
gpgpu_simulation_rate = 5382 (inst/sec)
gpgpu_simulation_rate = 546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0040
GHB MISS, adding to GHB at position 2e
Fault address : 0xc0057
GHB MISS, adding to GHB at position 2f
Fault address : 0xc0066
GHB MISS, adding to GHB at position 30
Fault address : 0xc0074
GHB MISS, adding to GHB at position 31
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 11: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 49397
gpu_sim_insn = 3116148
gpu_ipc =      63.0838
gpu_tot_sim_cycle = 3477796
gpu_tot_sim_insn = 34277628
gpu_tot_ipc =       9.8561
gpu_tot_issued_cta = 2816
max_total_param_size = 0
gpu_stall_dramfull = 710778
gpu_stall_icnt2sh    = 208827
partiton_reqs_in_parallel = 327289
partiton_reqs_in_parallel_total    = 4035901
partiton_level_parallism =       6.6257
partiton_level_parallism_total  =       1.2546
partiton_reqs_in_parallel_util = 327289
partiton_reqs_in_parallel_util_total    = 4035901
gpu_sim_cycle_parition_util = 48683
gpu_tot_sim_cycle_parition_util    = 574266
partiton_level_parallism_util =       6.7229
partiton_level_parallism_util_total  =       7.0041
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 310020
L2_BW  =      59.4604 GB/Sec
L2_BW_total  =       9.2938 GB/Sec
gpu_total_sim_rate=5485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560736
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 45056
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0398
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 558136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45056
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 560736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1168, 1232, 1232, 1232, 1232, 1232, 1232, 1168, 672, 672, 672, 672, 672, 672, 672, 640, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 
gpgpu_n_tot_thrd_icount = 35154944
gpgpu_n_tot_w_icount = 1098592
gpgpu_n_stall_shd_mem = 2993335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 318516
gpgpu_n_mem_write_global = 22352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6387084
gpgpu_n_store_insn = 709676
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2592847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 395434
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1178672	W0_Idle:22236254	W0_Scoreboard:11088296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:167640	W32:930952
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2548128 {8:318516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3039872 {136:22352,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32052768 {40:117348,136:201168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178816 {8:22352,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2890 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 3477795 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53349 	143936 	76292 	8066 	9670 	18356 	12533 	10710 	7984 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21054 	2123 	7814 	24823 	48180 	62226 	91252 	18126 	7672 	8785 	18864 	11432 	10707 	7950 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197809 	110224 	10259 	207 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	10160 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	59 	105 	80 	50 	16 	30 	45 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      74361     78549     81210     85610     84296     87768     86010     90982    104027    107953    111443    115735     44956     48483     45915     49728
dram[1]:      80036     78731     83400     83706     85872     86988     90010     88293    107722    107022    114775    114176     49314     48309     49827     49988
dram[2]:      79104     79691     85705     86666     87604     87746     89227     89786    107001    107716    114594    116185     48767     48582     49907     49888
dram[3]:      78626     64918     85706     69525     86978     72015     87938     72434    106438     88372    115780     94691     49070     39604     48676     40142
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177688 n_nop=1165200 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.02078
n_activity=30336 dram_eff=0.8067
bk0: 512a 1170673i bk1: 508a 1170198i bk2: 512a 1168893i bk3: 512a 1168294i bk4: 512a 1167960i bk5: 512a 1167486i bk6: 512a 1168408i bk7: 512a 1167983i bk8: 512a 1170267i bk9: 512a 1169876i bk10: 512a 1169059i bk11: 512a 1168533i bk12: 512a 1170107i bk13: 512a 1169662i bk14: 504a 1170143i bk15: 504a 1169745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935876
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177688 n_nop=1165202 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.02077
n_activity=29942 dram_eff=0.817
bk0: 508a 1170654i bk1: 508a 1170171i bk2: 512a 1168866i bk3: 512a 1168267i bk4: 512a 1167921i bk5: 512a 1167457i bk6: 512a 1168268i bk7: 512a 1167868i bk8: 512a 1170280i bk9: 512a 1169913i bk10: 512a 1169014i bk11: 512a 1168538i bk12: 512a 1169592i bk13: 512a 1169334i bk14: 504a 1169558i bk15: 504a 1169005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.973172
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177688 n_nop=1165216 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02076
n_activity=30209 dram_eff=0.8093
bk0: 504a 1171494i bk1: 504a 1170980i bk2: 512a 1169780i bk3: 512a 1169176i bk4: 512a 1169132i bk5: 512a 1168668i bk6: 512a 1169300i bk7: 512a 1168888i bk8: 512a 1170782i bk9: 512a 1170333i bk10: 512a 1169692i bk11: 512a 1169185i bk12: 512a 1170644i bk13: 512a 1170143i bk14: 504a 1170226i bk15: 504a 1169822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.953216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177688 n_nop=1165216 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.02076
n_activity=30719 dram_eff=0.7959
bk0: 504a 1171499i bk1: 504a 1171004i bk2: 512a 1169776i bk3: 512a 1169167i bk4: 512a 1169101i bk5: 512a 1168628i bk6: 512a 1169280i bk7: 512a 1168856i bk8: 512a 1170909i bk9: 512a 1170496i bk10: 512a 1169647i bk11: 512a 1169132i bk12: 512a 1171240i bk13: 512a 1170904i bk14: 504a 1170830i bk15: 504a 1170477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.94329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36378, Miss = 1022, Miss_rate = 0.028, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 36322, Miss = 1020, Miss_rate = 0.028, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 341008
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0239
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 306454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 318516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22352
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.189
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1263532
icnt_total_pkts_simt_to_mem=430416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 205.946
	minimum = 6
	maximum = 1682
Network latency average = 108.892
	minimum = 6
	maximum = 1382
Slowest packet = 97a96
Flit latency average = 49.4461
	minimum = 6
	maximum = 1382
Slowest flit = 17f24e
Fragmentation average = 0.018959
	minimum = 0
	maximum = 515
Injected packet rate average = 0.0125466
	minimum = 0 (at node 24)
	maximum = 0.0411365 (at node 1d)
Accepted packet rate average = 0.0125466
	minimum = 0 (at node 24)
	maximum = 0.0411365 (at node 1d)
Injected flit rate average = 0.0311609
	minimum = 0 (at node 24)
	maximum = 0.14912 (at node 1d)
Accepted flit rate average= 0.0311609
	minimum = 0 (at node 24)
	maximum = 0.0514206 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 178.322 (b samples)
	minimum = 6 (b samples)
	maximum = 1680 (b samples)
Network latency average = 96.9461 (b samples)
	minimum = 6 (b samples)
	maximum = 1299.18 (b samples)
Flit latency average = 44.8539 (b samples)
	minimum = 6 (b samples)
	maximum = 1299.18 (b samples)
Fragmentation average = 0.0243069 (b samples)
	minimum = 0 (b samples)
	maximum = 464.091 (b samples)
Injected packet rate average = 0.011317 (b samples)
	minimum = 0 (b samples)
	maximum = 0.0371095 (b samples)
Accepted packet rate average = 0.011317 (b samples)
	minimum = 0 (b samples)
	maximum = 0.0371095 (b samples)
Injected flit rate average = 0.0281077 (b samples)
	minimum = 0 (b samples)
	maximum = 0.134541 (b samples)
Accepted flit rate average = 0.0281077 (b samples)
	minimum = 0 (b samples)
	maximum = 0.0463835 (b samples)
Injected packet size average = 2.48368 (b samples)
Accepted packet size average = 2.48368 (b samples)
Hops average = 1 (b samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 9 sec (6249 sec)
gpgpu_simulation_rate = 5485 (inst/sec)
gpgpu_simulation_rate = 556 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c0
GHB MISS, adding to GHB at position 32
Fault address : 0xc00d1
GHB MISS, adding to GHB at position 33
Fault address : 0xc00e0
GHB MISS, adding to GHB at position 34
Fault address : 0xc00f6
GHB MISS, adding to GHB at position 35
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 12: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 50449
gpu_sim_insn = 3116148
gpu_ipc =      61.7683
gpu_tot_sim_cycle = 3790385
gpu_tot_sim_insn = 37393776
gpu_tot_ipc =       9.8654
gpu_tot_issued_cta = 3072
max_total_param_size = 0
gpu_stall_dramfull = 779490
gpu_stall_icnt2sh    = 221087
partiton_reqs_in_parallel = 334880
partiton_reqs_in_parallel_total    = 4363190
partiton_level_parallism =       6.6380
partiton_level_parallism_total  =       1.2395
partiton_reqs_in_parallel_util = 334880
partiton_reqs_in_parallel_util_total    = 4363190
gpu_sim_cycle_parition_util = 49448
gpu_tot_sim_cycle_parition_util    = 622949
partiton_level_parallism_util =       6.7724
partiton_level_parallism_util_total  =       6.9870
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 341008
L2_BW  =      58.2205 GB/Sec
L2_BW_total  =       9.3023 GB/Sec
gpu_total_sim_rate=5534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 611712
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 609112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 611712
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1280, 1344, 1344, 1344, 1344, 1344, 1344, 1280, 728, 728, 728, 728, 728, 728, 728, 696, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 
gpgpu_n_tot_thrd_icount = 38350848
gpgpu_n_tot_w_icount = 1198464
gpgpu_n_stall_shd_mem = 3311599
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 347472
gpgpu_n_mem_write_global = 24384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6967728
gpgpu_n_store_insn = 774192
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2871791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 434754
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1287778	W0_Idle:24156068	W0_Scoreboard:11794382	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:182880	W32:1015584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2779776 {8:347472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316224 {136:24384,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34966656 {40:128016,136:219456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 195072 {8:24384,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2826 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 3790384 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57110 	156905 	84727 	8835 	10731 	20111 	13828 	11528 	8109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21714 	2299 	8453 	26894 	52705 	67686 	101165 	20020 	8396 	9774 	20687 	12606 	11531 	8066 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216743 	119482 	11014 	216 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	12192 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	64 	115 	87 	56 	18 	32 	51 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      79306     83890     86550     91356     89826     93533     91544     96913    110552    114988    118741    123320     47819     51707     48859     53055
dram[1]:      85496     84195     88961     89299     91604     92735     95916     94251    114770    113935    122420    121717     52765     51561     53229     53433
dram[2]:      84650     85067     91397     92704     93413     93484     95220     95720    113824    114748    121913    123735     52074     51901     53329     53195
dram[3]:      84110     69529     91520     74348     92674     76924     93679     77350    113384     94391    123575    101121     52501     42353     51901     42988
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1271363 n_nop=1258875 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01925
n_activity=30336 dram_eff=0.8067
bk0: 512a 1264348i bk1: 508a 1263873i bk2: 512a 1262568i bk3: 512a 1261969i bk4: 512a 1261635i bk5: 512a 1261161i bk6: 512a 1262083i bk7: 512a 1261658i bk8: 512a 1263942i bk9: 512a 1263551i bk10: 512a 1262734i bk11: 512a 1262208i bk12: 512a 1263782i bk13: 512a 1263337i bk14: 504a 1263818i bk15: 504a 1263420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.86692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1271363 n_nop=1258877 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01924
n_activity=29942 dram_eff=0.817
bk0: 508a 1264329i bk1: 508a 1263846i bk2: 512a 1262541i bk3: 512a 1261942i bk4: 512a 1261596i bk5: 512a 1261132i bk6: 512a 1261943i bk7: 512a 1261543i bk8: 512a 1263955i bk9: 512a 1263588i bk10: 512a 1262689i bk11: 512a 1262213i bk12: 512a 1263267i bk13: 512a 1263009i bk14: 504a 1263233i bk15: 504a 1262680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.901468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1271363 n_nop=1258891 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01923
n_activity=30209 dram_eff=0.8093
bk0: 504a 1265169i bk1: 504a 1264655i bk2: 512a 1263455i bk3: 512a 1262851i bk4: 512a 1262807i bk5: 512a 1262343i bk6: 512a 1262975i bk7: 512a 1262563i bk8: 512a 1264457i bk9: 512a 1264008i bk10: 512a 1263367i bk11: 512a 1262860i bk12: 512a 1264319i bk13: 512a 1263818i bk14: 504a 1263901i bk15: 504a 1263497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1271363 n_nop=1258891 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01923
n_activity=30719 dram_eff=0.7959
bk0: 504a 1265174i bk1: 504a 1264679i bk2: 512a 1263451i bk3: 512a 1262842i bk4: 512a 1262776i bk5: 512a 1262303i bk6: 512a 1262955i bk7: 512a 1262531i bk8: 512a 1264584i bk9: 512a 1264171i bk10: 512a 1263322i bk11: 512a 1262807i bk12: 512a 1264915i bk13: 512a 1264579i bk14: 504a 1264505i bk15: 504a 1264152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.873787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39680, Miss = 1022, Miss_rate = 0.026, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 39624, Miss = 1020, Miss_rate = 0.026, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 371996
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 335410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 347472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1378340
icnt_total_pkts_simt_to_mem=469532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.689
	minimum = 6
	maximum = 1616
Network latency average = 107.623
	minimum = 6
	maximum = 1321
Slowest packet = a6cae
Flit latency average = 48.9823
	minimum = 6
	maximum = 1321
Slowest flit = 19de0b
Fragmentation average = 0.000322706
	minimum = 0
	maximum = 4
Injected packet rate average = 0.012285
	minimum = 0 (at node 24)
	maximum = 0.0402787 (at node 1d)
Accepted packet rate average = 0.012285
	minimum = 0 (at node 24)
	maximum = 0.0402787 (at node 1d)
Injected flit rate average = 0.0305111
	minimum = 0 (at node 24)
	maximum = 0.14601 (at node 1d)
Accepted flit rate average= 0.0305111
	minimum = 0 (at node 24)
	maximum = 0.0503484 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 180.353 (c samples)
	minimum = 6 (c samples)
	maximum = 1674.67 (c samples)
Network latency average = 97.8358 (c samples)
	minimum = 6 (c samples)
	maximum = 1301 (c samples)
Flit latency average = 45.1979 (c samples)
	minimum = 6 (c samples)
	maximum = 1301 (c samples)
Fragmentation average = 0.0223082 (c samples)
	minimum = 0 (c samples)
	maximum = 425.75 (c samples)
Injected packet rate average = 0.0113976 (c samples)
	minimum = 0 (c samples)
	maximum = 0.0373736 (c samples)
Accepted packet rate average = 0.0113976 (c samples)
	minimum = 0 (c samples)
	maximum = 0.0373736 (c samples)
Injected flit rate average = 0.028308 (c samples)
	minimum = 0 (c samples)
	maximum = 0.135497 (c samples)
Accepted flit rate average = 0.028308 (c samples)
	minimum = 0 (c samples)
	maximum = 0.0467139 (c samples)
Injected packet size average = 2.48368 (c samples)
Accepted packet size average = 2.48368 (c samples)
Hops average = 1 (c samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 36 sec (6756 sec)
gpgpu_simulation_rate = 5534 (inst/sec)
gpgpu_simulation_rate = 561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc004e
GHB MISS, adding to GHB at position 36
Fault address : 0xc0052
GHB MISS, adding to GHB at position 37
Fault address : 0xc006d
GHB MISS, adding to GHB at position 38
Fault address : 0xc0071
GHB MISS, adding to GHB at position 39
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 13: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 50405
gpu_sim_insn = 3116148
gpu_ipc =      61.8222
gpu_tot_sim_cycle = 4102930
gpu_tot_sim_insn = 40509924
gpu_tot_ipc =       9.8734
gpu_tot_issued_cta = 3328
max_total_param_size = 0
gpu_stall_dramfull = 848354
gpu_stall_icnt2sh    = 236189
partiton_reqs_in_parallel = 334376
partiton_reqs_in_parallel_total    = 4698070
partiton_level_parallism =       6.6338
partiton_level_parallism_total  =       1.2265
partiton_reqs_in_parallel_util = 334376
partiton_reqs_in_parallel_util_total    = 4698070
gpu_sim_cycle_parition_util = 49401
gpu_tot_sim_cycle_parition_util    = 672397
partiton_level_parallism_util =       6.7686
partiton_level_parallism_util_total  =       6.9721
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 371996
L2_BW  =      58.2713 GB/Sec
L2_BW_total  =       9.3096 GB/Sec
gpu_total_sim_rate=5634

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 662688
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53248
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 660088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 662688
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1360, 1456, 1456, 1456, 1456, 1456, 1456, 1392, 784, 784, 784, 784, 784, 784, 784, 752, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 
gpgpu_n_tot_thrd_icount = 41546752
gpgpu_n_tot_w_icount = 1298336
gpgpu_n_stall_shd_mem = 3639070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376428
gpgpu_n_mem_write_global = 26416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7548372
gpgpu_n_store_insn = 838708
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1703936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3156262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 477754
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1393317	W0_Idle:26075648	W0_Scoreboard:12501501	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:198120	W32:1100216
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3011424 {8:376428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3592576 {136:26416,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37880544 {40:138684,136:237744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 211328 {8:26416,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2767 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 4102929 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60512 	170298 	93045 	9847 	11503 	22307 	14814 	12244 	8302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22273 	2443 	9066 	28766 	56908 	73389 	111565 	21824 	9367 	10428 	23032 	13420 	12246 	8257 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235220 	129017 	11955 	219 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	67 	130 	92 	63 	19 	34 	54 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      83945     89159     91285     96617     94756     99207     96567    102622    117059    122094    126161    131499     50814     55097     51856     56299
dram[1]:      90692     89332     93953     94427     96878     97896    101669     99726    121998    121086    130617    129480     56171     54755     56554     56855
dram[2]:      89683     90584     96529     98180     98573     98893    100666    101429    120880    121858    129754    131487     55209     54994     56719     56657
dram[3]:      89303     73817     96902     78711     98049     81380     99200     81954    120461    100282    131490    107838     55975     45068     55208     45698
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1364956 n_nop=1352468 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01793
n_activity=30336 dram_eff=0.8067
bk0: 512a 1357941i bk1: 508a 1357466i bk2: 512a 1356161i bk3: 512a 1355562i bk4: 512a 1355228i bk5: 512a 1354754i bk6: 512a 1355676i bk7: 512a 1355251i bk8: 512a 1357535i bk9: 512a 1357144i bk10: 512a 1356327i bk11: 512a 1355801i bk12: 512a 1357375i bk13: 512a 1356930i bk14: 504a 1357411i bk15: 504a 1357013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807477
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1364956 n_nop=1352470 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01792
n_activity=29942 dram_eff=0.817
bk0: 508a 1357922i bk1: 508a 1357439i bk2: 512a 1356134i bk3: 512a 1355535i bk4: 512a 1355189i bk5: 512a 1354725i bk6: 512a 1355536i bk7: 512a 1355136i bk8: 512a 1357548i bk9: 512a 1357181i bk10: 512a 1356282i bk11: 512a 1355806i bk12: 512a 1356860i bk13: 512a 1356602i bk14: 504a 1356826i bk15: 504a 1356273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1364956 n_nop=1352484 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01791
n_activity=30209 dram_eff=0.8093
bk0: 504a 1358762i bk1: 504a 1358248i bk2: 512a 1357048i bk3: 512a 1356444i bk4: 512a 1356400i bk5: 512a 1355936i bk6: 512a 1356568i bk7: 512a 1356156i bk8: 512a 1358050i bk9: 512a 1357601i bk10: 512a 1356960i bk11: 512a 1356453i bk12: 512a 1357912i bk13: 512a 1357411i bk14: 504a 1357494i bk15: 504a 1357090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1364956 n_nop=1352484 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01791
n_activity=30719 dram_eff=0.7959
bk0: 504a 1358767i bk1: 504a 1358272i bk2: 512a 1357044i bk3: 512a 1356435i bk4: 512a 1356369i bk5: 512a 1355896i bk6: 512a 1356548i bk7: 512a 1356124i bk8: 512a 1358177i bk9: 512a 1357764i bk10: 512a 1356915i bk11: 512a 1356400i bk12: 512a 1358508i bk13: 512a 1358172i bk14: 504a 1358098i bk15: 504a 1357745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.813873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42982, Miss = 1022, Miss_rate = 0.024, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 42926, Miss = 1020, Miss_rate = 0.024, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 402984
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 364366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26416
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.194
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1493148
icnt_total_pkts_simt_to_mem=508648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 205.857
	minimum = 6
	maximum = 1710
Network latency average = 108.807
	minimum = 6
	maximum = 1408
Slowest packet = b5e5d
Flit latency average = 49.7967
	minimum = 6
	maximum = 1408
Slowest flit = 1d0eea
Fragmentation average = 0.0343843
	minimum = 0
	maximum = 487
Injected packet rate average = 0.0122957
	minimum = 0 (at node 24)
	maximum = 0.0403139 (at node 1d)
Accepted packet rate average = 0.0122957
	minimum = 0 (at node 24)
	maximum = 0.0403139 (at node 1d)
Injected flit rate average = 0.0305377
	minimum = 0 (at node 24)
	maximum = 0.146138 (at node 1d)
Accepted flit rate average= 0.0305377
	minimum = 0 (at node 24)
	maximum = 0.0503923 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 182.315 (d samples)
	minimum = 6 (d samples)
	maximum = 1677.38 (d samples)
Network latency average = 98.6797 (d samples)
	minimum = 6 (d samples)
	maximum = 1309.23 (d samples)
Flit latency average = 45.5517 (d samples)
	minimum = 6 (d samples)
	maximum = 1309.23 (d samples)
Fragmentation average = 0.0232372 (d samples)
	minimum = 0 (d samples)
	maximum = 430.462 (d samples)
Injected packet rate average = 0.0114667 (d samples)
	minimum = 0 (d samples)
	maximum = 0.0375998 (d samples)
Accepted packet rate average = 0.0114667 (d samples)
	minimum = 0 (d samples)
	maximum = 0.0375998 (d samples)
Injected flit rate average = 0.0284795 (d samples)
	minimum = 0 (d samples)
	maximum = 0.136315 (d samples)
Accepted flit rate average = 0.0284795 (d samples)
	minimum = 0 (d samples)
	maximum = 0.0469968 (d samples)
Injected packet size average = 2.48367 (d samples)
Accepted packet size average = 2.48367 (d samples)
Hops average = 1 (d samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 49 sec (7189 sec)
gpgpu_simulation_rate = 5634 (inst/sec)
gpgpu_simulation_rate = 570 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c8
GHB MISS, adding to GHB at position 3a
Fault address : 0xc00d0
GHB MISS, adding to GHB at position 3b
Fault address : 0xc00e2
GHB HIT, addr_index is 2c
Fault address : 0xc00f0
GHB MISS, adding to GHB at position 3c
Destroy streams for kernel 14: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 50384
gpu_sim_insn = 3116148
gpu_ipc =      61.8480
gpu_tot_sim_cycle = 4415454
gpu_tot_sim_insn = 43626072
gpu_tot_ipc =       9.8803
gpu_tot_issued_cta = 3584
max_total_param_size = 0
gpu_stall_dramfull = 917000
gpu_stall_icnt2sh    = 254794
partiton_reqs_in_parallel = 334426
partiton_reqs_in_parallel_total    = 5032446
partiton_level_parallism =       6.6375
partiton_level_parallism_total  =       1.2155
partiton_reqs_in_parallel_util = 334426
partiton_reqs_in_parallel_util_total    = 5032446
gpu_sim_cycle_parition_util = 49210
gpu_tot_sim_cycle_parition_util    = 721798
partiton_level_parallism_util =       6.7959
partiton_level_parallism_util_total  =       6.9609
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 402984
L2_BW  =      58.2956 GB/Sec
L2_BW_total  =       9.3158 GB/Sec
gpu_total_sim_rate=5663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 713664
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0312
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 711064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 713664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1440, 1568, 1568, 1568, 1568, 1568, 1568, 1504, 896, 896, 896, 896, 896, 896, 896, 832, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 
gpgpu_n_tot_thrd_icount = 44742656
gpgpu_n_tot_w_icount = 1398208
gpgpu_n_stall_shd_mem = 3968144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405384
gpgpu_n_mem_write_global = 28448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8129016
gpgpu_n_store_insn = 903224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3443648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 519442
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1523710	W0_Idle:27987654	W0_Scoreboard:13190402	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:213360	W32:1184848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3243072 {8:405384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3868928 {136:28448,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40794432 {40:149352,136:256032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 227584 {8:28448,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2717 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 4415453 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64519 	183001 	101373 	10788 	12652 	24130 	15898 	12977 	8522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23008 	2597 	9816 	31040 	61305 	78601 	121300 	23840 	10330 	11348 	24904 	14436 	12975 	8472 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253191 	138791 	13100 	260 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	2032 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	71 	140 	103 	67 	20 	36 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      88352     94034     96055    102077    100007    104791    101875    108654    123815    129379    133581    139375     53821     58300     54726     59611
dram[1]:      95964     94126     99200     99620    102238    103314    107655    105440    129258    128438    138302    137192     59436     57948     59950     60114
dram[2]:      94395     95591    102059    103729    103885    104456    106382    107199    128256    129433    137566    139666     58416     58238     59823     59857
dram[3]:      94219     77824    102596     83315    103623     86090    104768     86580    127966    106632    139478    114684     59143     47668     58295     48307
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1458510 n_nop=1446022 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01678
n_activity=30336 dram_eff=0.8067
bk0: 512a 1451495i bk1: 508a 1451020i bk2: 512a 1449715i bk3: 512a 1449116i bk4: 512a 1448782i bk5: 512a 1448308i bk6: 512a 1449230i bk7: 512a 1448805i bk8: 512a 1451089i bk9: 512a 1450698i bk10: 512a 1449881i bk11: 512a 1449355i bk12: 512a 1450929i bk13: 512a 1450484i bk14: 504a 1450965i bk15: 504a 1450567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1458510 n_nop=1446024 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01677
n_activity=29942 dram_eff=0.817
bk0: 508a 1451476i bk1: 508a 1450993i bk2: 512a 1449688i bk3: 512a 1449089i bk4: 512a 1448743i bk5: 512a 1448279i bk6: 512a 1449090i bk7: 512a 1448690i bk8: 512a 1451102i bk9: 512a 1450735i bk10: 512a 1449836i bk11: 512a 1449360i bk12: 512a 1450414i bk13: 512a 1450156i bk14: 504a 1450380i bk15: 504a 1449827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.785797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1458510 n_nop=1446038 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01676
n_activity=30209 dram_eff=0.8093
bk0: 504a 1452316i bk1: 504a 1451802i bk2: 512a 1450602i bk3: 512a 1449998i bk4: 512a 1449954i bk5: 512a 1449490i bk6: 512a 1450122i bk7: 512a 1449710i bk8: 512a 1451604i bk9: 512a 1451155i bk10: 512a 1450514i bk11: 512a 1450007i bk12: 512a 1451466i bk13: 512a 1450965i bk14: 504a 1451048i bk15: 504a 1450644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1458510 n_nop=1446038 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01676
n_activity=30719 dram_eff=0.7959
bk0: 504a 1452321i bk1: 504a 1451826i bk2: 512a 1450598i bk3: 512a 1449989i bk4: 512a 1449923i bk5: 512a 1449450i bk6: 512a 1450102i bk7: 512a 1449678i bk8: 512a 1451731i bk9: 512a 1451318i bk10: 512a 1450469i bk11: 512a 1449954i bk12: 512a 1452062i bk13: 512a 1451726i bk14: 504a 1451652i bk15: 504a 1451299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.761668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46284, Miss = 1022, Miss_rate = 0.022, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 46228, Miss = 1020, Miss_rate = 0.022, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 433972
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 393322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 405384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.196
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1607956
icnt_total_pkts_simt_to_mem=547764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.208
	minimum = 6
	maximum = 1870
Network latency average = 108.02
	minimum = 6
	maximum = 1440
Slowest packet = c50dc
Flit latency average = 49.7503
	minimum = 6
	maximum = 1440
Slowest flit = 1f8c82
Fragmentation average = 0.0505518
	minimum = 0
	maximum = 649
Injected packet rate average = 0.0123009
	minimum = 0 (at node 24)
	maximum = 0.0403307 (at node 1d)
Accepted packet rate average = 0.0123009
	minimum = 0 (at node 24)
	maximum = 0.0403307 (at node 1d)
Injected flit rate average = 0.0305505
	minimum = 0 (at node 24)
	maximum = 0.146199 (at node 1d)
Accepted flit rate average= 0.0305505
	minimum = 0 (at node 24)
	maximum = 0.0504133 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 183.878 (e samples)
	minimum = 6 (e samples)
	maximum = 1691.14 (e samples)
Network latency average = 99.3469 (e samples)
	minimum = 6 (e samples)
	maximum = 1318.57 (e samples)
Flit latency average = 45.8516 (e samples)
	minimum = 6 (e samples)
	maximum = 1318.57 (e samples)
Fragmentation average = 0.0251882 (e samples)
	minimum = 0 (e samples)
	maximum = 446.071 (e samples)
Injected packet rate average = 0.0115263 (e samples)
	minimum = 0 (e samples)
	maximum = 0.0377949 (e samples)
Accepted packet rate average = 0.0115263 (e samples)
	minimum = 0 (e samples)
	maximum = 0.0377949 (e samples)
Injected flit rate average = 0.0286275 (e samples)
	minimum = 0 (e samples)
	maximum = 0.137021 (e samples)
Accepted flit rate average = 0.0286275 (e samples)
	minimum = 0 (e samples)
	maximum = 0.0472409 (e samples)
Injected packet size average = 2.48367 (e samples)
Accepted packet size average = 2.48367 (e samples)
Hops average = 1 (e samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 23 sec (7703 sec)
gpgpu_simulation_rate = 5663 (inst/sec)
gpgpu_simulation_rate = 573 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc004f
GHB MISS, adding to GHB at position 3d
Fault address : 0xc0050
GHB HIT, addr_index is 1f
Fault address : 0xc006a
GHB MISS, adding to GHB at position 3e
Fault address : 0xc0074
GHB MISS, adding to GHB at position 3f
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 15: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 48004
gpu_sim_insn = 3116148
gpu_ipc =      64.9143
gpu_tot_sim_cycle = 4725598
gpu_tot_sim_insn = 46742220
gpu_tot_ipc =       9.8913
gpu_tot_issued_cta = 3840
max_total_param_size = 0
gpu_stall_dramfull = 985964
gpu_stall_icnt2sh    = 268620
partiton_reqs_in_parallel = 315068
partiton_reqs_in_parallel_total    = 5366872
partiton_level_parallism =       6.5634
partiton_level_parallism_total  =       1.2024
partiton_reqs_in_parallel_util = 315068
partiton_reqs_in_parallel_util_total    = 5366872
gpu_sim_cycle_parition_util = 46522
gpu_tot_sim_cycle_parition_util    = 771008
partiton_level_parallism_util =       6.7725
partiton_level_parallism_util_total  =       6.9501
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 433972
L2_BW  =      61.1859 GB/Sec
L2_BW_total  =       9.3260 GB/Sec
gpu_total_sim_rate=5749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764640
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 61440
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0292
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 61440
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 764640
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1552, 1680, 1680, 1680, 1680, 1680, 1680, 1584, 952, 952, 952, 952, 952, 952, 952, 888, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 
gpgpu_n_tot_thrd_icount = 47938560
gpgpu_n_tot_w_icount = 1498080
gpgpu_n_stall_shd_mem = 4287008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434340
gpgpu_n_mem_write_global = 30480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8709660
gpgpu_n_store_insn = 967740
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1966080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3723950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 558004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1667217	W0_Idle:29774399	W0_Scoreboard:13859116	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:228600	W32:1269480
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3474720 {8:434340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4145280 {136:30480,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43708320 {40:160020,136:274320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 243840 {8:30480,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2663 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 4725597 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68228 	196503 	109224 	11682 	13860 	25830 	17099 	13854 	8568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23567 	2764 	10488 	33276 	66063 	83793 	131228 	25637 	11195 	12361 	26743 	15476 	13854 	8515 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271861 	148165 	14008 	264 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	4064 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	75 	148 	116 	71 	22 	37 	61 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      92696     99000    100508    107101    104899    109986    106916    114242    130065    136180    140350    146788     56503     61301     57537     62773
dram[1]:     100924     99144    103940    104483    107291    108436    113061    110614    135991    134898    145712    144679     62611     61003     63296     63155
dram[2]:      99643    100545    106929    108854    108868    109713    111653    112802    134748    135983    144954    147054     61364     61317     62880     62987
dram[3]:      99194     81993    107721     87340    108701     90387    110151     91029    134628    112222    147081    120776     62377     50194     61404     50872
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547645 n_nop=1535157 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01581
n_activity=30336 dram_eff=0.8067
bk0: 512a 1540630i bk1: 508a 1540155i bk2: 512a 1538850i bk3: 512a 1538251i bk4: 512a 1537917i bk5: 512a 1537443i bk6: 512a 1538365i bk7: 512a 1537940i bk8: 512a 1540224i bk9: 512a 1539833i bk10: 512a 1539016i bk11: 512a 1538490i bk12: 512a 1540064i bk13: 512a 1539619i bk14: 504a 1540100i bk15: 504a 1539702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547645 n_nop=1535159 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01581
n_activity=29942 dram_eff=0.817
bk0: 508a 1540611i bk1: 508a 1540128i bk2: 512a 1538823i bk3: 512a 1538224i bk4: 512a 1537878i bk5: 512a 1537414i bk6: 512a 1538225i bk7: 512a 1537825i bk8: 512a 1540237i bk9: 512a 1539870i bk10: 512a 1538971i bk11: 512a 1538495i bk12: 512a 1539549i bk13: 512a 1539291i bk14: 504a 1539515i bk15: 504a 1538962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74054
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547645 n_nop=1535173 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0158
n_activity=30209 dram_eff=0.8093
bk0: 504a 1541451i bk1: 504a 1540937i bk2: 512a 1539737i bk3: 512a 1539133i bk4: 512a 1539089i bk5: 512a 1538625i bk6: 512a 1539257i bk7: 512a 1538845i bk8: 512a 1540739i bk9: 512a 1540290i bk10: 512a 1539649i bk11: 512a 1539142i bk12: 512a 1540601i bk13: 512a 1540100i bk14: 504a 1540183i bk15: 504a 1539779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.725354
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547645 n_nop=1535173 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0158
n_activity=30719 dram_eff=0.7959
bk0: 504a 1541456i bk1: 504a 1540961i bk2: 512a 1539733i bk3: 512a 1539124i bk4: 512a 1539058i bk5: 512a 1538585i bk6: 512a 1539237i bk7: 512a 1538813i bk8: 512a 1540866i bk9: 512a 1540453i bk10: 512a 1539604i bk11: 512a 1539089i bk12: 512a 1541197i bk13: 512a 1540861i bk14: 504a 1540787i bk15: 504a 1540434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.717801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49586, Miss = 1022, Miss_rate = 0.021, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 49530, Miss = 1020, Miss_rate = 0.021, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 464960
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0176
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1722764
icnt_total_pkts_simt_to_mem=586880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.751
	minimum = 6
	maximum = 1980
Network latency average = 107.312
	minimum = 6
	maximum = 1394
Slowest packet = d4307
Flit latency average = 48.9648
	minimum = 6
	maximum = 1394
Slowest flit = 214f8f
Fragmentation average = 0.0107461
	minimum = 0
	maximum = 288
Injected packet rate average = 0.0129107
	minimum = 0 (at node 24)
	maximum = 0.0423302 (at node 1d)
Accepted packet rate average = 0.0129107
	minimum = 0 (at node 24)
	maximum = 0.0423302 (at node 1d)
Injected flit rate average = 0.0320652
	minimum = 0 (at node 24)
	maximum = 0.153447 (at node 1d)
Accepted flit rate average= 0.0320652
	minimum = 0 (at node 24)
	maximum = 0.0529128 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 185.137 (f samples)
	minimum = 6 (f samples)
	maximum = 1710.4 (f samples)
Network latency average = 99.8779 (f samples)
	minimum = 6 (f samples)
	maximum = 1323.6 (f samples)
Flit latency average = 46.0591 (f samples)
	minimum = 6 (f samples)
	maximum = 1323.6 (f samples)
Fragmentation average = 0.0242254 (f samples)
	minimum = 0 (f samples)
	maximum = 435.533 (f samples)
Injected packet rate average = 0.0116186 (f samples)
	minimum = 0 (f samples)
	maximum = 0.0380972 (f samples)
Accepted packet rate average = 0.0116186 (f samples)
	minimum = 0 (f samples)
	maximum = 0.0380972 (f samples)
Injected flit rate average = 0.0288566 (f samples)
	minimum = 0 (f samples)
	maximum = 0.138116 (f samples)
Accepted flit rate average = 0.0288566 (f samples)
	minimum = 0 (f samples)
	maximum = 0.047619 (f samples)
Injected packet size average = 2.48366 (f samples)
Accepted packet size average = 2.48366 (f samples)
Hops average = 1 (f samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 31 sec (8131 sec)
gpgpu_simulation_rate = 5748 (inst/sec)
gpgpu_simulation_rate = 581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c0
GHB MISS, adding to GHB at position 40
Fault address : 0xc00d7
GHB MISS, adding to GHB at position 41
Fault address : 0xc00e7
GHB MISS, adding to GHB at position 42
Fault address : 0xc00f2
GHB MISS, adding to GHB at position 43
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 16: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 49569
gpu_sim_insn = 3116148
gpu_ipc =      62.8649
gpu_tot_sim_cycle = 5037307
gpu_tot_sim_insn = 49858368
gpu_tot_ipc =       9.8978
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 1053528
gpu_stall_icnt2sh    = 281021
partiton_reqs_in_parallel = 328988
partiton_reqs_in_parallel_total    = 5681940
partiton_level_parallism =       6.6370
partiton_level_parallism_total  =       1.1933
partiton_reqs_in_parallel_util = 328988
partiton_reqs_in_parallel_util_total    = 5681940
gpu_sim_cycle_parition_util = 48854
gpu_tot_sim_cycle_parition_util    = 817530
partiton_level_parallism_util =       6.7341
partiton_level_parallism_util_total  =       6.9379
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 464960
L2_BW  =      59.2541 GB/Sec
L2_BW_total  =       9.3320 GB/Sec
gpu_total_sim_rate=5818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 815616
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 65536
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0273
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 813016
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 815616
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1664, 1792, 1792, 1792, 1792, 1792, 1792, 1696, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 944, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 
gpgpu_n_tot_thrd_icount = 51134464
gpgpu_n_tot_w_icount = 1597952
gpgpu_n_stall_shd_mem = 4611002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 463296
gpgpu_n_mem_write_global = 32512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9290304
gpgpu_n_store_insn = 1032256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2097152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4008178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 597770
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1787210	W0_Idle:31640066	W0_Scoreboard:14559094	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:243840	W32:1354112
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3706368 {8:463296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4421632 {136:32512,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46622208 {40:170688,136:292608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260096 {8:32512,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2624 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 5037306 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72011 	209324 	117708 	12498 	14985 	27550 	18485 	14575 	8700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24222 	2939 	11148 	35185 	69843 	89640 	141549 	27545 	11992 	13417 	28505 	16741 	14582 	8640 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	291053 	157216 	14701 	284 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	6096 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	79 	159 	124 	76 	24 	41 	64 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:      97296    103981    105368    112374    110289    115628    112384    120125    136471    143135    147399    154209     59313     64479     60443     66064
dram[1]:     106028    104310    109001    109527    112696    114129    118788    116258    142931    141617    153124    151986     65999     64223     66526     66539
dram[2]:     104860    105517    112155    114382    114589    115447    117467    118671    141350    142832    152099    154501     64595     64543     66296     66346
dram[3]:     104088     86293    112970     91628    114356     95151    115771     95857    141141    118031    154605    126907     65820     52998     64635     53676
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639686 n_nop=1627198 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01492
n_activity=30336 dram_eff=0.8067
bk0: 512a 1632671i bk1: 508a 1632196i bk2: 512a 1630891i bk3: 512a 1630292i bk4: 512a 1629958i bk5: 512a 1629484i bk6: 512a 1630406i bk7: 512a 1629981i bk8: 512a 1632265i bk9: 512a 1631874i bk10: 512a 1631057i bk11: 512a 1630531i bk12: 512a 1632105i bk13: 512a 1631660i bk14: 504a 1632141i bk15: 504a 1631743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.672184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639686 n_nop=1627200 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01492
n_activity=29942 dram_eff=0.817
bk0: 508a 1632652i bk1: 508a 1632169i bk2: 512a 1630864i bk3: 512a 1630265i bk4: 512a 1629919i bk5: 512a 1629455i bk6: 512a 1630266i bk7: 512a 1629866i bk8: 512a 1632278i bk9: 512a 1631911i bk10: 512a 1631012i bk11: 512a 1630536i bk12: 512a 1631590i bk13: 512a 1631332i bk14: 504a 1631556i bk15: 504a 1631003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.698971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639686 n_nop=1627214 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01491
n_activity=30209 dram_eff=0.8093
bk0: 504a 1633492i bk1: 504a 1632978i bk2: 512a 1631778i bk3: 512a 1631174i bk4: 512a 1631130i bk5: 512a 1630666i bk6: 512a 1631298i bk7: 512a 1630886i bk8: 512a 1632780i bk9: 512a 1632331i bk10: 512a 1631690i bk11: 512a 1631183i bk12: 512a 1632642i bk13: 512a 1632141i bk14: 504a 1632224i bk15: 504a 1631820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.684638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1639686 n_nop=1627214 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01491
n_activity=30719 dram_eff=0.7959
bk0: 504a 1633497i bk1: 504a 1633002i bk2: 512a 1631774i bk3: 512a 1631165i bk4: 512a 1631099i bk5: 512a 1630626i bk6: 512a 1631278i bk7: 512a 1630854i bk8: 512a 1632907i bk9: 512a 1632494i bk10: 512a 1631645i bk11: 512a 1631130i bk12: 512a 1633238i bk13: 512a 1632902i bk14: 504a 1632828i bk15: 504a 1632475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.677508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52888, Miss = 1022, Miss_rate = 0.019, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 495948
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 451234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 463296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1837572
icnt_total_pkts_simt_to_mem=625996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 206.123
	minimum = 6
	maximum = 1682
Network latency average = 109.227
	minimum = 6
	maximum = 1382
Slowest packet = e350d
Flit latency average = 49.5246
	minimum = 6
	maximum = 1382
Slowest flit = 23b0a0
Fragmentation average = 0.00425971
	minimum = 0
	maximum = 228
Injected packet rate average = 0.0125031
	minimum = 0 (at node 24)
	maximum = 0.0409938 (at node 1d)
Accepted packet rate average = 0.0125031
	minimum = 0 (at node 24)
	maximum = 0.0409938 (at node 1d)
Injected flit rate average = 0.0310528
	minimum = 0 (at node 24)
	maximum = 0.148602 (at node 1d)
Accepted flit rate average= 0.0310528
	minimum = 0 (at node 24)
	maximum = 0.0512422 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 186.448 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1708.62 (10 samples)
Network latency average = 100.462 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1327.25 (10 samples)
Flit latency average = 46.2757 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1327.25 (10 samples)
Fragmentation average = 0.0229775 (10 samples)
	minimum = 0 (10 samples)
	maximum = 422.562 (10 samples)
Injected packet rate average = 0.0116739 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0382783 (10 samples)
Accepted packet rate average = 0.0116739 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0382783 (10 samples)
Injected flit rate average = 0.0289939 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.138772 (10 samples)
Accepted flit rate average = 0.0289939 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0478455 (10 samples)
Injected packet size average = 2.48366 (10 samples)
Accepted packet size average = 2.48366 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 49 sec (8569 sec)
gpgpu_simulation_rate = 5818 (inst/sec)
gpgpu_simulation_rate = 592 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc0052
GHB HIT, addr_index is 27
Fault address : 0xc0041
GHB MISS, adding to GHB at position 44
Fault address : 0xc006c
GHB MISS, adding to GHB at position 45
Fault address : 0xc0074
GHB HIT, addr_index is 37
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 17: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 49645
gpu_sim_insn = 3116148
gpu_ipc =      62.7686
gpu_tot_sim_cycle = 5349092
gpu_tot_sim_insn = 52974516
gpu_tot_ipc =       9.9035
gpu_tot_issued_cta = 4352
max_total_param_size = 0
gpu_stall_dramfull = 1122963
gpu_stall_icnt2sh    = 293335
partiton_reqs_in_parallel = 327725
partiton_reqs_in_parallel_total    = 6010928
partiton_level_parallism =       6.6014
partiton_level_parallism_total  =       1.1850
partiton_reqs_in_parallel_util = 327725
partiton_reqs_in_parallel_util_total    = 6010928
gpu_sim_cycle_parition_util = 48679
gpu_tot_sim_cycle_parition_util    = 866384
partiton_level_parallism_util =       6.7324
partiton_level_parallism_util_total  =       6.9270
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 495948
L2_BW  =      59.1634 GB/Sec
L2_BW_total  =       9.3371 GB/Sec
gpu_total_sim_rate=5781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 866592
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69632
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0257
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 863992
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 866592
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1776, 1904, 1904, 1904, 1904, 1904, 1904, 1808, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1000, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 
gpgpu_n_tot_thrd_icount = 54330368
gpgpu_n_tot_w_icount = 1697824
gpgpu_n_stall_shd_mem = 4930803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 492252
gpgpu_n_mem_write_global = 34544
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9870948
gpgpu_n_store_insn = 1096772
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2228224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4286989
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 638760
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1885399	W0_Idle:33514920	W0_Scoreboard:15275753	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:259080	W32:1438744
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3938016 {8:492252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4697984 {136:34544,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49536096 {40:181356,136:310896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276352 {8:34544,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2591 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 5349091 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75596 	222723 	125749 	13534 	15993 	29323 	19605 	15485 	8816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24925 	3085 	11735 	37141 	74141 	95226 	151745 	29295 	12926 	14384 	30345 	17744 	15501 	8743 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309680 	166690 	15543 	297 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	8128 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	82 	171 	132 	80 	26 	43 	69 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     102648    109778    111293    118591    116273    121967    118638    126854    141982    149324    153716    161016     61284     66802     62576     68493
dram[1]:     111894    110284    115211    115651    118933    120528    125634    122977    149201    147632    159656    158479     68338     66437     69073     68967
dram[2]:     110949    111423    118502    120841    120941    121823    123989    125276    147338    148958    158866    161301     67042     66869     68707     68835
dram[3]:     109959     91344    119391     97034    120694    100638    122293    101451    147090    122854    161555    132586     68169     54835     66858     55579
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1731868 n_nop=1719380 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01413
n_activity=30336 dram_eff=0.8067
bk0: 512a 1724853i bk1: 508a 1724378i bk2: 512a 1723073i bk3: 512a 1722474i bk4: 512a 1722140i bk5: 512a 1721666i bk6: 512a 1722588i bk7: 512a 1722163i bk8: 512a 1724447i bk9: 512a 1724056i bk10: 512a 1723239i bk11: 512a 1722713i bk12: 512a 1724287i bk13: 512a 1723842i bk14: 504a 1724323i bk15: 504a 1723925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.636405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1731868 n_nop=1719382 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01413
n_activity=29942 dram_eff=0.817
bk0: 508a 1724834i bk1: 508a 1724351i bk2: 512a 1723046i bk3: 512a 1722447i bk4: 512a 1722101i bk5: 512a 1721637i bk6: 512a 1722448i bk7: 512a 1722048i bk8: 512a 1724460i bk9: 512a 1724093i bk10: 512a 1723194i bk11: 512a 1722718i bk12: 512a 1723772i bk13: 512a 1723514i bk14: 504a 1723738i bk15: 504a 1723185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1731868 n_nop=1719396 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01412
n_activity=30209 dram_eff=0.8093
bk0: 504a 1725674i bk1: 504a 1725160i bk2: 512a 1723960i bk3: 512a 1723356i bk4: 512a 1723312i bk5: 512a 1722848i bk6: 512a 1723480i bk7: 512a 1723068i bk8: 512a 1724962i bk9: 512a 1724513i bk10: 512a 1723872i bk11: 512a 1723365i bk12: 512a 1724824i bk13: 512a 1724323i bk14: 504a 1724406i bk15: 504a 1724002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.648197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1731868 n_nop=1719396 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01412
n_activity=30719 dram_eff=0.7959
bk0: 504a 1725679i bk1: 504a 1725184i bk2: 512a 1723956i bk3: 512a 1723347i bk4: 512a 1723281i bk5: 512a 1722808i bk6: 512a 1723460i bk7: 512a 1723036i bk8: 512a 1725089i bk9: 512a 1724676i bk10: 512a 1723827i bk11: 512a 1723312i bk12: 512a 1725420i bk13: 512a 1725084i bk14: 504a 1725010i bk15: 504a 1724657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.641447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56190, Miss = 1022, Miss_rate = 0.018, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 56134, Miss = 1020, Miss_rate = 0.018, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 526936
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0155
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 492252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34544
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1952380
icnt_total_pkts_simt_to_mem=665112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.422
	minimum = 6
	maximum = 1638
Network latency average = 107.086
	minimum = 6
	maximum = 1351
Slowest packet = f2725
Flit latency average = 48.9659
	minimum = 6
	maximum = 1351
Slowest flit = 259c96
Fragmentation average = 0.0104073
	minimum = 0
	maximum = 262
Injected packet rate average = 0.012484
	minimum = 0 (at node 24)
	maximum = 0.040931 (at node 1d)
Accepted packet rate average = 0.012484
	minimum = 0 (at node 24)
	maximum = 0.040931 (at node 1d)
Injected flit rate average = 0.0310052
	minimum = 0 (at node 24)
	maximum = 0.148375 (at node 1d)
Accepted flit rate average= 0.0310052
	minimum = 0 (at node 24)
	maximum = 0.0511638 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 187.388 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1704.47 (11 samples)
Network latency average = 100.852 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1328.65 (11 samples)
Flit latency average = 46.4339 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1328.65 (11 samples)
Fragmentation average = 0.0222381 (11 samples)
	minimum = 0 (11 samples)
	maximum = 413.118 (11 samples)
Injected packet rate average = 0.0117215 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0384343 (11 samples)
Accepted packet rate average = 0.0117215 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0384343 (11 samples)
Injected flit rate average = 0.0291122 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.139337 (11 samples)
Accepted flit rate average = 0.0291122 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0480406 (11 samples)
Injected packet size average = 2.48365 (11 samples)
Accepted packet size average = 2.48365 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 32 min, 43 sec (9163 sec)
gpgpu_simulation_rate = 5781 (inst/sec)
gpgpu_simulation_rate = 583 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00c0
GHB MISS, adding to GHB at position 46
Fault address : 0xc00d7
GHB MISS, adding to GHB at position 47
Fault address : 0xc00ea
GHB MISS, adding to GHB at position 48
Fault address : 0xc00f2
GHB MISS, adding to GHB at position 49
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 18: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 49642
gpu_sim_insn = 3116148
gpu_ipc =      62.7724
gpu_tot_sim_cycle = 5660874
gpu_tot_sim_insn = 56090664
gpu_tot_ipc =       9.9085
gpu_tot_issued_cta = 4608
max_total_param_size = 0
gpu_stall_dramfull = 1191494
gpu_stall_icnt2sh    = 309301
partiton_reqs_in_parallel = 328605
partiton_reqs_in_parallel_total    = 6338653
partiton_level_parallism =       6.6195
partiton_level_parallism_total  =       1.1778
partiton_reqs_in_parallel_util = 328605
partiton_reqs_in_parallel_util_total    = 6338653
gpu_sim_cycle_parition_util = 48380
gpu_tot_sim_cycle_parition_util    = 915063
partiton_level_parallism_util =       6.7922
partiton_level_parallism_util_total  =       6.9202
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 526936
L2_BW  =      59.1670 GB/Sec
L2_BW_total  =       9.3417 GB/Sec
gpu_total_sim_rate=5840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 917568
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 914968
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 917568
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1888, 2016, 2016, 2016, 2016, 2016, 2016, 1920, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1056, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 
gpgpu_n_tot_thrd_icount = 57526272
gpgpu_n_tot_w_icount = 1797696
gpgpu_n_stall_shd_mem = 5246501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 521208
gpgpu_n_mem_write_global = 36576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10451592
gpgpu_n_store_insn = 1161288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4566268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 675179
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2016378	W0_Idle:35387021	W0_Scoreboard:15962857	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274320	W32:1523376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4169664 {8:521208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4974336 {136:36576,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52449984 {40:192024,136:329184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 292608 {8:36576,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2559 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 5660873 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79345 	235307 	134574 	14367 	17046 	31089 	20927 	16194 	8963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25545 	3237 	12318 	39598 	78598 	100104 	162050 	31199 	13678 	15407 	32202 	18888 	16216 	8884 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	327914 	176416 	16518 	318 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	10160 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	87 	182 	137 	86 	28 	47 	73 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     107347    114842    116250    123882    121508    127301    124073    132668    148424    156154    160785    168324     64056     69940     65488     71676
dram[1]:     117053    115524    120386    120812    124093    125900    131316    128710    156071    154309    167115    165817     71739     69640     72212     72334
dram[2]:     116314    116452    123853    126372    126431    127175    129850    131015    153924    155686    166060    168648     70263     70023     72118     72121
dram[3]:     114993     95768    124743    101477    126056    105164    127916    106300    153658    128663    168865    138736     71572     57620     70110     58368
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1824045 n_nop=1811557 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01342
n_activity=30336 dram_eff=0.8067
bk0: 512a 1817030i bk1: 508a 1816555i bk2: 512a 1815250i bk3: 512a 1814651i bk4: 512a 1814317i bk5: 512a 1813843i bk6: 512a 1814765i bk7: 512a 1814340i bk8: 512a 1816624i bk9: 512a 1816233i bk10: 512a 1815416i bk11: 512a 1814890i bk12: 512a 1816464i bk13: 512a 1816019i bk14: 504a 1816500i bk15: 504a 1816102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.604245
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1824045 n_nop=1811559 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01341
n_activity=29942 dram_eff=0.817
bk0: 508a 1817011i bk1: 508a 1816528i bk2: 512a 1815223i bk3: 512a 1814624i bk4: 512a 1814278i bk5: 512a 1813814i bk6: 512a 1814625i bk7: 512a 1814225i bk8: 512a 1816637i bk9: 512a 1816270i bk10: 512a 1815371i bk11: 512a 1814895i bk12: 512a 1815949i bk13: 512a 1815691i bk14: 504a 1815915i bk15: 504a 1815362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.628325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1824045 n_nop=1811573 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0134
n_activity=30209 dram_eff=0.8093
bk0: 504a 1817851i bk1: 504a 1817337i bk2: 512a 1816137i bk3: 512a 1815533i bk4: 512a 1815489i bk5: 512a 1815025i bk6: 512a 1815657i bk7: 512a 1815245i bk8: 512a 1817139i bk9: 512a 1816690i bk10: 512a 1816049i bk11: 512a 1815542i bk12: 512a 1817001i bk13: 512a 1816500i bk14: 504a 1816583i bk15: 504a 1816179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.61544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1824045 n_nop=1811573 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0134
n_activity=30719 dram_eff=0.7959
bk0: 504a 1817856i bk1: 504a 1817361i bk2: 512a 1816133i bk3: 512a 1815524i bk4: 512a 1815458i bk5: 512a 1814985i bk6: 512a 1815637i bk7: 512a 1815213i bk8: 512a 1817266i bk9: 512a 1816853i bk10: 512a 1816004i bk11: 512a 1815489i bk12: 512a 1817597i bk13: 512a 1817261i bk14: 504a 1817187i bk15: 504a 1816834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.609032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59492, Miss = 1022, Miss_rate = 0.017, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 59436, Miss = 1020, Miss_rate = 0.017, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 557924
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0146
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.204
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2067188
icnt_total_pkts_simt_to_mem=704228
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.65
	minimum = 6
	maximum = 2174
Network latency average = 109.132
	minimum = 6
	maximum = 1592
Slowest packet = 10193e
Flit latency average = 49.5284
	minimum = 6
	maximum = 1592
Slowest flit = 295fc4
Fragmentation average = 0.000322706
	minimum = 0
	maximum = 4
Injected packet rate average = 0.0124847
	minimum = 0 (at node 24)
	maximum = 0.0409335 (at node 1d)
Accepted packet rate average = 0.0124847
	minimum = 0 (at node 24)
	maximum = 0.0409335 (at node 1d)
Injected flit rate average = 0.0310071
	minimum = 0 (at node 24)
	maximum = 0.148384 (at node 1d)
Accepted flit rate average= 0.0310071
	minimum = 0 (at node 24)
	maximum = 0.0511669 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 188.347 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1730.56 (12 samples)
Network latency average = 101.312 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1343.28 (12 samples)
Flit latency average = 46.6059 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1343.28 (12 samples)
Fragmentation average = 0.0210206 (12 samples)
	minimum = 0 (12 samples)
	maximum = 390.389 (12 samples)
Injected packet rate average = 0.0117639 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0385731 (12 samples)
Accepted packet rate average = 0.0117639 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0385731 (12 samples)
Injected flit rate average = 0.0292175 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.139839 (12 samples)
Accepted flit rate average = 0.0292175 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0482143 (12 samples)
Injected packet size average = 2.48365 (12 samples)
Accepted packet size average = 2.48365 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 3 sec (9603 sec)
gpgpu_simulation_rate = 5840 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc004e
GHB HIT, addr_index is 26
Fault address : 0xc0056
GHB MISS, adding to GHB at position 4a
Fault address : 0xc0060
GHB HIT, addr_index is 11
Fault address : 0xc0076
GHB MISS, adding to GHB at position 4b
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 19: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 49936
gpu_sim_insn = 3116148
gpu_ipc =      62.4028
gpu_tot_sim_cycle = 5972950
gpu_tot_sim_insn = 59206812
gpu_tot_ipc =       9.9125
gpu_tot_issued_cta = 4864
max_total_param_size = 0
gpu_stall_dramfull = 1261477
gpu_stall_icnt2sh    = 325162
partiton_reqs_in_parallel = 329505
partiton_reqs_in_parallel_total    = 6667258
partiton_level_parallism =       6.5985
partiton_level_parallism_total  =       1.1714
partiton_reqs_in_parallel_util = 329505
partiton_reqs_in_parallel_util_total    = 6667258
gpu_sim_cycle_parition_util = 48583
gpu_tot_sim_cycle_parition_util    = 963443
partiton_level_parallism_util =       6.7823
partiton_level_parallism_util_total  =       6.9136
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 557924
L2_BW  =      58.8186 GB/Sec
L2_BW_total  =       9.3454 GB/Sec
gpu_total_sim_rate=5895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 968544
	L1I_total_cache_misses = 2600
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 77824
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76032
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 965944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 77824
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 968544
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2000, 2128, 2128, 2128, 2128, 2128, 2128, 2032, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1112, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 
gpgpu_n_tot_thrd_icount = 60722176
gpgpu_n_tot_w_icount = 1897568
gpgpu_n_stall_shd_mem = 5564158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 550164
gpgpu_n_mem_write_global = 38608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11032236
gpgpu_n_store_insn = 1225804
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2490368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4844580
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 714524
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2142527	W0_Idle:37279171	W0_Scoreboard:16650794	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:289560	W32:1608008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4401312 {8:550164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5250688 {136:38608,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55363872 {40:202692,136:347472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308864 {8:38608,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 704 
maxdqlatency = 0 
maxmflatency = 49960 
averagemflatency = 2533 
max_icnt2mem_latency = 49419 
max_icnt2sh_latency = 5972949 
mrq_lat_table:1103 	103 	194 	344 	723 	1064 	1969 	2900 	2793 	1036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83038 	248116 	143148 	15419 	17872 	33203 	22000 	16930 	9074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26102 	3372 	13026 	42050 	83354 	105141 	171592 	33326 	14638 	16139 	34348 	19879 	16957 	8988 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	345740 	186474 	17575 	333 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2032 	4064 	6096 	14224 	12192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	92 	193 	144 	93 	29 	51 	78 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26684     23282     35383     35382     35425     35427     35467     35469     38464     38521     45791     45789     47006     47054     67642     67642 
dram[1]:     22927     23287     35382     35385     35427     35429     35450     35455     38603     38529     45789     45789     47060     47061     67642     67642 
dram[2]:     27250     27299     35390     35389     35497     35497     35513     35514     38638     38637     45789     45789     47062     47070     67827     67828 
dram[3]:     27307     27219     35389     35390     35487     35488     35500     35501     38563     38612     45789     45790     47052     47056     67827     67828 
average row accesses per activate:
dram[0]: 21.111111 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[1]: 21.000000 21.000000 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[2]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
dram[3]: 26.857143 26.857143 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 27.428572 21.333334 21.333334 26.857143 26.857143 
average row locality = 12229/472 = 25.908897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     112132    120107    121349    129355    126497    132963    129237    138476    154839    162899    167293    175449     66969     73236     68472     74853
dram[1]:     122263    120593    125661    126218    129535    131324    137239    134226    163069    161224    174552    172761     75073     72780     75570     75681
dram[2]:     121281    121780    129241    132074    131974    132817    135213    136765    160794    162480    173221    175662     73439     73087     75510     75530
dram[3]:     120267    100113    130435    106020    131639    109806    133620    110922    160542    134384    176061    144599     75031     60229     73420     60966
maximum mf latency per bank:
dram[0]:      49048     48999     43010     42694     43240     43064     41383     41236     49960     49934     48171     48137     41077     40805     41108     40938
dram[1]:      49009     49021     42887     42665     43139     43165     41247     41227     49858     49827     48152     48145     41009     40811     41129     40949
dram[2]:      48917     48866     42661     42701     43153     43182     41262     41272     49798     49850     47955     47948     41001     41072     40956     40928
dram[3]:      48908     48867     42694     42824     43197     43199     41279     41412     49800     49800     47992     48005     41057     41242     41095     41262
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1916767 n_nop=1904279 n_act=134 n_pre=118 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01277
n_activity=30336 dram_eff=0.8067
bk0: 512a 1909752i bk1: 508a 1909277i bk2: 512a 1907972i bk3: 512a 1907373i bk4: 512a 1907039i bk5: 512a 1906565i bk6: 512a 1907487i bk7: 512a 1907062i bk8: 512a 1909346i bk9: 512a 1908955i bk10: 512a 1908138i bk11: 512a 1907612i bk12: 512a 1909186i bk13: 512a 1908741i bk14: 504a 1909222i bk15: 504a 1908824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1916767 n_nop=1904281 n_act=135 n_pre=119 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01276
n_activity=29942 dram_eff=0.817
bk0: 508a 1909733i bk1: 508a 1909250i bk2: 512a 1907945i bk3: 512a 1907346i bk4: 512a 1907000i bk5: 512a 1906536i bk6: 512a 1907347i bk7: 512a 1906947i bk8: 512a 1909359i bk9: 512a 1908992i bk10: 512a 1908093i bk11: 512a 1907617i bk12: 512a 1908671i bk13: 512a 1908413i bk14: 504a 1908637i bk15: 504a 1908084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.59793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1916767 n_nop=1904295 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01275
n_activity=30209 dram_eff=0.8093
bk0: 504a 1910573i bk1: 504a 1910059i bk2: 512a 1908859i bk3: 512a 1908255i bk4: 512a 1908211i bk5: 512a 1907747i bk6: 512a 1908379i bk7: 512a 1907967i bk8: 512a 1909861i bk9: 512a 1909412i bk10: 512a 1908771i bk11: 512a 1908264i bk12: 512a 1909723i bk13: 512a 1909222i bk14: 504a 1909305i bk15: 504a 1908901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1916767 n_nop=1904295 n_act=132 n_pre=116 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01275
n_activity=30719 dram_eff=0.7959
bk0: 504a 1910578i bk1: 504a 1910083i bk2: 512a 1908855i bk3: 512a 1908246i bk4: 512a 1908180i bk5: 512a 1907707i bk6: 512a 1908359i bk7: 512a 1907935i bk8: 512a 1909988i bk9: 512a 1909575i bk10: 512a 1908726i bk11: 512a 1908211i bk12: 512a 1910319i bk13: 512a 1909983i bk14: 504a 1909909i bk15: 504a 1909556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62794, Miss = 1022, Miss_rate = 0.016, Pending_hits = 1124, Reservation_fails = 0
L2_cache_bank[1]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1083, Reservation_fails = 3
L2_cache_bank[2]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1073, Reservation_fails = 1
L2_cache_bank[3]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1065, Reservation_fails = 11
L2_cache_bank[4]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1056, Reservation_fails = 3
L2_cache_bank[5]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1066, Reservation_fails = 6
L2_cache_bank[6]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1058, Reservation_fails = 3
L2_cache_bank[7]: Access = 62738, Miss = 1020, Miss_rate = 0.016, Pending_hits = 531, Reservation_fails = 1
L2_total_cache_accesses = 588912
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 8056
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 538102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 550164
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2181996
icnt_total_pkts_simt_to_mem=743344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.295
	minimum = 6
	maximum = 1804
Network latency average = 107.815
	minimum = 6
	maximum = 1650
Slowest packet = 110aec
Flit latency average = 49.5291
	minimum = 6
	maximum = 1650
Slowest flit = 2ba3bd
Fragmentation average = 0.0203789
	minimum = 0
	maximum = 373
Injected packet rate average = 0.0124112
	minimum = 0 (at node 24)
	maximum = 0.0406925 (at node 1d)
Accepted packet rate average = 0.0124112
	minimum = 0 (at node 24)
	maximum = 0.0406925 (at node 1d)
Injected flit rate average = 0.0308246
	minimum = 0 (at node 24)
	maximum = 0.14751 (at node 1d)
Accepted flit rate average= 0.0308246
	minimum = 0 (at node 24)
	maximum = 0.0508656 (at node 1d)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 189.081 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1734.42 (13 samples)
Network latency average = 101.654 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1359.42 (13 samples)
Flit latency average = 46.7597 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1359.42 (13 samples)
Fragmentation average = 0.0209868 (13 samples)
	minimum = 0 (13 samples)
	maximum = 389.474 (13 samples)
Injected packet rate average = 0.011798 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0386847 (13 samples)
Accepted packet rate average = 0.011798 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0386847 (13 samples)
Injected flit rate average = 0.0293021 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.140243 (13 samples)
Accepted flit rate average = 0.0293021 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0483539 (13 samples)
Injected packet size average = 2.48365 (13 samples)
Accepted packet size average = 2.48365 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 47 min, 22 sec (10042 sec)
gpgpu_simulation_rate = 5895 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
Fault address : 0xc00ca
GHB MISS, adding to GHB at position 4c
Fault address : 0xc00d8
GHB MISS, adding to GHB at position 4d
Fault address : 0xc00e2
GHB MISS, adding to GHB at position 4e
Fault address : 0xc00f4
GHB MISS, adding to GHB at position 4f
