
SmartGuardRover.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080044bc  080044bc  000054bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800464c  0800464c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800464c  0800464c  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800464c  0800464c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800464c  0800464c  0000564c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004650  08004650  00005650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004654  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  080046bc  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  080046bc  00006284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c3d0  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e92  00000000  00000000  00012461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  000142f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a6a  00000000  00000000  00015050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187e5  00000000  00000000  00015aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e419  00000000  00000000  0002e29f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c5dd  00000000  00000000  0003c6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8c95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f3c  00000000  00000000  000c8cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000ccc14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080044a4 	.word	0x080044a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080044a4 	.word	0x080044a4

0800014c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	230a      	movs	r3, #10
 8000158:	2201      	movs	r2, #1
 800015a:	4804      	ldr	r0, [pc, #16]	@ (800016c <__io_putchar+0x20>)
 800015c:	f002 fbf2 	bl	8002944 <HAL_UART_Transmit>
    return ch;
 8000160:	687b      	ldr	r3, [r7, #4]
}
 8000162:	4618      	mov	r0, r3
 8000164:	3708      	adds	r7, #8
 8000166:	46bd      	mov	sp, r7
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	200000cc 	.word	0x200000cc

08000170 <LF>:
/* USER CODE BEGIN 0 */

// ==========================================
// [SECTION 1] 모터 제어 함수
// ==========================================
int LF(int dir){
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    switch(dir){
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2b02      	cmp	r3, #2
 800017c:	d020      	beq.n	80001c0 <LF+0x50>
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	2b02      	cmp	r3, #2
 8000182:	dc29      	bgt.n	80001d8 <LF+0x68>
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	2b00      	cmp	r3, #0
 8000188:	d00e      	beq.n	80001a8 <LF+0x38>
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2b01      	cmp	r3, #1
 800018e:	d123      	bne.n	80001d8 <LF+0x68>
        case 1: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break;
 8000190:	2201      	movs	r2, #1
 8000192:	2108      	movs	r1, #8
 8000194:	4813      	ldr	r0, [pc, #76]	@ (80001e4 <LF+0x74>)
 8000196:	f001 fc76 	bl	8001a86 <HAL_GPIO_WritePin>
 800019a:	2200      	movs	r2, #0
 800019c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001a0:	4811      	ldr	r0, [pc, #68]	@ (80001e8 <LF+0x78>)
 80001a2:	f001 fc70 	bl	8001a86 <HAL_GPIO_WritePin>
 80001a6:	e017      	b.n	80001d8 <LF+0x68>
        case 0: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1); break;
 80001a8:	2200      	movs	r2, #0
 80001aa:	2108      	movs	r1, #8
 80001ac:	480d      	ldr	r0, [pc, #52]	@ (80001e4 <LF+0x74>)
 80001ae:	f001 fc6a 	bl	8001a86 <HAL_GPIO_WritePin>
 80001b2:	2201      	movs	r2, #1
 80001b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001b8:	480b      	ldr	r0, [pc, #44]	@ (80001e8 <LF+0x78>)
 80001ba:	f001 fc64 	bl	8001a86 <HAL_GPIO_WritePin>
 80001be:	e00b      	b.n	80001d8 <LF+0x68>
        case 2: HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0); break;
 80001c0:	2200      	movs	r2, #0
 80001c2:	2108      	movs	r1, #8
 80001c4:	4807      	ldr	r0, [pc, #28]	@ (80001e4 <LF+0x74>)
 80001c6:	f001 fc5e 	bl	8001a86 <HAL_GPIO_WritePin>
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001d0:	4805      	ldr	r0, [pc, #20]	@ (80001e8 <LF+0x78>)
 80001d2:	f001 fc58 	bl	8001a86 <HAL_GPIO_WritePin>
 80001d6:	bf00      	nop
    } return 0;
 80001d8:	2300      	movs	r3, #0
}
 80001da:	4618      	mov	r0, r3
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010c00 	.word	0x40010c00
 80001e8:	40010800 	.word	0x40010800

080001ec <LB>:
int LB(int dir){
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
    switch(dir){
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2b02      	cmp	r3, #2
 80001f8:	d022      	beq.n	8000240 <LB+0x54>
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	2b02      	cmp	r3, #2
 80001fe:	dc2c      	bgt.n	800025a <LB+0x6e>
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d00f      	beq.n	8000226 <LB+0x3a>
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	2b01      	cmp	r3, #1
 800020a:	d126      	bne.n	800025a <LB+0x6e>
        case 1: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break;
 800020c:	2201      	movs	r2, #1
 800020e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000212:	4814      	ldr	r0, [pc, #80]	@ (8000264 <LB+0x78>)
 8000214:	f001 fc37 	bl	8001a86 <HAL_GPIO_WritePin>
 8000218:	2200      	movs	r2, #0
 800021a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800021e:	4812      	ldr	r0, [pc, #72]	@ (8000268 <LB+0x7c>)
 8000220:	f001 fc31 	bl	8001a86 <HAL_GPIO_WritePin>
 8000224:	e019      	b.n	800025a <LB+0x6e>
        case 0: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1); break;
 8000226:	2200      	movs	r2, #0
 8000228:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800022c:	480d      	ldr	r0, [pc, #52]	@ (8000264 <LB+0x78>)
 800022e:	f001 fc2a 	bl	8001a86 <HAL_GPIO_WritePin>
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000238:	480b      	ldr	r0, [pc, #44]	@ (8000268 <LB+0x7c>)
 800023a:	f001 fc24 	bl	8001a86 <HAL_GPIO_WritePin>
 800023e:	e00c      	b.n	800025a <LB+0x6e>
        case 2: HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0); break;
 8000240:	2200      	movs	r2, #0
 8000242:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000246:	4807      	ldr	r0, [pc, #28]	@ (8000264 <LB+0x78>)
 8000248:	f001 fc1d 	bl	8001a86 <HAL_GPIO_WritePin>
 800024c:	2200      	movs	r2, #0
 800024e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000252:	4805      	ldr	r0, [pc, #20]	@ (8000268 <LB+0x7c>)
 8000254:	f001 fc17 	bl	8001a86 <HAL_GPIO_WritePin>
 8000258:	bf00      	nop
    } return 0;
 800025a:	2300      	movs	r3, #0
}
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40010800 	.word	0x40010800
 8000268:	40010c00 	.word	0x40010c00

0800026c <RF>:
int RF(int dir){
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
    switch(dir){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b02      	cmp	r3, #2
 8000278:	d022      	beq.n	80002c0 <RF+0x54>
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2b02      	cmp	r3, #2
 800027e:	dc2c      	bgt.n	80002da <RF+0x6e>
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d00f      	beq.n	80002a6 <RF+0x3a>
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2b01      	cmp	r3, #1
 800028a:	d126      	bne.n	80002da <RF+0x6e>
        case 1: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break;
 800028c:	2201      	movs	r2, #1
 800028e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000292:	4814      	ldr	r0, [pc, #80]	@ (80002e4 <RF+0x78>)
 8000294:	f001 fbf7 	bl	8001a86 <HAL_GPIO_WritePin>
 8000298:	2200      	movs	r2, #0
 800029a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800029e:	4811      	ldr	r0, [pc, #68]	@ (80002e4 <RF+0x78>)
 80002a0:	f001 fbf1 	bl	8001a86 <HAL_GPIO_WritePin>
 80002a4:	e019      	b.n	80002da <RF+0x6e>
        case 0: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1); break;
 80002a6:	2200      	movs	r2, #0
 80002a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <RF+0x78>)
 80002ae:	f001 fbea 	bl	8001a86 <HAL_GPIO_WritePin>
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <RF+0x78>)
 80002ba:	f001 fbe4 	bl	8001a86 <HAL_GPIO_WritePin>
 80002be:	e00c      	b.n	80002da <RF+0x6e>
        case 2: HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0); break;
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002c6:	4807      	ldr	r0, [pc, #28]	@ (80002e4 <RF+0x78>)
 80002c8:	f001 fbdd 	bl	8001a86 <HAL_GPIO_WritePin>
 80002cc:	2200      	movs	r2, #0
 80002ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002d2:	4804      	ldr	r0, [pc, #16]	@ (80002e4 <RF+0x78>)
 80002d4:	f001 fbd7 	bl	8001a86 <HAL_GPIO_WritePin>
 80002d8:	bf00      	nop
    } return 0;
 80002da:	2300      	movs	r3, #0
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40010c00 	.word	0x40010c00

080002e8 <RB>:
int RB(int dir){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
    switch(dir){
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	d01e      	beq.n	8000334 <RB+0x4c>
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	2b02      	cmp	r3, #2
 80002fa:	dc26      	bgt.n	800034a <RB+0x62>
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d00d      	beq.n	800031e <RB+0x36>
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d120      	bne.n	800034a <RB+0x62>
        case 1: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break;
 8000308:	2201      	movs	r2, #1
 800030a:	2110      	movs	r1, #16
 800030c:	4811      	ldr	r0, [pc, #68]	@ (8000354 <RB+0x6c>)
 800030e:	f001 fbba 	bl	8001a86 <HAL_GPIO_WritePin>
 8000312:	2200      	movs	r2, #0
 8000314:	2120      	movs	r1, #32
 8000316:	480f      	ldr	r0, [pc, #60]	@ (8000354 <RB+0x6c>)
 8000318:	f001 fbb5 	bl	8001a86 <HAL_GPIO_WritePin>
 800031c:	e015      	b.n	800034a <RB+0x62>
        case 0: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1); break;
 800031e:	2200      	movs	r2, #0
 8000320:	2110      	movs	r1, #16
 8000322:	480c      	ldr	r0, [pc, #48]	@ (8000354 <RB+0x6c>)
 8000324:	f001 fbaf 	bl	8001a86 <HAL_GPIO_WritePin>
 8000328:	2201      	movs	r2, #1
 800032a:	2120      	movs	r1, #32
 800032c:	4809      	ldr	r0, [pc, #36]	@ (8000354 <RB+0x6c>)
 800032e:	f001 fbaa 	bl	8001a86 <HAL_GPIO_WritePin>
 8000332:	e00a      	b.n	800034a <RB+0x62>
        case 2: HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0); break;
 8000334:	2200      	movs	r2, #0
 8000336:	2110      	movs	r1, #16
 8000338:	4806      	ldr	r0, [pc, #24]	@ (8000354 <RB+0x6c>)
 800033a:	f001 fba4 	bl	8001a86 <HAL_GPIO_WritePin>
 800033e:	2200      	movs	r2, #0
 8000340:	2120      	movs	r1, #32
 8000342:	4804      	ldr	r0, [pc, #16]	@ (8000354 <RB+0x6c>)
 8000344:	f001 fb9f 	bl	8001a86 <HAL_GPIO_WritePin>
 8000348:	bf00      	nop
    } return 0;
 800034a:	2300      	movs	r3, #0
}
 800034c:	4618      	mov	r0, r3
 800034e:	3708      	adds	r7, #8
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	40010c00 	.word	0x40010c00

08000358 <TLF>:

int TLF(){ RF(1); RB(1); LF(2); LB(2); return 0; }
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
 800035c:	2001      	movs	r0, #1
 800035e:	f7ff ff85 	bl	800026c <RF>
 8000362:	2001      	movs	r0, #1
 8000364:	f7ff ffc0 	bl	80002e8 <RB>
 8000368:	2002      	movs	r0, #2
 800036a:	f7ff ff01 	bl	8000170 <LF>
 800036e:	2002      	movs	r0, #2
 8000370:	f7ff ff3c 	bl	80001ec <LB>
 8000374:	2300      	movs	r3, #0
 8000376:	4618      	mov	r0, r3
 8000378:	bd80      	pop	{r7, pc}

0800037a <TRF>:
int TRF(){ RF(2); RB(2); LF(1); LB(1); return 0; }
 800037a:	b580      	push	{r7, lr}
 800037c:	af00      	add	r7, sp, #0
 800037e:	2002      	movs	r0, #2
 8000380:	f7ff ff74 	bl	800026c <RF>
 8000384:	2002      	movs	r0, #2
 8000386:	f7ff ffaf 	bl	80002e8 <RB>
 800038a:	2001      	movs	r0, #1
 800038c:	f7ff fef0 	bl	8000170 <LF>
 8000390:	2001      	movs	r0, #1
 8000392:	f7ff ff2b 	bl	80001ec <LB>
 8000396:	2300      	movs	r3, #0
 8000398:	4618      	mov	r0, r3
 800039a:	bd80      	pop	{r7, pc}

0800039c <TLB>:
int TLB(){ RF(0); RB(0); LF(2); LB(2); return 0; }
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
 80003a0:	2000      	movs	r0, #0
 80003a2:	f7ff ff63 	bl	800026c <RF>
 80003a6:	2000      	movs	r0, #0
 80003a8:	f7ff ff9e 	bl	80002e8 <RB>
 80003ac:	2002      	movs	r0, #2
 80003ae:	f7ff fedf 	bl	8000170 <LF>
 80003b2:	2002      	movs	r0, #2
 80003b4:	f7ff ff1a 	bl	80001ec <LB>
 80003b8:	2300      	movs	r3, #0
 80003ba:	4618      	mov	r0, r3
 80003bc:	bd80      	pop	{r7, pc}

080003be <TRB>:
int TRB(){ RF(2); RB(2); LF(0); LB(0); return 0; }
 80003be:	b580      	push	{r7, lr}
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	2002      	movs	r0, #2
 80003c4:	f7ff ff52 	bl	800026c <RF>
 80003c8:	2002      	movs	r0, #2
 80003ca:	f7ff ff8d 	bl	80002e8 <RB>
 80003ce:	2000      	movs	r0, #0
 80003d0:	f7ff fece 	bl	8000170 <LF>
 80003d4:	2000      	movs	r0, #0
 80003d6:	f7ff ff09 	bl	80001ec <LB>
 80003da:	2300      	movs	r3, #0
 80003dc:	4618      	mov	r0, r3
 80003de:	bd80      	pop	{r7, pc}

080003e0 <LFRB>:
int LFRB(){ RF(0); RB(0); LF(1); LB(1); return 0; }
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
 80003e4:	2000      	movs	r0, #0
 80003e6:	f7ff ff41 	bl	800026c <RF>
 80003ea:	2000      	movs	r0, #0
 80003ec:	f7ff ff7c 	bl	80002e8 <RB>
 80003f0:	2001      	movs	r0, #1
 80003f2:	f7ff febd 	bl	8000170 <LF>
 80003f6:	2001      	movs	r0, #1
 80003f8:	f7ff fef8 	bl	80001ec <LB>
 80003fc:	2300      	movs	r3, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	bd80      	pop	{r7, pc}

08000402 <RFLB>:
int RFLB(){ RF(1); RB(1); LF(0); LB(0); return 0; }
 8000402:	b580      	push	{r7, lr}
 8000404:	af00      	add	r7, sp, #0
 8000406:	2001      	movs	r0, #1
 8000408:	f7ff ff30 	bl	800026c <RF>
 800040c:	2001      	movs	r0, #1
 800040e:	f7ff ff6b 	bl	80002e8 <RB>
 8000412:	2000      	movs	r0, #0
 8000414:	f7ff feac 	bl	8000170 <LF>
 8000418:	2000      	movs	r0, #0
 800041a:	f7ff fee7 	bl	80001ec <LB>
 800041e:	2300      	movs	r3, #0
 8000420:	4618      	mov	r0, r3
 8000422:	bd80      	pop	{r7, pc}

08000424 <MF>:

void MF() {
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8000428:	2201      	movs	r2, #1
 800042a:	2108      	movs	r1, #8
 800042c:	4816      	ldr	r0, [pc, #88]	@ (8000488 <MF+0x64>)
 800042e:	f001 fb2a 	bl	8001a86 <HAL_GPIO_WritePin>
 8000432:	2200      	movs	r2, #0
 8000434:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000438:	4814      	ldr	r0, [pc, #80]	@ (800048c <MF+0x68>)
 800043a:	f001 fb24 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 800043e:	2201      	movs	r2, #1
 8000440:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000444:	4810      	ldr	r0, [pc, #64]	@ (8000488 <MF+0x64>)
 8000446:	f001 fb1e 	bl	8001a86 <HAL_GPIO_WritePin>
 800044a:	2200      	movs	r2, #0
 800044c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000450:	480d      	ldr	r0, [pc, #52]	@ (8000488 <MF+0x64>)
 8000452:	f001 fb18 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000456:	2201      	movs	r2, #1
 8000458:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800045c:	480b      	ldr	r0, [pc, #44]	@ (800048c <MF+0x68>)
 800045e:	f001 fb12 	bl	8001a86 <HAL_GPIO_WritePin>
 8000462:	2200      	movs	r2, #0
 8000464:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000468:	4807      	ldr	r0, [pc, #28]	@ (8000488 <MF+0x64>)
 800046a:	f001 fb0c 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 800046e:	2201      	movs	r2, #1
 8000470:	2110      	movs	r1, #16
 8000472:	4805      	ldr	r0, [pc, #20]	@ (8000488 <MF+0x64>)
 8000474:	f001 fb07 	bl	8001a86 <HAL_GPIO_WritePin>
 8000478:	2200      	movs	r2, #0
 800047a:	2120      	movs	r1, #32
 800047c:	4802      	ldr	r0, [pc, #8]	@ (8000488 <MF+0x64>)
 800047e:	f001 fb02 	bl	8001a86 <HAL_GPIO_WritePin>
}
 8000482:	bf00      	nop
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	40010c00 	.word	0x40010c00
 800048c:	40010800 	.word	0x40010800

08000490 <MB>:
void MB() {
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 8000494:	2200      	movs	r2, #0
 8000496:	2108      	movs	r1, #8
 8000498:	4816      	ldr	r0, [pc, #88]	@ (80004f4 <MB+0x64>)
 800049a:	f001 faf4 	bl	8001a86 <HAL_GPIO_WritePin>
 800049e:	2201      	movs	r2, #1
 80004a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004a4:	4814      	ldr	r0, [pc, #80]	@ (80004f8 <MB+0x68>)
 80004a6:	f001 faee 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 80004aa:	2200      	movs	r2, #0
 80004ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004b0:	4810      	ldr	r0, [pc, #64]	@ (80004f4 <MB+0x64>)
 80004b2:	f001 fae8 	bl	8001a86 <HAL_GPIO_WritePin>
 80004b6:	2201      	movs	r2, #1
 80004b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004bc:	480d      	ldr	r0, [pc, #52]	@ (80004f4 <MB+0x64>)
 80004be:	f001 fae2 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004c8:	480b      	ldr	r0, [pc, #44]	@ (80004f8 <MB+0x68>)
 80004ca:	f001 fadc 	bl	8001a86 <HAL_GPIO_WritePin>
 80004ce:	2201      	movs	r2, #1
 80004d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004d4:	4807      	ldr	r0, [pc, #28]	@ (80004f4 <MB+0x64>)
 80004d6:	f001 fad6 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 80004da:	2200      	movs	r2, #0
 80004dc:	2110      	movs	r1, #16
 80004de:	4805      	ldr	r0, [pc, #20]	@ (80004f4 <MB+0x64>)
 80004e0:	f001 fad1 	bl	8001a86 <HAL_GPIO_WritePin>
 80004e4:	2201      	movs	r2, #1
 80004e6:	2120      	movs	r1, #32
 80004e8:	4802      	ldr	r0, [pc, #8]	@ (80004f4 <MB+0x64>)
 80004ea:	f001 facc 	bl	8001a86 <HAL_GPIO_WritePin>
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40010c00 	.word	0x40010c00
 80004f8:	40010800 	.word	0x40010800

080004fc <ML>:
void ML() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8000500:	2200      	movs	r2, #0
 8000502:	2108      	movs	r1, #8
 8000504:	4816      	ldr	r0, [pc, #88]	@ (8000560 <ML+0x64>)
 8000506:	f001 fabe 	bl	8001a86 <HAL_GPIO_WritePin>
 800050a:	2200      	movs	r2, #0
 800050c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000510:	4814      	ldr	r0, [pc, #80]	@ (8000564 <ML+0x68>)
 8000512:	f001 fab8 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000516:	2201      	movs	r2, #1
 8000518:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800051c:	4810      	ldr	r0, [pc, #64]	@ (8000560 <ML+0x64>)
 800051e:	f001 fab2 	bl	8001a86 <HAL_GPIO_WritePin>
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000528:	480d      	ldr	r0, [pc, #52]	@ (8000560 <ML+0x64>)
 800052a:	f001 faac 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 800052e:	2200      	movs	r2, #0
 8000530:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000534:	480b      	ldr	r0, [pc, #44]	@ (8000564 <ML+0x68>)
 8000536:	f001 faa6 	bl	8001a86 <HAL_GPIO_WritePin>
 800053a:	2200      	movs	r2, #0
 800053c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000540:	4807      	ldr	r0, [pc, #28]	@ (8000560 <ML+0x64>)
 8000542:	f001 faa0 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000546:	2201      	movs	r2, #1
 8000548:	2110      	movs	r1, #16
 800054a:	4805      	ldr	r0, [pc, #20]	@ (8000560 <ML+0x64>)
 800054c:	f001 fa9b 	bl	8001a86 <HAL_GPIO_WritePin>
 8000550:	2200      	movs	r2, #0
 8000552:	2120      	movs	r1, #32
 8000554:	4802      	ldr	r0, [pc, #8]	@ (8000560 <ML+0x64>)
 8000556:	f001 fa96 	bl	8001a86 <HAL_GPIO_WritePin>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40010c00 	.word	0x40010c00
 8000564:	40010800 	.word	0x40010800

08000568 <MR>:
void MR() {
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800056c:	2201      	movs	r2, #1
 800056e:	2108      	movs	r1, #8
 8000570:	4816      	ldr	r0, [pc, #88]	@ (80005cc <MR+0x64>)
 8000572:	f001 fa88 	bl	8001a86 <HAL_GPIO_WritePin>
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800057c:	4814      	ldr	r0, [pc, #80]	@ (80005d0 <MR+0x68>)
 800057e:	f001 fa82 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000588:	4810      	ldr	r0, [pc, #64]	@ (80005cc <MR+0x64>)
 800058a:	f001 fa7c 	bl	8001a86 <HAL_GPIO_WritePin>
 800058e:	2200      	movs	r2, #0
 8000590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000594:	480d      	ldr	r0, [pc, #52]	@ (80005cc <MR+0x64>)
 8000596:	f001 fa76 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 800059a:	2201      	movs	r2, #1
 800059c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005a0:	480b      	ldr	r0, [pc, #44]	@ (80005d0 <MR+0x68>)
 80005a2:	f001 fa70 	bl	8001a86 <HAL_GPIO_WritePin>
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ac:	4807      	ldr	r0, [pc, #28]	@ (80005cc <MR+0x64>)
 80005ae:	f001 fa6a 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2110      	movs	r1, #16
 80005b6:	4805      	ldr	r0, [pc, #20]	@ (80005cc <MR+0x64>)
 80005b8:	f001 fa65 	bl	8001a86 <HAL_GPIO_WritePin>
 80005bc:	2200      	movs	r2, #0
 80005be:	2120      	movs	r1, #32
 80005c0:	4802      	ldr	r0, [pc, #8]	@ (80005cc <MR+0x64>)
 80005c2:	f001 fa60 	bl	8001a86 <HAL_GPIO_WritePin>
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40010c00 	.word	0x40010c00
 80005d0:	40010800 	.word	0x40010800

080005d4 <ST>:
void ST() {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80005d8:	2200      	movs	r2, #0
 80005da:	2108      	movs	r1, #8
 80005dc:	4816      	ldr	r0, [pc, #88]	@ (8000638 <ST+0x64>)
 80005de:	f001 fa52 	bl	8001a86 <HAL_GPIO_WritePin>
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005e8:	4814      	ldr	r0, [pc, #80]	@ (800063c <ST+0x68>)
 80005ea:	f001 fa4c 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f4:	4810      	ldr	r0, [pc, #64]	@ (8000638 <ST+0x64>)
 80005f6:	f001 fa46 	bl	8001a86 <HAL_GPIO_WritePin>
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000600:	480d      	ldr	r0, [pc, #52]	@ (8000638 <ST+0x64>)
 8000602:	f001 fa40 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000606:	2200      	movs	r2, #0
 8000608:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800060c:	480b      	ldr	r0, [pc, #44]	@ (800063c <ST+0x68>)
 800060e:	f001 fa3a 	bl	8001a86 <HAL_GPIO_WritePin>
 8000612:	2200      	movs	r2, #0
 8000614:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000618:	4807      	ldr	r0, [pc, #28]	@ (8000638 <ST+0x64>)
 800061a:	f001 fa34 	bl	8001a86 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	2110      	movs	r1, #16
 8000622:	4805      	ldr	r0, [pc, #20]	@ (8000638 <ST+0x64>)
 8000624:	f001 fa2f 	bl	8001a86 <HAL_GPIO_WritePin>
 8000628:	2200      	movs	r2, #0
 800062a:	2120      	movs	r1, #32
 800062c:	4802      	ldr	r0, [pc, #8]	@ (8000638 <ST+0x64>)
 800062e:	f001 fa2a 	bl	8001a86 <HAL_GPIO_WritePin>
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40010c00 	.word	0x40010c00
 800063c:	40010800 	.word	0x40010800

08000640 <HAL_UART_RxCpltCallback>:

// ==========================================
// [SECTION 2] UART 인터럽트
// ==========================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a5d      	ldr	r2, [pc, #372]	@ (80007c4 <HAL_UART_RxCpltCallback+0x184>)
 800064e:	4293      	cmp	r3, r2
 8000650:	f040 80b4 	bne.w	80007bc <HAL_UART_RxCpltCallback+0x17c>
    {
        HAL_UART_Transmit(&huart2, &rx_data, 1, 10); // 에코
 8000654:	230a      	movs	r3, #10
 8000656:	2201      	movs	r2, #1
 8000658:	495b      	ldr	r1, [pc, #364]	@ (80007c8 <HAL_UART_RxCpltCallback+0x188>)
 800065a:	485c      	ldr	r0, [pc, #368]	@ (80007cc <HAL_UART_RxCpltCallback+0x18c>)
 800065c:	f002 f972 	bl	8002944 <HAL_UART_Transmit>

        if (is_avoiding == 0)
 8000660:	4b5b      	ldr	r3, [pc, #364]	@ (80007d0 <HAL_UART_RxCpltCallback+0x190>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	f040 80a3 	bne.w	80007b2 <HAL_UART_RxCpltCallback+0x172>
        {
            last_cmd_time = HAL_GetTick();
 800066c:	f000 fe82 	bl	8001374 <HAL_GetTick>
 8000670:	4603      	mov	r3, r0
 8000672:	4a58      	ldr	r2, [pc, #352]	@ (80007d4 <HAL_UART_RxCpltCallback+0x194>)
 8000674:	6013      	str	r3, [r2, #0]

            switch (rx_data) {
 8000676:	4b54      	ldr	r3, [pc, #336]	@ (80007c8 <HAL_UART_RxCpltCallback+0x188>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	3b41      	subs	r3, #65	@ 0x41
 800067c:	2b39      	cmp	r3, #57	@ 0x39
 800067e:	f200 8095 	bhi.w	80007ac <HAL_UART_RxCpltCallback+0x16c>
 8000682:	a201      	add	r2, pc, #4	@ (adr r2, 8000688 <HAL_UART_RxCpltCallback+0x48>)
 8000684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000688:	08000777 	.word	0x08000777
 800068c:	080007ad 	.word	0x080007ad
 8000690:	0800079b 	.word	0x0800079b
 8000694:	0800077d 	.word	0x0800077d
 8000698:	0800078f 	.word	0x0800078f
 800069c:	080007ad 	.word	0x080007ad
 80006a0:	080007ad 	.word	0x080007ad
 80006a4:	080007ad 	.word	0x080007ad
 80006a8:	080007ad 	.word	0x080007ad
 80006ac:	080007ad 	.word	0x080007ad
 80006b0:	080007ad 	.word	0x080007ad
 80006b4:	080007ad 	.word	0x080007ad
 80006b8:	080007ad 	.word	0x080007ad
 80006bc:	080007ad 	.word	0x080007ad
 80006c0:	080007ad 	.word	0x080007ad
 80006c4:	080007ad 	.word	0x080007ad
 80006c8:	08000789 	.word	0x08000789
 80006cc:	080007a1 	.word	0x080007a1
 80006d0:	08000783 	.word	0x08000783
 80006d4:	080007a7 	.word	0x080007a7
 80006d8:	080007ad 	.word	0x080007ad
 80006dc:	080007ad 	.word	0x080007ad
 80006e0:	08000771 	.word	0x08000771
 80006e4:	080007ad 	.word	0x080007ad
 80006e8:	080007ad 	.word	0x080007ad
 80006ec:	08000795 	.word	0x08000795
 80006f0:	080007ad 	.word	0x080007ad
 80006f4:	080007ad 	.word	0x080007ad
 80006f8:	080007ad 	.word	0x080007ad
 80006fc:	080007ad 	.word	0x080007ad
 8000700:	080007ad 	.word	0x080007ad
 8000704:	080007ad 	.word	0x080007ad
 8000708:	08000777 	.word	0x08000777
 800070c:	080007ad 	.word	0x080007ad
 8000710:	0800079b 	.word	0x0800079b
 8000714:	0800077d 	.word	0x0800077d
 8000718:	0800078f 	.word	0x0800078f
 800071c:	080007ad 	.word	0x080007ad
 8000720:	080007ad 	.word	0x080007ad
 8000724:	080007ad 	.word	0x080007ad
 8000728:	080007ad 	.word	0x080007ad
 800072c:	080007ad 	.word	0x080007ad
 8000730:	080007ad 	.word	0x080007ad
 8000734:	080007ad 	.word	0x080007ad
 8000738:	080007ad 	.word	0x080007ad
 800073c:	080007ad 	.word	0x080007ad
 8000740:	080007ad 	.word	0x080007ad
 8000744:	080007ad 	.word	0x080007ad
 8000748:	08000789 	.word	0x08000789
 800074c:	080007a1 	.word	0x080007a1
 8000750:	08000783 	.word	0x08000783
 8000754:	080007a7 	.word	0x080007a7
 8000758:	080007ad 	.word	0x080007ad
 800075c:	080007ad 	.word	0x080007ad
 8000760:	08000771 	.word	0x08000771
 8000764:	080007ad 	.word	0x080007ad
 8000768:	080007ad 	.word	0x080007ad
 800076c:	08000795 	.word	0x08000795
                case 'W': case 'w': MF(); break;
 8000770:	f7ff fe58 	bl	8000424 <MF>
 8000774:	e01d      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'A': case 'a': ML(); break;
 8000776:	f7ff fec1 	bl	80004fc <ML>
 800077a:	e01a      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'D': case 'd': MR(); break;
 800077c:	f7ff fef4 	bl	8000568 <MR>
 8000780:	e017      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'S': case 's': MB(); break;
 8000782:	f7ff fe85 	bl	8000490 <MB>
 8000786:	e014      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'Q': case 'q': TLF(); break;
 8000788:	f7ff fde6 	bl	8000358 <TLF>
 800078c:	e011      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'E': case 'e': TRF(); break;
 800078e:	f7ff fdf4 	bl	800037a <TRF>
 8000792:	e00e      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'Z': case 'z': TLB(); break;
 8000794:	f7ff fe02 	bl	800039c <TLB>
 8000798:	e00b      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'C': case 'c': TRB(); break;
 800079a:	f7ff fe10 	bl	80003be <TRB>
 800079e:	e008      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'R': case 'r': LFRB(); break;
 80007a0:	f7ff fe1e 	bl	80003e0 <LFRB>
 80007a4:	e005      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                case 'T': case 't': RFLB(); break;
 80007a6:	f7ff fe2c 	bl	8000402 <RFLB>
 80007aa:	e002      	b.n	80007b2 <HAL_UART_RxCpltCallback+0x172>
                default: ST(); break;
 80007ac:	f7ff ff12 	bl	80005d4 <ST>
 80007b0:	bf00      	nop
            }
        }
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 80007b2:	2201      	movs	r2, #1
 80007b4:	4904      	ldr	r1, [pc, #16]	@ (80007c8 <HAL_UART_RxCpltCallback+0x188>)
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <HAL_UART_RxCpltCallback+0x18c>)
 80007b8:	f002 f94f 	bl	8002a5a <HAL_UART_Receive_IT>
    }
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40004400 	.word	0x40004400
 80007c8:	20000114 	.word	0x20000114
 80007cc:	200000cc 	.word	0x200000cc
 80007d0:	2000012c 	.word	0x2000012c
 80007d4:	20000128 	.word	0x20000128

080007d8 <Avoid_Obstacle_Routine>:

// ==========================================
// [SECTION 3] 회피 알고리즘
// ==========================================
void Avoid_Obstacle_Routine(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
    is_avoiding = 1;
 80007de:	4b61      	ldr	r3, [pc, #388]	@ (8000964 <Avoid_Obstacle_Routine+0x18c>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
    ST();
 80007e4:	f7ff fef6 	bl	80005d4 <ST>
    printf("\r\n[!] Obstacle! Checking IR (PB1, PC3)...\r\n");
 80007e8:	485f      	ldr	r0, [pc, #380]	@ (8000968 <Avoid_Obstacle_Routine+0x190>)
 80007ea:	f002 ffef 	bl	80037cc <puts>
    HAL_Delay(300); // 정지 후 안정화
 80007ee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007f2:	f000 fdc9 	bl	8001388 <HAL_Delay>

    // IR 센서 값 읽기 (0: 감지됨, 1: 없음)
    int ir1_blocked = (HAL_GPIO_ReadPin(IR1_PORT, IR1_PIN) == 0);
 80007f6:	2102      	movs	r1, #2
 80007f8:	485c      	ldr	r0, [pc, #368]	@ (800096c <Avoid_Obstacle_Routine+0x194>)
 80007fa:	f001 f92d 	bl	8001a58 <HAL_GPIO_ReadPin>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	bf0c      	ite	eq
 8000804:	2301      	moveq	r3, #1
 8000806:	2300      	movne	r3, #0
 8000808:	b2db      	uxtb	r3, r3
 800080a:	60bb      	str	r3, [r7, #8]
    int ir2_blocked = (HAL_GPIO_ReadPin(IR2_PORT, IR2_PIN) == 0);
 800080c:	2108      	movs	r1, #8
 800080e:	4858      	ldr	r0, [pc, #352]	@ (8000970 <Avoid_Obstacle_Routine+0x198>)
 8000810:	f001 f922 	bl	8001a58 <HAL_GPIO_ReadPin>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	bf0c      	ite	eq
 800081a:	2301      	moveq	r3, #1
 800081c:	2300      	movne	r3, #0
 800081e:	b2db      	uxtb	r3, r3
 8000820:	607b      	str	r3, [r7, #4]

    printf("IR Status -> IR1: %d, IR2: %d\r\n", ir1_blocked, ir2_blocked);
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	68b9      	ldr	r1, [r7, #8]
 8000826:	4853      	ldr	r0, [pc, #332]	@ (8000974 <Avoid_Obstacle_Routine+0x19c>)
 8000828:	f002 ff68 	bl	80036fc <iprintf>

    int turn_dir = 0; // 0: 우회전(기본), 1: 좌회전
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]

    // 상황별 회피 방향 결정
    if (ir1_blocked && ir2_blocked) { // 둘 다 막힘
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d00e      	beq.n	8000854 <Avoid_Obstacle_Routine+0x7c>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d00b      	beq.n	8000854 <Avoid_Obstacle_Routine+0x7c>
        printf("Trapped! Backing up...\r\n");
 800083c:	484e      	ldr	r0, [pc, #312]	@ (8000978 <Avoid_Obstacle_Routine+0x1a0>)
 800083e:	f002 ffc5 	bl	80037cc <puts>
        MB(); HAL_Delay(500);
 8000842:	f7ff fe25 	bl	8000490 <MB>
 8000846:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800084a:	f000 fd9d 	bl	8001388 <HAL_Delay>
        turn_dir = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	e016      	b.n	8000882 <Avoid_Obstacle_Routine+0xaa>
    }
    else if (ir1_blocked) { // IR1 막힘 -> 반대로 회전
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d005      	beq.n	8000866 <Avoid_Obstacle_Routine+0x8e>
        printf("IR1 Blocked -> Avoid\r\n");
 800085a:	4848      	ldr	r0, [pc, #288]	@ (800097c <Avoid_Obstacle_Routine+0x1a4>)
 800085c:	f002 ffb6 	bl	80037cc <puts>
        turn_dir = 0; // IR1이 왼쪽이면 우회전
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	e00d      	b.n	8000882 <Avoid_Obstacle_Routine+0xaa>
    }
    else if (ir2_blocked) { // IR2 막힘 -> 반대로 회전
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d005      	beq.n	8000878 <Avoid_Obstacle_Routine+0xa0>
        printf("IR2 Blocked -> Avoid\r\n");
 800086c:	4844      	ldr	r0, [pc, #272]	@ (8000980 <Avoid_Obstacle_Routine+0x1a8>)
 800086e:	f002 ffad 	bl	80037cc <puts>
        turn_dir = 1; // IR2가 오른쪽이면 좌회전
 8000872:	2301      	movs	r3, #1
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	e004      	b.n	8000882 <Avoid_Obstacle_Routine+0xaa>
    }
    else { // 앞만 막힘 (IR은 뚫림)
        printf("Only Front Blocked -> Default Turn\r\n");
 8000878:	4842      	ldr	r0, [pc, #264]	@ (8000984 <Avoid_Obstacle_Routine+0x1ac>)
 800087a:	f002 ffa7 	bl	80037cc <puts>
        turn_dir = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
    }

    // 회전 시작
    if (turn_dir == 0) RFLB(); else LFRB();
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <Avoid_Obstacle_Routine+0xb6>
 8000888:	f7ff fdbb 	bl	8000402 <RFLB>
 800088c:	e001      	b.n	8000892 <Avoid_Obstacle_Routine+0xba>
 800088e:	f7ff fda7 	bl	80003e0 <LFRB>

    // 초음파 감시 루프 (뚫릴 때까지 회전)
    while (1)
    {
        trig1(); echo_time1 = echo1();
 8000892:	f000 f8ab 	bl	80009ec <trig1>
 8000896:	f000 f8bd 	bl	8000a14 <echo1>
 800089a:	4603      	mov	r3, r0
 800089c:	4a3a      	ldr	r2, [pc, #232]	@ (8000988 <Avoid_Obstacle_Routine+0x1b0>)
 800089e:	6013      	str	r3, [r2, #0]
        dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999;
 80008a0:	4b39      	ldr	r3, [pc, #228]	@ (8000988 <Avoid_Obstacle_Routine+0x1b0>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d00f      	beq.n	80008c8 <Avoid_Obstacle_Routine+0xf0>
 80008a8:	4b37      	ldr	r3, [pc, #220]	@ (8000988 <Avoid_Obstacle_Routine+0x1b0>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d809      	bhi.n	80008c8 <Avoid_Obstacle_Routine+0xf0>
 80008b4:	4b34      	ldr	r3, [pc, #208]	@ (8000988 <Avoid_Obstacle_Routine+0x1b0>)
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	4613      	mov	r3, r2
 80008ba:	011b      	lsls	r3, r3, #4
 80008bc:	4413      	add	r3, r2
 80008be:	4a33      	ldr	r2, [pc, #204]	@ (800098c <Avoid_Obstacle_Routine+0x1b4>)
 80008c0:	fba2 2303 	umull	r2, r3, r2, r3
 80008c4:	095b      	lsrs	r3, r3, #5
 80008c6:	e001      	b.n	80008cc <Avoid_Obstacle_Routine+0xf4>
 80008c8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80008cc:	4a30      	ldr	r2, [pc, #192]	@ (8000990 <Avoid_Obstacle_Routine+0x1b8>)
 80008ce:	6013      	str	r3, [r2, #0]

        delay_us(2000);
 80008d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008d4:	f000 f872 	bl	80009bc <delay_us>

        trig2(); echo_time2 = echo2();
 80008d8:	f000 f8da 	bl	8000a90 <trig2>
 80008dc:	f000 f8ee 	bl	8000abc <echo2>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a2c      	ldr	r2, [pc, #176]	@ (8000994 <Avoid_Obstacle_Routine+0x1bc>)
 80008e4:	6013      	str	r3, [r2, #0]
        dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 80008e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000994 <Avoid_Obstacle_Routine+0x1bc>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d00f      	beq.n	800090e <Avoid_Obstacle_Routine+0x136>
 80008ee:	4b29      	ldr	r3, [pc, #164]	@ (8000994 <Avoid_Obstacle_Routine+0x1bc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d809      	bhi.n	800090e <Avoid_Obstacle_Routine+0x136>
 80008fa:	4b26      	ldr	r3, [pc, #152]	@ (8000994 <Avoid_Obstacle_Routine+0x1bc>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	4613      	mov	r3, r2
 8000900:	011b      	lsls	r3, r3, #4
 8000902:	4413      	add	r3, r2
 8000904:	4a21      	ldr	r2, [pc, #132]	@ (800098c <Avoid_Obstacle_Routine+0x1b4>)
 8000906:	fba2 2303 	umull	r2, r3, r2, r3
 800090a:	095b      	lsrs	r3, r3, #5
 800090c:	e001      	b.n	8000912 <Avoid_Obstacle_Routine+0x13a>
 800090e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000912:	4a21      	ldr	r2, [pc, #132]	@ (8000998 <Avoid_Obstacle_Routine+0x1c0>)
 8000914:	6013      	str	r3, [r2, #0]

        // 히스테리시스: 20cm 이상이면 안전
        if (dist1 > 200 && dist2 > 200)
 8000916:	4b1e      	ldr	r3, [pc, #120]	@ (8000990 <Avoid_Obstacle_Routine+0x1b8>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2bc8      	cmp	r3, #200	@ 0xc8
 800091c:	dd0c      	ble.n	8000938 <Avoid_Obstacle_Routine+0x160>
 800091e:	4b1e      	ldr	r3, [pc, #120]	@ (8000998 <Avoid_Obstacle_Routine+0x1c0>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2bc8      	cmp	r3, #200	@ 0xc8
 8000924:	dd08      	ble.n	8000938 <Avoid_Obstacle_Routine+0x160>
        {
            printf("Path Clear! (D1:%d D2:%d)\r\n", dist1, dist2);
 8000926:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <Avoid_Obstacle_Routine+0x1b8>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a1b      	ldr	r2, [pc, #108]	@ (8000998 <Avoid_Obstacle_Routine+0x1c0>)
 800092c:	6812      	ldr	r2, [r2, #0]
 800092e:	4619      	mov	r1, r3
 8000930:	481a      	ldr	r0, [pc, #104]	@ (800099c <Avoid_Obstacle_Routine+0x1c4>)
 8000932:	f002 fee3 	bl	80036fc <iprintf>
            break;
 8000936:	e003      	b.n	8000940 <Avoid_Obstacle_Routine+0x168>
        }
        HAL_Delay(50);
 8000938:	2032      	movs	r0, #50	@ 0x32
 800093a:	f000 fd25 	bl	8001388 <HAL_Delay>
        trig1(); echo_time1 = echo1();
 800093e:	e7a8      	b.n	8000892 <Avoid_Obstacle_Routine+0xba>
    }

    ST();
 8000940:	f7ff fe48 	bl	80005d4 <ST>
    printf("Manual Control Restored.\r\n");
 8000944:	4816      	ldr	r0, [pc, #88]	@ (80009a0 <Avoid_Obstacle_Routine+0x1c8>)
 8000946:	f002 ff41 	bl	80037cc <puts>
    last_cmd_time = HAL_GetTick();
 800094a:	f000 fd13 	bl	8001374 <HAL_GetTick>
 800094e:	4603      	mov	r3, r0
 8000950:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <Avoid_Obstacle_Routine+0x1cc>)
 8000952:	6013      	str	r3, [r2, #0]
    is_avoiding = 0;
 8000954:	4b03      	ldr	r3, [pc, #12]	@ (8000964 <Avoid_Obstacle_Routine+0x18c>)
 8000956:	2200      	movs	r2, #0
 8000958:	701a      	strb	r2, [r3, #0]
}
 800095a:	bf00      	nop
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	2000012c 	.word	0x2000012c
 8000968:	080044bc 	.word	0x080044bc
 800096c:	40010c00 	.word	0x40010c00
 8000970:	40011000 	.word	0x40011000
 8000974:	080044e8 	.word	0x080044e8
 8000978:	08004508 	.word	0x08004508
 800097c:	08004520 	.word	0x08004520
 8000980:	08004538 	.word	0x08004538
 8000984:	08004550 	.word	0x08004550
 8000988:	20000118 	.word	0x20000118
 800098c:	51eb851f 	.word	0x51eb851f
 8000990:	20000120 	.word	0x20000120
 8000994:	2000011c 	.word	0x2000011c
 8000998:	20000124 	.word	0x20000124
 800099c:	08004574 	.word	0x08004574
 80009a0:	08004590 	.word	0x08004590
 80009a4:	20000128 	.word	0x20000128

080009a8 <timer_start>:

// ==========================================
// [SECTION 4] 초음파 센서 함수
// ==========================================
void timer_start(void) { HAL_TIM_Base_Start(&htim2); }
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	4802      	ldr	r0, [pc, #8]	@ (80009b8 <timer_start+0x10>)
 80009ae:	f001 fd05 	bl	80023bc <HAL_TIM_Base_Start>
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000084 	.word	0x20000084

080009bc <delay_us>:
void delay_us(uint16_t us) {
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	80fb      	strh	r3, [r7, #6]
   __HAL_TIM_SET_COUNTER(&htim2, 0);
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <delay_us+0x2c>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	@ 0x24
   while((__HAL_TIM_GET_COUNTER(&htim2)) < us);
 80009ce:	bf00      	nop
 80009d0:	4b05      	ldr	r3, [pc, #20]	@ (80009e8 <delay_us+0x2c>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80009d6:	88fb      	ldrh	r3, [r7, #6]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d3f9      	bcc.n	80009d0 <delay_us+0x14>
}
 80009dc:	bf00      	nop
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr
 80009e8:	20000084 	.word	0x20000084

080009ec <trig1>:
void trig1(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, HIGH);
 80009f0:	2201      	movs	r2, #1
 80009f2:	2180      	movs	r1, #128	@ 0x80
 80009f4:	4806      	ldr	r0, [pc, #24]	@ (8000a10 <trig1+0x24>)
 80009f6:	f001 f846 	bl	8001a86 <HAL_GPIO_WritePin>
   delay_us(10); HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, LOW);
 80009fa:	200a      	movs	r0, #10
 80009fc:	f7ff ffde 	bl	80009bc <delay_us>
 8000a00:	2200      	movs	r2, #0
 8000a02:	2180      	movs	r1, #128	@ 0x80
 8000a04:	4802      	ldr	r0, [pc, #8]	@ (8000a10 <trig1+0x24>)
 8000a06:	f001 f83e 	bl	8001a86 <HAL_GPIO_WritePin>
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40011000 	.word	0x40011000

08000a14 <echo1>:
long unsigned int echo1(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
   long unsigned int echo = 0; int timeout = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
   while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; }
 8000a22:	e009      	b.n	8000a38 <echo1+0x24>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	3301      	adds	r3, #1
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a30:	4293      	cmp	r3, r2
 8000a32:	dd01      	ble.n	8000a38 <echo1+0x24>
 8000a34:	2300      	movs	r3, #0
 8000a36:	e023      	b.n	8000a80 <echo1+0x6c>
 8000a38:	2101      	movs	r1, #1
 8000a3a:	4813      	ldr	r0, [pc, #76]	@ (8000a88 <echo1+0x74>)
 8000a3c:	f001 f80c 	bl	8001a58 <HAL_GPIO_ReadPin>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d0ee      	beq.n	8000a24 <echo1+0x10>
   __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0;
 8000a46:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <echo1+0x78>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	@ 0x24
 8000a4e:	2300      	movs	r3, #0
 8000a50:	607b      	str	r3, [r7, #4]
   while(HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; }
 8000a52:	e009      	b.n	8000a68 <echo1+0x54>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3301      	adds	r3, #1
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000a60:	4293      	cmp	r3, r2
 8000a62:	dd01      	ble.n	8000a68 <echo1+0x54>
 8000a64:	2300      	movs	r3, #0
 8000a66:	e00b      	b.n	8000a80 <echo1+0x6c>
 8000a68:	2101      	movs	r1, #1
 8000a6a:	4807      	ldr	r0, [pc, #28]	@ (8000a88 <echo1+0x74>)
 8000a6c:	f000 fff4 	bl	8001a58 <HAL_GPIO_ReadPin>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d0ee      	beq.n	8000a54 <echo1+0x40>
   echo = __HAL_TIM_GET_COUNTER(&htim2); return echo;
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <echo1+0x78>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	683b      	ldr	r3, [r7, #0]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40010c00 	.word	0x40010c00
 8000a8c:	20000084 	.word	0x20000084

08000a90 <trig2>:
void trig2(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, HIGH);
 8000a94:	2201      	movs	r2, #1
 8000a96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9a:	4807      	ldr	r0, [pc, #28]	@ (8000ab8 <trig2+0x28>)
 8000a9c:	f000 fff3 	bl	8001a86 <HAL_GPIO_WritePin>
   delay_us(10); HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, LOW);
 8000aa0:	200a      	movs	r0, #10
 8000aa2:	f7ff ff8b 	bl	80009bc <delay_us>
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aac:	4802      	ldr	r0, [pc, #8]	@ (8000ab8 <trig2+0x28>)
 8000aae:	f000 ffea 	bl	8001a86 <HAL_GPIO_WritePin>
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40010800 	.word	0x40010800

08000abc <echo2>:
long unsigned int echo2(void) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
   long unsigned int echo = 0; int timeout = 0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
   while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == LOW) { timeout++; if(timeout > 5000) return 0; }
 8000aca:	e009      	b.n	8000ae0 <echo2+0x24>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	dd01      	ble.n	8000ae0 <echo2+0x24>
 8000adc:	2300      	movs	r3, #0
 8000ade:	e023      	b.n	8000b28 <echo2+0x6c>
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	4813      	ldr	r0, [pc, #76]	@ (8000b30 <echo2+0x74>)
 8000ae4:	f000 ffb8 	bl	8001a58 <HAL_GPIO_ReadPin>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0ee      	beq.n	8000acc <echo2+0x10>
   __HAL_TIM_SET_COUNTER(&htim2, 0); timeout = 0;
 8000aee:	4b11      	ldr	r3, [pc, #68]	@ (8000b34 <echo2+0x78>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2200      	movs	r2, #0
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
   while(HAL_GPIO_ReadPin(ECHO2_GPIO_Port, ECHO2_Pin) == HIGH) { timeout++; if(timeout > 20000) return 0; }
 8000afa:	e009      	b.n	8000b10 <echo2+0x54>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3301      	adds	r3, #1
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	dd01      	ble.n	8000b10 <echo2+0x54>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e00b      	b.n	8000b28 <echo2+0x6c>
 8000b10:	2110      	movs	r1, #16
 8000b12:	4807      	ldr	r0, [pc, #28]	@ (8000b30 <echo2+0x74>)
 8000b14:	f000 ffa0 	bl	8001a58 <HAL_GPIO_ReadPin>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d0ee      	beq.n	8000afc <echo2+0x40>
   echo = __HAL_TIM_GET_COUNTER(&htim2); return echo;
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <echo2+0x78>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	683b      	ldr	r3, [r7, #0]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40010800 	.word	0x40010800
 8000b34:	20000084 	.word	0x20000084

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3e:	f000 fbc1 	bl	80012c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b42:	f000 f8a5 	bl	8000c90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b46:	f000 f95b 	bl	8000e00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b4a:	f000 f92f 	bl	8000dac <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b4e:	f000 f8e1 	bl	8000d14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  timer_start();
 8000b52:	f7ff ff29 	bl	80009a8 <timer_start>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000b56:	2201      	movs	r2, #1
 8000b58:	4942      	ldr	r1, [pc, #264]	@ (8000c64 <main+0x12c>)
 8000b5a:	4843      	ldr	r0, [pc, #268]	@ (8000c68 <main+0x130>)
 8000b5c:	f001 ff7d 	bl	8002a5a <HAL_UART_Receive_IT>
  printf("\n=== SMART CAR STARTED (PB1, PC3 IR) ===\n");
 8000b60:	4842      	ldr	r0, [pc, #264]	@ (8000c6c <main+0x134>)
 8000b62:	f002 fe33 	bl	80037cc <puts>
  last_cmd_time = HAL_GetTick();
 8000b66:	f000 fc05 	bl	8001374 <HAL_GetTick>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4a40      	ldr	r2, [pc, #256]	@ (8000c70 <main+0x138>)
 8000b6e:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_print_time = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]

  while (1)
  {
      if (is_avoiding == 1) continue;
 8000b74:	4b3f      	ldr	r3, [pc, #252]	@ (8000c74 <main+0x13c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d070      	beq.n	8000c60 <main+0x128>

      if (HAL_GetTick() - last_cmd_time > AUTO_STOP_DELAY) ST();
 8000b7e:	f000 fbf9 	bl	8001374 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	4b3a      	ldr	r3, [pc, #232]	@ (8000c70 <main+0x138>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	2bc8      	cmp	r3, #200	@ 0xc8
 8000b8c:	d901      	bls.n	8000b92 <main+0x5a>
 8000b8e:	f7ff fd21 	bl	80005d4 <ST>

      trig1(); echo_time1 = echo1();
 8000b92:	f7ff ff2b 	bl	80009ec <trig1>
 8000b96:	f7ff ff3d 	bl	8000a14 <echo1>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	4a36      	ldr	r2, [pc, #216]	@ (8000c78 <main+0x140>)
 8000b9e:	6013      	str	r3, [r2, #0]
      dist1 = (echo_time1 > 0 && echo_time1 < 23000) ? (int)(17 * echo_time1 / 100) : 999;
 8000ba0:	4b35      	ldr	r3, [pc, #212]	@ (8000c78 <main+0x140>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d00f      	beq.n	8000bc8 <main+0x90>
 8000ba8:	4b33      	ldr	r3, [pc, #204]	@ (8000c78 <main+0x140>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d809      	bhi.n	8000bc8 <main+0x90>
 8000bb4:	4b30      	ldr	r3, [pc, #192]	@ (8000c78 <main+0x140>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	4413      	add	r3, r2
 8000bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8000c7c <main+0x144>)
 8000bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc4:	095b      	lsrs	r3, r3, #5
 8000bc6:	e001      	b.n	8000bcc <main+0x94>
 8000bc8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8000c80 <main+0x148>)
 8000bce:	6013      	str	r3, [r2, #0]

      delay_us(2000);
 8000bd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000bd4:	f7ff fef2 	bl	80009bc <delay_us>

      trig2(); echo_time2 = echo2();
 8000bd8:	f7ff ff5a 	bl	8000a90 <trig2>
 8000bdc:	f7ff ff6e 	bl	8000abc <echo2>
 8000be0:	4603      	mov	r3, r0
 8000be2:	4a28      	ldr	r2, [pc, #160]	@ (8000c84 <main+0x14c>)
 8000be4:	6013      	str	r3, [r2, #0]
      dist2 = (echo_time2 > 0 && echo_time2 < 23000) ? (int)(17 * echo_time2 / 100) : 999;
 8000be6:	4b27      	ldr	r3, [pc, #156]	@ (8000c84 <main+0x14c>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d00f      	beq.n	8000c0e <main+0xd6>
 8000bee:	4b25      	ldr	r3, [pc, #148]	@ (8000c84 <main+0x14c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f645 12d7 	movw	r2, #22999	@ 0x59d7
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d809      	bhi.n	8000c0e <main+0xd6>
 8000bfa:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <main+0x14c>)
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	011b      	lsls	r3, r3, #4
 8000c02:	4413      	add	r3, r2
 8000c04:	4a1d      	ldr	r2, [pc, #116]	@ (8000c7c <main+0x144>)
 8000c06:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0a:	095b      	lsrs	r3, r3, #5
 8000c0c:	e001      	b.n	8000c12 <main+0xda>
 8000c0e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000c12:	4a1d      	ldr	r2, [pc, #116]	@ (8000c88 <main+0x150>)
 8000c14:	6013      	str	r3, [r2, #0]

      // 15cm 이내 위험 감지
      if ((dist1 < 150 && dist1 > 0) || (dist2 < 150 && dist2 > 0))
 8000c16:	4b1a      	ldr	r3, [pc, #104]	@ (8000c80 <main+0x148>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	2b95      	cmp	r3, #149	@ 0x95
 8000c1c:	dc03      	bgt.n	8000c26 <main+0xee>
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <main+0x148>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	dc07      	bgt.n	8000c36 <main+0xfe>
 8000c26:	4b18      	ldr	r3, [pc, #96]	@ (8000c88 <main+0x150>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b95      	cmp	r3, #149	@ 0x95
 8000c2c:	dc05      	bgt.n	8000c3a <main+0x102>
 8000c2e:	4b16      	ldr	r3, [pc, #88]	@ (8000c88 <main+0x150>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	dd01      	ble.n	8000c3a <main+0x102>
      {
          Avoid_Obstacle_Routine();
 8000c36:	f7ff fdcf 	bl	80007d8 <Avoid_Obstacle_Routine>
      }

      if (HAL_GetTick() - last_print_time > 200) {
 8000c3a:	f000 fb9b 	bl	8001374 <HAL_GetTick>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	2bc8      	cmp	r3, #200	@ 0xc8
 8000c46:	d995      	bls.n	8000b74 <main+0x3c>
          printf("Dist: %d, %d mm\r\n", dist1, dist2);
 8000c48:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <main+0x148>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c88 <main+0x150>)
 8000c4e:	6812      	ldr	r2, [r2, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	480e      	ldr	r0, [pc, #56]	@ (8000c8c <main+0x154>)
 8000c54:	f002 fd52 	bl	80036fc <iprintf>
          last_print_time = HAL_GetTick();
 8000c58:	f000 fb8c 	bl	8001374 <HAL_GetTick>
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	e789      	b.n	8000b74 <main+0x3c>
      if (is_avoiding == 1) continue;
 8000c60:	bf00      	nop
 8000c62:	e787      	b.n	8000b74 <main+0x3c>
 8000c64:	20000114 	.word	0x20000114
 8000c68:	200000cc 	.word	0x200000cc
 8000c6c:	080045ac 	.word	0x080045ac
 8000c70:	20000128 	.word	0x20000128
 8000c74:	2000012c 	.word	0x2000012c
 8000c78:	20000118 	.word	0x20000118
 8000c7c:	51eb851f 	.word	0x51eb851f
 8000c80:	20000120 	.word	0x20000120
 8000c84:	2000011c 	.word	0x2000011c
 8000c88:	20000124 	.word	0x20000124
 8000c8c:	080045d8 	.word	0x080045d8

08000c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b090      	sub	sp, #64	@ 0x40
 8000c94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c96:	f107 0318 	add.w	r3, r7, #24
 8000c9a:	2228      	movs	r2, #40	@ 0x28
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f002 fe74 	bl	800398c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cba:	2310      	movs	r3, #16
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cc6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ccc:	f107 0318 	add.w	r3, r7, #24
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 ff13 	bl	8001afc <HAL_RCC_OscConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000cdc:	f000 f94e 	bl	8000f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cf0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2102      	movs	r1, #2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 f980 	bl	8002000 <HAL_RCC_ClockConfig>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000d06:	f000 f939 	bl	8000f7c <Error_Handler>
  }
}
 8000d0a:	bf00      	nop
 8000d0c:	3740      	adds	r7, #64	@ 0x40
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d28:	463b      	mov	r3, r7
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d30:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d3a:	223f      	movs	r2, #63	@ 0x3f
 8000d3c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4c:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d52:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d54:	2280      	movs	r2, #128	@ 0x80
 8000d56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d58:	4813      	ldr	r0, [pc, #76]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d5a:	f001 fadf 	bl	800231c <HAL_TIM_Base_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d64:	f000 f90a 	bl	8000f7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	4619      	mov	r1, r3
 8000d74:	480c      	ldr	r0, [pc, #48]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d76:	f001 fb6b 	bl	8002450 <HAL_TIM_ConfigClockSource>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d80:	f000 f8fc 	bl	8000f7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d84:	2300      	movs	r3, #0
 8000d86:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <MX_TIM2_Init+0x94>)
 8000d92:	f001 fd29 	bl	80027e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d9c:	f000 f8ee 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000084 	.word	0x20000084

08000dac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000db0:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000db2:	4a12      	ldr	r2, [pc, #72]	@ (8000dfc <MX_USART2_UART_Init+0x50>)
 8000db4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000db6:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dca:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dd0:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dd2:	220c      	movs	r2, #12
 8000dd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dd6:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000de2:	4805      	ldr	r0, [pc, #20]	@ (8000df8 <MX_USART2_UART_Init+0x4c>)
 8000de4:	f001 fd5e 	bl	80028a4 <HAL_UART_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dee:	f000 f8c5 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	200000cc 	.word	0x200000cc
 8000dfc:	40004400 	.word	0x40004400

08000e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b088      	sub	sp, #32
 8000e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e06:	f107 0310 	add.w	r3, r7, #16
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e14:	4b54      	ldr	r3, [pc, #336]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	4a53      	ldr	r2, [pc, #332]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e1a:	f043 0310 	orr.w	r3, r3, #16
 8000e1e:	6193      	str	r3, [r2, #24]
 8000e20:	4b51      	ldr	r3, [pc, #324]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	f003 0310 	and.w	r3, r3, #16
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2c:	4b4e      	ldr	r3, [pc, #312]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a4d      	ldr	r2, [pc, #308]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e32:	f043 0320 	orr.w	r3, r3, #32
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b4b      	ldr	r3, [pc, #300]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f003 0320 	and.w	r3, r3, #32
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e44:	4b48      	ldr	r3, [pc, #288]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a47      	ldr	r2, [pc, #284]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e4a:	f043 0304 	orr.w	r3, r3, #4
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b45      	ldr	r3, [pc, #276]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5c:	4b42      	ldr	r3, [pc, #264]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a41      	ldr	r2, [pc, #260]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e62:	f043 0308 	orr.w	r3, r3, #8
 8000e66:	6193      	str	r3, [r2, #24]
 8000e68:	4b3f      	ldr	r3, [pc, #252]	@ (8000f68 <MX_GPIO_Init+0x168>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	f003 0308 	and.w	r3, r3, #8
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG2_Pin|LBF_Pin|LFB_Pin, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 8000e7a:	483c      	ldr	r0, [pc, #240]	@ (8000f6c <MX_GPIO_Init+0x16c>)
 8000e7c:	f000 fe03 	bl	8001a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RBF_Pin|RBB_Pin
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 8000e86:	483a      	ldr	r0, [pc, #232]	@ (8000f70 <MX_GPIO_Init+0x170>)
 8000e88:	f000 fdfd 	bl	8001a86 <HAL_GPIO_WritePin>
                          |RFF_Pin|RFB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2180      	movs	r1, #128	@ 0x80
 8000e90:	4838      	ldr	r0, [pc, #224]	@ (8000f74 <MX_GPIO_Init+0x174>)
 8000e92:	f000 fdf8 	bl	8001a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e9c:	4b36      	ldr	r3, [pc, #216]	@ (8000f78 <MX_GPIO_Init+0x178>)
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 0310 	add.w	r3, r7, #16
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4832      	ldr	r0, [pc, #200]	@ (8000f74 <MX_GPIO_Init+0x174>)
 8000eac:	f000 fc50 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR2_Pin */
  GPIO_InitStruct.Pin = IR2_Pin;
 8000eb0:	2308      	movs	r3, #8
 8000eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IR2_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	482c      	ldr	r0, [pc, #176]	@ (8000f74 <MX_GPIO_Init+0x174>)
 8000ec4:	f000 fc44 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO2_Pin */
  GPIO_InitStruct.Pin = ECHO2_Pin;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO2_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4824      	ldr	r0, [pc, #144]	@ (8000f6c <MX_GPIO_Init+0x16c>)
 8000edc:	f000 fc38 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG2_Pin LBF_Pin LFB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG2_Pin|LBF_Pin|LFB_Pin;
 8000ee0:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 8000ee4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	481c      	ldr	r0, [pc, #112]	@ (8000f6c <MX_GPIO_Init+0x16c>)
 8000efa:	f000 fc29 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECHO1_Pin IR1_Pin */
  GPIO_InitStruct.Pin = ECHO1_Pin|IR1_Pin;
 8000efe:	2303      	movs	r3, #3
 8000f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0310 	add.w	r3, r7, #16
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4817      	ldr	r0, [pc, #92]	@ (8000f70 <MX_GPIO_Init+0x170>)
 8000f12:	f000 fc1d 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin LFF_Pin RBF_Pin RBB_Pin
                           RFF_Pin RFB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|LFF_Pin|RBF_Pin|RBB_Pin
 8000f16:	f44f 63e7 	mov.w	r3, #1848	@ 0x738
 8000f1a:	613b      	str	r3, [r7, #16]
                          |RFF_Pin|RFB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2302      	movs	r3, #2
 8000f26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4810      	ldr	r0, [pc, #64]	@ (8000f70 <MX_GPIO_Init+0x170>)
 8000f30:	f000 fc0e 	bl	8001750 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG1_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin;
 8000f34:	2380      	movs	r3, #128	@ 0x80
 8000f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2302      	movs	r3, #2
 8000f42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG1_GPIO_Port, &GPIO_InitStruct);
 8000f44:	f107 0310 	add.w	r3, r7, #16
 8000f48:	4619      	mov	r1, r3
 8000f4a:	480a      	ldr	r0, [pc, #40]	@ (8000f74 <MX_GPIO_Init+0x174>)
 8000f4c:	f000 fc00 	bl	8001750 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2100      	movs	r1, #0
 8000f54:	2028      	movs	r0, #40	@ 0x28
 8000f56:	f000 fb12 	bl	800157e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f5a:	2028      	movs	r0, #40	@ 0x28
 8000f5c:	f000 fb2b 	bl	80015b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f60:	bf00      	nop
 8000f62:	3720      	adds	r7, #32
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	40010800 	.word	0x40010800
 8000f70:	40010c00 	.word	0x40010c00
 8000f74:	40011000 	.word	0x40011000
 8000f78:	10110000 	.word	0x10110000

08000f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f80:	b672      	cpsid	i
}
 8000f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <Error_Handler+0x8>

08000f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f8e:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	4a14      	ldr	r2, [pc, #80]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6193      	str	r3, [r2, #24]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fb0:	61d3      	str	r3, [r2, #28]
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <HAL_MspInit+0x5c>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_MspInit+0x60>)
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <HAL_MspInit+0x60>)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bc80      	pop	{r7}
 8000fe2:	4770      	bx	lr
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	40010000 	.word	0x40010000

08000fec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ffc:	d10b      	bne.n	8001016 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <HAL_TIM_Base_MspInit+0x34>)
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	4a07      	ldr	r2, [pc, #28]	@ (8001020 <HAL_TIM_Base_MspInit+0x34>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	61d3      	str	r3, [r2, #28]
 800100a:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <HAL_TIM_Base_MspInit+0x34>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr
 8001020:	40021000 	.word	0x40021000

08001024 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0310 	add.w	r3, r7, #16
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a19      	ldr	r2, [pc, #100]	@ (80010a4 <HAL_UART_MspInit+0x80>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d12b      	bne.n	800109c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	4a17      	ldr	r2, [pc, #92]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 800104a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800104e:	61d3      	str	r3, [r2, #28]
 8001050:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 8001052:	69db      	ldr	r3, [r3, #28]
 8001054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105c:	4b12      	ldr	r3, [pc, #72]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a11      	ldr	r2, [pc, #68]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 8001062:	f043 0304 	orr.w	r3, r3, #4
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <HAL_UART_MspInit+0x84>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001074:	230c      	movs	r3, #12
 8001076:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001078:	2302      	movs	r3, #2
 800107a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2302      	movs	r3, #2
 800107e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	4619      	mov	r1, r3
 8001086:	4809      	ldr	r0, [pc, #36]	@ (80010ac <HAL_UART_MspInit+0x88>)
 8001088:	f000 fb62 	bl	8001750 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	2100      	movs	r1, #0
 8001090:	2026      	movs	r0, #38	@ 0x26
 8001092:	f000 fa74 	bl	800157e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001096:	2026      	movs	r0, #38	@ 0x26
 8001098:	f000 fa8d 	bl	80015b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800109c:	bf00      	nop
 800109e:	3720      	adds	r7, #32
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40004400 	.word	0x40004400
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40010800 	.word	0x40010800

080010b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <NMI_Handler+0x4>

080010b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <HardFault_Handler+0x4>

080010c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <MemManage_Handler+0x4>

080010c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr

080010e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr

080010fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001100:	f000 f926 	bl	8001350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}

08001108 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <USART2_IRQHandler+0x10>)
 800110e:	f001 fcc9 	bl	8002aa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200000cc 	.word	0x200000cc

0800111c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001120:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001124:	f000 fcc8 	bl	8001ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}

0800112c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e00a      	b.n	8001154 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800113e:	f3af 8000 	nop.w
 8001142:	4601      	mov	r1, r0
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	60ba      	str	r2, [r7, #8]
 800114a:	b2ca      	uxtb	r2, r1
 800114c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	429a      	cmp	r2, r3
 800115a:	dbf0      	blt.n	800113e <_read+0x12>
  }

  return len;
 800115c:	687b      	ldr	r3, [r7, #4]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b086      	sub	sp, #24
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	e009      	b.n	800118c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	60ba      	str	r2, [r7, #8]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7fe ffe3 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3301      	adds	r3, #1
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	dbf1      	blt.n	8001178 <_write+0x12>
  }
  return len;
 8001194:	687b      	ldr	r3, [r7, #4]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <_close>:

int _close(int file)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011c4:	605a      	str	r2, [r3, #4]
  return 0;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <_isatty>:

int _isatty(int file)
{
 80011d2:	b480      	push	{r7}
 80011d4:	b083      	sub	sp, #12
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr

080011e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e6:	b480      	push	{r7}
 80011e8:	b085      	sub	sp, #20
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	60f8      	str	r0, [r7, #12]
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
	...

08001200 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001208:	4a14      	ldr	r2, [pc, #80]	@ (800125c <_sbrk+0x5c>)
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <_sbrk+0x60>)
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d102      	bne.n	8001222 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800121c:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <_sbrk+0x64>)
 800121e:	4a12      	ldr	r2, [pc, #72]	@ (8001268 <_sbrk+0x68>)
 8001220:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001222:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	429a      	cmp	r2, r3
 800122e:	d207      	bcs.n	8001240 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001230:	f002 fbfa 	bl	8003a28 <__errno>
 8001234:	4603      	mov	r3, r0
 8001236:	220c      	movs	r2, #12
 8001238:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295
 800123e:	e009      	b.n	8001254 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001246:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <_sbrk+0x64>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <_sbrk+0x64>)
 8001250:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001252:	68fb      	ldr	r3, [r7, #12]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20005000 	.word	0x20005000
 8001260:	00000400 	.word	0x00000400
 8001264:	20000130 	.word	0x20000130
 8001268:	20000288 	.word	0x20000288

0800126c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001278:	f7ff fff8 	bl	800126c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800127c:	480b      	ldr	r0, [pc, #44]	@ (80012ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800127e:	490c      	ldr	r1, [pc, #48]	@ (80012b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001280:	4a0c      	ldr	r2, [pc, #48]	@ (80012b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a09      	ldr	r2, [pc, #36]	@ (80012b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001294:	4c09      	ldr	r4, [pc, #36]	@ (80012bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012a2:	f002 fbc7 	bl	8003a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012a6:	f7ff fc47 	bl	8000b38 <main>
  bx lr
 80012aa:	4770      	bx	lr
  ldr r0, =_sdata
 80012ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012b4:	08004654 	.word	0x08004654
  ldr r2, =_sbss
 80012b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012bc:	20000284 	.word	0x20000284

080012c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <ADC1_2_IRQHandler>
	...

080012c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012c8:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <HAL_Init+0x28>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a07      	ldr	r2, [pc, #28]	@ (80012ec <HAL_Init+0x28>)
 80012ce:	f043 0310 	orr.w	r3, r3, #16
 80012d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d4:	2003      	movs	r0, #3
 80012d6:	f000 f947 	bl	8001568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012da:	2000      	movs	r0, #0
 80012dc:	f000 f808 	bl	80012f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e0:	f7ff fe52 	bl	8000f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40022000 	.word	0x40022000

080012f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_InitTick+0x54>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <HAL_InitTick+0x58>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	4619      	mov	r1, r3
 8001302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001306:	fbb3 f3f1 	udiv	r3, r3, r1
 800130a:	fbb2 f3f3 	udiv	r3, r2, r3
 800130e:	4618      	mov	r0, r3
 8001310:	f000 f95f 	bl	80015d2 <HAL_SYSTICK_Config>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e00e      	b.n	800133c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2b0f      	cmp	r3, #15
 8001322:	d80a      	bhi.n	800133a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001324:	2200      	movs	r2, #0
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	f04f 30ff 	mov.w	r0, #4294967295
 800132c:	f000 f927 	bl	800157e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001330:	4a06      	ldr	r2, [pc, #24]	@ (800134c <HAL_InitTick+0x5c>)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001336:	2300      	movs	r3, #0
 8001338:	e000      	b.n	800133c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000000 	.word	0x20000000
 8001348:	20000008 	.word	0x20000008
 800134c:	20000004 	.word	0x20000004

08001350 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_IncTick+0x1c>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	4b05      	ldr	r3, [pc, #20]	@ (8001370 <HAL_IncTick+0x20>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4413      	add	r3, r2
 8001360:	4a03      	ldr	r2, [pc, #12]	@ (8001370 <HAL_IncTick+0x20>)
 8001362:	6013      	str	r3, [r2, #0]
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	20000008 	.word	0x20000008
 8001370:	20000134 	.word	0x20000134

08001374 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return uwTick;
 8001378:	4b02      	ldr	r3, [pc, #8]	@ (8001384 <HAL_GetTick+0x10>)
 800137a:	681b      	ldr	r3, [r3, #0]
}
 800137c:	4618      	mov	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	20000134 	.word	0x20000134

08001388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001390:	f7ff fff0 	bl	8001374 <HAL_GetTick>
 8001394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a0:	d005      	beq.n	80013ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013a2:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <HAL_Delay+0x44>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4413      	add	r3, r2
 80013ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013ae:	bf00      	nop
 80013b0:	f7ff ffe0 	bl	8001374 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d8f7      	bhi.n	80013b0 <HAL_Delay+0x28>
  {
  }
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000008 	.word	0x20000008

080013d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <__NVIC_SetPriorityGrouping+0x44>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013e6:	68ba      	ldr	r2, [r7, #8]
 80013e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013ec:	4013      	ands	r3, r2
 80013ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001402:	4a04      	ldr	r2, [pc, #16]	@ (8001414 <__NVIC_SetPriorityGrouping+0x44>)
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	60d3      	str	r3, [r2, #12]
}
 8001408:	bf00      	nop
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800141c:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <__NVIC_GetPriorityGrouping+0x18>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	0a1b      	lsrs	r3, r3, #8
 8001422:	f003 0307 	and.w	r3, r3, #7
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000ed00 	.word	0xe000ed00

08001434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	2b00      	cmp	r3, #0
 8001444:	db0b      	blt.n	800145e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	f003 021f 	and.w	r2, r3, #31
 800144c:	4906      	ldr	r1, [pc, #24]	@ (8001468 <__NVIC_EnableIRQ+0x34>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	095b      	lsrs	r3, r3, #5
 8001454:	2001      	movs	r0, #1
 8001456:	fa00 f202 	lsl.w	r2, r0, r2
 800145a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	e000e100 	.word	0xe000e100

0800146c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db0a      	blt.n	8001496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	490c      	ldr	r1, [pc, #48]	@ (80014b8 <__NVIC_SetPriority+0x4c>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	440b      	add	r3, r1
 8001490:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001494:	e00a      	b.n	80014ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4908      	ldr	r1, [pc, #32]	@ (80014bc <__NVIC_SetPriority+0x50>)
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	3b04      	subs	r3, #4
 80014a4:	0112      	lsls	r2, r2, #4
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	440b      	add	r3, r1
 80014aa:	761a      	strb	r2, [r3, #24]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e100 	.word	0xe000e100
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	@ 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f1c3 0307 	rsb	r3, r3, #7
 80014da:	2b04      	cmp	r3, #4
 80014dc:	bf28      	it	cs
 80014de:	2304      	movcs	r3, #4
 80014e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	3304      	adds	r3, #4
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d902      	bls.n	80014f0 <NVIC_EncodePriority+0x30>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3b03      	subs	r3, #3
 80014ee:	e000      	b.n	80014f2 <NVIC_EncodePriority+0x32>
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43da      	mvns	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	401a      	ands	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001508:	f04f 31ff 	mov.w	r1, #4294967295
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	43d9      	mvns	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	4313      	orrs	r3, r2
         );
}
 800151a:	4618      	mov	r0, r3
 800151c:	3724      	adds	r7, #36	@ 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr

08001524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001534:	d301      	bcc.n	800153a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001536:	2301      	movs	r3, #1
 8001538:	e00f      	b.n	800155a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <SysTick_Config+0x40>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001542:	210f      	movs	r1, #15
 8001544:	f04f 30ff 	mov.w	r0, #4294967295
 8001548:	f7ff ff90 	bl	800146c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <SysTick_Config+0x40>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <SysTick_Config+0x40>)
 8001554:	2207      	movs	r2, #7
 8001556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	e000e010 	.word	0xe000e010

08001568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff2d 	bl	80013d0 <__NVIC_SetPriorityGrouping>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800157e:	b580      	push	{r7, lr}
 8001580:	b086      	sub	sp, #24
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001590:	f7ff ff42 	bl	8001418 <__NVIC_GetPriorityGrouping>
 8001594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6978      	ldr	r0, [r7, #20]
 800159c:	f7ff ff90 	bl	80014c0 <NVIC_EncodePriority>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff5f 	bl	800146c <__NVIC_SetPriority>
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff35 	bl	8001434 <__NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffa2 	bl	8001524 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b085      	sub	sp, #20
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d008      	beq.n	8001614 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2204      	movs	r2, #4
 8001606:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e020      	b.n	8001656 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 020e 	bic.w	r2, r2, #14
 8001622:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0201 	bic.w	r2, r2, #1
 8001632:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800163c:	2101      	movs	r1, #1
 800163e:	fa01 f202 	lsl.w	r2, r1, r2
 8001642:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001654:	7bfb      	ldrb	r3, [r7, #15]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d005      	beq.n	8001684 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2204      	movs	r2, #4
 800167c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e051      	b.n	8001728 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f022 020e 	bic.w	r2, r2, #14
 8001692:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f022 0201 	bic.w	r2, r2, #1
 80016a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a22      	ldr	r2, [pc, #136]	@ (8001734 <HAL_DMA_Abort_IT+0xd4>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d029      	beq.n	8001702 <HAL_DMA_Abort_IT+0xa2>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a21      	ldr	r2, [pc, #132]	@ (8001738 <HAL_DMA_Abort_IT+0xd8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d022      	beq.n	80016fe <HAL_DMA_Abort_IT+0x9e>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a1f      	ldr	r2, [pc, #124]	@ (800173c <HAL_DMA_Abort_IT+0xdc>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d01a      	beq.n	80016f8 <HAL_DMA_Abort_IT+0x98>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001740 <HAL_DMA_Abort_IT+0xe0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d012      	beq.n	80016f2 <HAL_DMA_Abort_IT+0x92>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001744 <HAL_DMA_Abort_IT+0xe4>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d00a      	beq.n	80016ec <HAL_DMA_Abort_IT+0x8c>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a1b      	ldr	r2, [pc, #108]	@ (8001748 <HAL_DMA_Abort_IT+0xe8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d102      	bne.n	80016e6 <HAL_DMA_Abort_IT+0x86>
 80016e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016e4:	e00e      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 80016e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016ea:	e00b      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 80016ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016f0:	e008      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 80016f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f6:	e005      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 80016f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016fc:	e002      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 80016fe:	2310      	movs	r3, #16
 8001700:	e000      	b.n	8001704 <HAL_DMA_Abort_IT+0xa4>
 8001702:	2301      	movs	r3, #1
 8001704:	4a11      	ldr	r2, [pc, #68]	@ (800174c <HAL_DMA_Abort_IT+0xec>)
 8001706:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171c:	2b00      	cmp	r3, #0
 800171e:	d003      	beq.n	8001728 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	4798      	blx	r3
    } 
  }
  return status;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40020008 	.word	0x40020008
 8001738:	4002001c 	.word	0x4002001c
 800173c:	40020030 	.word	0x40020030
 8001740:	40020044 	.word	0x40020044
 8001744:	40020058 	.word	0x40020058
 8001748:	4002006c 	.word	0x4002006c
 800174c:	40020000 	.word	0x40020000

08001750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001750:	b480      	push	{r7}
 8001752:	b08b      	sub	sp, #44	@ 0x2c
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800175a:	2300      	movs	r3, #0
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800175e:	2300      	movs	r3, #0
 8001760:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001762:	e169      	b.n	8001a38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001764:	2201      	movs	r2, #1
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	4013      	ands	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	429a      	cmp	r2, r3
 800177e:	f040 8158 	bne.w	8001a32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4a9a      	ldr	r2, [pc, #616]	@ (80019f0 <HAL_GPIO_Init+0x2a0>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d05e      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 800178c:	4a98      	ldr	r2, [pc, #608]	@ (80019f0 <HAL_GPIO_Init+0x2a0>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d875      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 8001792:	4a98      	ldr	r2, [pc, #608]	@ (80019f4 <HAL_GPIO_Init+0x2a4>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d058      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 8001798:	4a96      	ldr	r2, [pc, #600]	@ (80019f4 <HAL_GPIO_Init+0x2a4>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d86f      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 800179e:	4a96      	ldr	r2, [pc, #600]	@ (80019f8 <HAL_GPIO_Init+0x2a8>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d052      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017a4:	4a94      	ldr	r2, [pc, #592]	@ (80019f8 <HAL_GPIO_Init+0x2a8>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d869      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017aa:	4a94      	ldr	r2, [pc, #592]	@ (80019fc <HAL_GPIO_Init+0x2ac>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d04c      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017b0:	4a92      	ldr	r2, [pc, #584]	@ (80019fc <HAL_GPIO_Init+0x2ac>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d863      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017b6:	4a92      	ldr	r2, [pc, #584]	@ (8001a00 <HAL_GPIO_Init+0x2b0>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d046      	beq.n	800184a <HAL_GPIO_Init+0xfa>
 80017bc:	4a90      	ldr	r2, [pc, #576]	@ (8001a00 <HAL_GPIO_Init+0x2b0>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d85d      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017c2:	2b12      	cmp	r3, #18
 80017c4:	d82a      	bhi.n	800181c <HAL_GPIO_Init+0xcc>
 80017c6:	2b12      	cmp	r3, #18
 80017c8:	d859      	bhi.n	800187e <HAL_GPIO_Init+0x12e>
 80017ca:	a201      	add	r2, pc, #4	@ (adr r2, 80017d0 <HAL_GPIO_Init+0x80>)
 80017cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d0:	0800184b 	.word	0x0800184b
 80017d4:	08001825 	.word	0x08001825
 80017d8:	08001837 	.word	0x08001837
 80017dc:	08001879 	.word	0x08001879
 80017e0:	0800187f 	.word	0x0800187f
 80017e4:	0800187f 	.word	0x0800187f
 80017e8:	0800187f 	.word	0x0800187f
 80017ec:	0800187f 	.word	0x0800187f
 80017f0:	0800187f 	.word	0x0800187f
 80017f4:	0800187f 	.word	0x0800187f
 80017f8:	0800187f 	.word	0x0800187f
 80017fc:	0800187f 	.word	0x0800187f
 8001800:	0800187f 	.word	0x0800187f
 8001804:	0800187f 	.word	0x0800187f
 8001808:	0800187f 	.word	0x0800187f
 800180c:	0800187f 	.word	0x0800187f
 8001810:	0800187f 	.word	0x0800187f
 8001814:	0800182d 	.word	0x0800182d
 8001818:	08001841 	.word	0x08001841
 800181c:	4a79      	ldr	r2, [pc, #484]	@ (8001a04 <HAL_GPIO_Init+0x2b4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d013      	beq.n	800184a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001822:	e02c      	b.n	800187e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	623b      	str	r3, [r7, #32]
          break;
 800182a:	e029      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	3304      	adds	r3, #4
 8001832:	623b      	str	r3, [r7, #32]
          break;
 8001834:	e024      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	3308      	adds	r3, #8
 800183c:	623b      	str	r3, [r7, #32]
          break;
 800183e:	e01f      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	330c      	adds	r3, #12
 8001846:	623b      	str	r3, [r7, #32]
          break;
 8001848:	e01a      	b.n	8001880 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d102      	bne.n	8001858 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001852:	2304      	movs	r3, #4
 8001854:	623b      	str	r3, [r7, #32]
          break;
 8001856:	e013      	b.n	8001880 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d105      	bne.n	800186c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001860:	2308      	movs	r3, #8
 8001862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	611a      	str	r2, [r3, #16]
          break;
 800186a:	e009      	b.n	8001880 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800186c:	2308      	movs	r3, #8
 800186e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69fa      	ldr	r2, [r7, #28]
 8001874:	615a      	str	r2, [r3, #20]
          break;
 8001876:	e003      	b.n	8001880 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001878:	2300      	movs	r3, #0
 800187a:	623b      	str	r3, [r7, #32]
          break;
 800187c:	e000      	b.n	8001880 <HAL_GPIO_Init+0x130>
          break;
 800187e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2bff      	cmp	r3, #255	@ 0xff
 8001884:	d801      	bhi.n	800188a <HAL_GPIO_Init+0x13a>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	e001      	b.n	800188e <HAL_GPIO_Init+0x13e>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3304      	adds	r3, #4
 800188e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	2bff      	cmp	r3, #255	@ 0xff
 8001894:	d802      	bhi.n	800189c <HAL_GPIO_Init+0x14c>
 8001896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	e002      	b.n	80018a2 <HAL_GPIO_Init+0x152>
 800189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189e:	3b08      	subs	r3, #8
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	210f      	movs	r1, #15
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	401a      	ands	r2, r3
 80018b4:	6a39      	ldr	r1, [r7, #32]
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	fa01 f303 	lsl.w	r3, r1, r3
 80018bc:	431a      	orrs	r2, r3
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	f000 80b1 	beq.w	8001a32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001a08 <HAL_GPIO_Init+0x2b8>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001a08 <HAL_GPIO_Init+0x2b8>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6193      	str	r3, [r2, #24]
 80018dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001a08 <HAL_GPIO_Init+0x2b8>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018e8:	4a48      	ldr	r2, [pc, #288]	@ (8001a0c <HAL_GPIO_Init+0x2bc>)
 80018ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ec:	089b      	lsrs	r3, r3, #2
 80018ee:	3302      	adds	r3, #2
 80018f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	f003 0303 	and.w	r3, r3, #3
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	220f      	movs	r2, #15
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	4013      	ands	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a40      	ldr	r2, [pc, #256]	@ (8001a10 <HAL_GPIO_Init+0x2c0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d013      	beq.n	800193c <HAL_GPIO_Init+0x1ec>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a3f      	ldr	r2, [pc, #252]	@ (8001a14 <HAL_GPIO_Init+0x2c4>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d00d      	beq.n	8001938 <HAL_GPIO_Init+0x1e8>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a18 <HAL_GPIO_Init+0x2c8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d007      	beq.n	8001934 <HAL_GPIO_Init+0x1e4>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a3d      	ldr	r2, [pc, #244]	@ (8001a1c <HAL_GPIO_Init+0x2cc>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d101      	bne.n	8001930 <HAL_GPIO_Init+0x1e0>
 800192c:	2303      	movs	r3, #3
 800192e:	e006      	b.n	800193e <HAL_GPIO_Init+0x1ee>
 8001930:	2304      	movs	r3, #4
 8001932:	e004      	b.n	800193e <HAL_GPIO_Init+0x1ee>
 8001934:	2302      	movs	r3, #2
 8001936:	e002      	b.n	800193e <HAL_GPIO_Init+0x1ee>
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <HAL_GPIO_Init+0x1ee>
 800193c:	2300      	movs	r3, #0
 800193e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001940:	f002 0203 	and.w	r2, r2, #3
 8001944:	0092      	lsls	r2, r2, #2
 8001946:	4093      	lsls	r3, r2
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	4313      	orrs	r3, r2
 800194c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800194e:	492f      	ldr	r1, [pc, #188]	@ (8001a0c <HAL_GPIO_Init+0x2bc>)
 8001950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001952:	089b      	lsrs	r3, r3, #2
 8001954:	3302      	adds	r3, #2
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d006      	beq.n	8001976 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001968:	4b2d      	ldr	r3, [pc, #180]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	492c      	ldr	r1, [pc, #176]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	4313      	orrs	r3, r2
 8001972:	608b      	str	r3, [r1, #8]
 8001974:	e006      	b.n	8001984 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001976:	4b2a      	ldr	r3, [pc, #168]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 8001978:	689a      	ldr	r2, [r3, #8]
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	43db      	mvns	r3, r3
 800197e:	4928      	ldr	r1, [pc, #160]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 8001980:	4013      	ands	r3, r2
 8001982:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d006      	beq.n	800199e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001990:	4b23      	ldr	r3, [pc, #140]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 8001992:	68da      	ldr	r2, [r3, #12]
 8001994:	4922      	ldr	r1, [pc, #136]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	60cb      	str	r3, [r1, #12]
 800199c:	e006      	b.n	80019ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800199e:	4b20      	ldr	r3, [pc, #128]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	491e      	ldr	r1, [pc, #120]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d006      	beq.n	80019c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019b8:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	4918      	ldr	r1, [pc, #96]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
 80019c4:	e006      	b.n	80019d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019c8:	685a      	ldr	r2, [r3, #4]
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	4914      	ldr	r1, [pc, #80]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019d0:	4013      	ands	r3, r2
 80019d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d021      	beq.n	8001a24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	490e      	ldr	r1, [pc, #56]	@ (8001a20 <HAL_GPIO_Init+0x2d0>)
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	600b      	str	r3, [r1, #0]
 80019ec:	e021      	b.n	8001a32 <HAL_GPIO_Init+0x2e2>
 80019ee:	bf00      	nop
 80019f0:	10320000 	.word	0x10320000
 80019f4:	10310000 	.word	0x10310000
 80019f8:	10220000 	.word	0x10220000
 80019fc:	10210000 	.word	0x10210000
 8001a00:	10120000 	.word	0x10120000
 8001a04:	10110000 	.word	0x10110000
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40010000 	.word	0x40010000
 8001a10:	40010800 	.word	0x40010800
 8001a14:	40010c00 	.word	0x40010c00
 8001a18:	40011000 	.word	0x40011000
 8001a1c:	40011400 	.word	0x40011400
 8001a20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a24:	4b0b      	ldr	r3, [pc, #44]	@ (8001a54 <HAL_GPIO_Init+0x304>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	4909      	ldr	r1, [pc, #36]	@ (8001a54 <HAL_GPIO_Init+0x304>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a34:	3301      	adds	r3, #1
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	f47f ae8e 	bne.w	8001764 <HAL_GPIO_Init+0x14>
  }
}
 8001a48:	bf00      	nop
 8001a4a:	bf00      	nop
 8001a4c:	372c      	adds	r7, #44	@ 0x2c
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	40010400 	.word	0x40010400

08001a58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	460b      	mov	r3, r1
 8001a62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	887b      	ldrh	r3, [r7, #2]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a70:	2301      	movs	r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e001      	b.n	8001a7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr

08001a86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	460b      	mov	r3, r1
 8001a90:	807b      	strh	r3, [r7, #2]
 8001a92:	4613      	mov	r3, r2
 8001a94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a96:	787b      	ldrb	r3, [r7, #1]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a9c:	887a      	ldrh	r2, [r7, #2]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001aa2:	e003      	b.n	8001aac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	041a      	lsls	r2, r3, #16
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	611a      	str	r2, [r3, #16]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
	...

08001ab8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ac2:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ac4:	695a      	ldr	r2, [r3, #20]
 8001ac6:	88fb      	ldrh	r3, [r7, #6]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d006      	beq.n	8001adc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ace:	4a05      	ldr	r2, [pc, #20]	@ (8001ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f806 	bl	8001ae8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40010400 	.word	0x40010400

08001ae8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e272      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 8087 	beq.w	8001c2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b1c:	4b92      	ldr	r3, [pc, #584]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d00c      	beq.n	8001b42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b28:	4b8f      	ldr	r3, [pc, #572]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 030c 	and.w	r3, r3, #12
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d112      	bne.n	8001b5a <HAL_RCC_OscConfig+0x5e>
 8001b34:	4b8c      	ldr	r3, [pc, #560]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b40:	d10b      	bne.n	8001b5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b42:	4b89      	ldr	r3, [pc, #548]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d06c      	beq.n	8001c28 <HAL_RCC_OscConfig+0x12c>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d168      	bne.n	8001c28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e24c      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b62:	d106      	bne.n	8001b72 <HAL_RCC_OscConfig+0x76>
 8001b64:	4b80      	ldr	r3, [pc, #512]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a7f      	ldr	r2, [pc, #508]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	e02e      	b.n	8001bd0 <HAL_RCC_OscConfig+0xd4>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x98>
 8001b7a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a7a      	ldr	r2, [pc, #488]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	4b78      	ldr	r3, [pc, #480]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a77      	ldr	r2, [pc, #476]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e01d      	b.n	8001bd0 <HAL_RCC_OscConfig+0xd4>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b9c:	d10c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0xbc>
 8001b9e:	4b72      	ldr	r3, [pc, #456]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a71      	ldr	r2, [pc, #452]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	4b6f      	ldr	r3, [pc, #444]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a6e      	ldr	r2, [pc, #440]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e00b      	b.n	8001bd0 <HAL_RCC_OscConfig+0xd4>
 8001bb8:	4b6b      	ldr	r3, [pc, #428]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4b68      	ldr	r3, [pc, #416]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a67      	ldr	r2, [pc, #412]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d013      	beq.n	8001c00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd8:	f7ff fbcc 	bl	8001374 <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be0:	f7ff fbc8 	bl	8001374 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b64      	cmp	r3, #100	@ 0x64
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e200      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0f0      	beq.n	8001be0 <HAL_RCC_OscConfig+0xe4>
 8001bfe:	e014      	b.n	8001c2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7ff fbb8 	bl	8001374 <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c08:	f7ff fbb4 	bl	8001374 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	@ 0x64
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e1ec      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	4b53      	ldr	r3, [pc, #332]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1f0      	bne.n	8001c08 <HAL_RCC_OscConfig+0x10c>
 8001c26:	e000      	b.n	8001c2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d063      	beq.n	8001cfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c36:	4b4c      	ldr	r3, [pc, #304]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00b      	beq.n	8001c5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c42:	4b49      	ldr	r3, [pc, #292]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f003 030c 	and.w	r3, r3, #12
 8001c4a:	2b08      	cmp	r3, #8
 8001c4c:	d11c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x18c>
 8001c4e:	4b46      	ldr	r3, [pc, #280]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d116      	bne.n	8001c88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5a:	4b43      	ldr	r3, [pc, #268]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <HAL_RCC_OscConfig+0x176>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e1c0      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c72:	4b3d      	ldr	r3, [pc, #244]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4939      	ldr	r1, [pc, #228]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c86:	e03a      	b.n	8001cfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d020      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c90:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c96:	f7ff fb6d 	bl	8001374 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9e:	f7ff fb69 	bl	8001374 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e1a1      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	4927      	ldr	r1, [pc, #156]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	600b      	str	r3, [r1, #0]
 8001cd0:	e015      	b.n	8001cfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd2:	4b26      	ldr	r3, [pc, #152]	@ (8001d6c <HAL_RCC_OscConfig+0x270>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff fb4c 	bl	8001374 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce0:	f7ff fb48 	bl	8001374 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e180      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0308 	and.w	r3, r3, #8
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d03a      	beq.n	8001d80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d019      	beq.n	8001d46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d12:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_RCC_OscConfig+0x274>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d18:	f7ff fb2c 	bl	8001374 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d20:	f7ff fb28 	bl	8001374 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e160      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d32:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d3e:	2001      	movs	r0, #1
 8001d40:	f000 face 	bl	80022e0 <RCC_Delay>
 8001d44:	e01c      	b.n	8001d80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <HAL_RCC_OscConfig+0x274>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4c:	f7ff fb12 	bl	8001374 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d52:	e00f      	b.n	8001d74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d54:	f7ff fb0e 	bl	8001374 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d908      	bls.n	8001d74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e146      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
 8001d66:	bf00      	nop
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	42420000 	.word	0x42420000
 8001d70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d74:	4b92      	ldr	r3, [pc, #584]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1e9      	bne.n	8001d54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 80a6 	beq.w	8001eda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d92:	4b8b      	ldr	r3, [pc, #556]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10d      	bne.n	8001dba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9e:	4b88      	ldr	r3, [pc, #544]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	4a87      	ldr	r2, [pc, #540]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001da8:	61d3      	str	r3, [r2, #28]
 8001daa:	4b85      	ldr	r3, [pc, #532]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db6:	2301      	movs	r3, #1
 8001db8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dba:	4b82      	ldr	r3, [pc, #520]	@ (8001fc4 <HAL_RCC_OscConfig+0x4c8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc6:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc4 <HAL_RCC_OscConfig+0x4c8>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a7e      	ldr	r2, [pc, #504]	@ (8001fc4 <HAL_RCC_OscConfig+0x4c8>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff facf 	bl	8001374 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7ff facb 	bl	8001374 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b64      	cmp	r3, #100	@ 0x64
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e103      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	4b75      	ldr	r3, [pc, #468]	@ (8001fc4 <HAL_RCC_OscConfig+0x4c8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d106      	bne.n	8001e0e <HAL_RCC_OscConfig+0x312>
 8001e00:	4b6f      	ldr	r3, [pc, #444]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	4a6e      	ldr	r2, [pc, #440]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6213      	str	r3, [r2, #32]
 8001e0c:	e02d      	b.n	8001e6a <HAL_RCC_OscConfig+0x36e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x334>
 8001e16:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4a69      	ldr	r2, [pc, #420]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e1c:	f023 0301 	bic.w	r3, r3, #1
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	4b67      	ldr	r3, [pc, #412]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	6a1b      	ldr	r3, [r3, #32]
 8001e26:	4a66      	ldr	r2, [pc, #408]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e28:	f023 0304 	bic.w	r3, r3, #4
 8001e2c:	6213      	str	r3, [r2, #32]
 8001e2e:	e01c      	b.n	8001e6a <HAL_RCC_OscConfig+0x36e>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	2b05      	cmp	r3, #5
 8001e36:	d10c      	bne.n	8001e52 <HAL_RCC_OscConfig+0x356>
 8001e38:	4b61      	ldr	r3, [pc, #388]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a60      	ldr	r2, [pc, #384]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e3e:	f043 0304 	orr.w	r3, r3, #4
 8001e42:	6213      	str	r3, [r2, #32]
 8001e44:	4b5e      	ldr	r3, [pc, #376]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	4a5d      	ldr	r2, [pc, #372]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6213      	str	r3, [r2, #32]
 8001e50:	e00b      	b.n	8001e6a <HAL_RCC_OscConfig+0x36e>
 8001e52:	4b5b      	ldr	r3, [pc, #364]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a5a      	ldr	r2, [pc, #360]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	f023 0301 	bic.w	r3, r3, #1
 8001e5c:	6213      	str	r3, [r2, #32]
 8001e5e:	4b58      	ldr	r3, [pc, #352]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	4a57      	ldr	r2, [pc, #348]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	f023 0304 	bic.w	r3, r3, #4
 8001e68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d015      	beq.n	8001e9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e72:	f7ff fa7f 	bl	8001374 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e78:	e00a      	b.n	8001e90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e7a:	f7ff fa7b 	bl	8001374 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e0b1      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e90:	4b4b      	ldr	r3, [pc, #300]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0ee      	beq.n	8001e7a <HAL_RCC_OscConfig+0x37e>
 8001e9c:	e014      	b.n	8001ec8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9e:	f7ff fa69 	bl	8001374 <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea4:	e00a      	b.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7ff fa65 	bl	8001374 <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e09b      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ebc:	4b40      	ldr	r3, [pc, #256]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1ee      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ec8:	7dfb      	ldrb	r3, [r7, #23]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d105      	bne.n	8001eda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ece:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 8087 	beq.w	8001ff2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ee4:	4b36      	ldr	r3, [pc, #216]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 030c 	and.w	r3, r3, #12
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d061      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d146      	bne.n	8001f86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ef8:	4b33      	ldr	r3, [pc, #204]	@ (8001fc8 <HAL_RCC_OscConfig+0x4cc>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7ff fa39 	bl	8001374 <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f06:	f7ff fa35 	bl	8001374 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e06d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f18:	4b29      	ldr	r3, [pc, #164]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f0      	bne.n	8001f06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f2c:	d108      	bne.n	8001f40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f2e:	4b24      	ldr	r3, [pc, #144]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	4921      	ldr	r1, [pc, #132]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f40:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a19      	ldr	r1, [r3, #32]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f50:	430b      	orrs	r3, r1
 8001f52:	491b      	ldr	r1, [pc, #108]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f58:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <HAL_RCC_OscConfig+0x4cc>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5e:	f7ff fa09 	bl	8001374 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f66:	f7ff fa05 	bl	8001374 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e03d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f78:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d0f0      	beq.n	8001f66 <HAL_RCC_OscConfig+0x46a>
 8001f84:	e035      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f86:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <HAL_RCC_OscConfig+0x4cc>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff f9f2 	bl	8001374 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f94:	f7ff f9ee 	bl	8001374 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e026      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa6:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <HAL_RCC_OscConfig+0x4c4>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x498>
 8001fb2:	e01e      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69db      	ldr	r3, [r3, #28]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d107      	bne.n	8001fcc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e019      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40007000 	.word	0x40007000
 8001fc8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <HAL_RCC_OscConfig+0x500>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d106      	bne.n	8001fee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d001      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40021000 	.word	0x40021000

08002000 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e0d0      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002014:	4b6a      	ldr	r3, [pc, #424]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	d910      	bls.n	8002044 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002022:	4b67      	ldr	r3, [pc, #412]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f023 0207 	bic.w	r2, r3, #7
 800202a:	4965      	ldr	r1, [pc, #404]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002032:	4b63      	ldr	r3, [pc, #396]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0b8      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d020      	beq.n	8002092 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d005      	beq.n	8002068 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800205c:	4b59      	ldr	r3, [pc, #356]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	4a58      	ldr	r2, [pc, #352]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002066:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d005      	beq.n	8002080 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002074:	4b53      	ldr	r3, [pc, #332]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	4a52      	ldr	r2, [pc, #328]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800207e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002080:	4b50      	ldr	r3, [pc, #320]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	494d      	ldr	r1, [pc, #308]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	2b00      	cmp	r3, #0
 800209c:	d040      	beq.n	8002120 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d107      	bne.n	80020b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	4b47      	ldr	r3, [pc, #284]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d115      	bne.n	80020de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e07f      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d107      	bne.n	80020ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020be:	4b41      	ldr	r3, [pc, #260]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d109      	bne.n	80020de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e073      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ce:	4b3d      	ldr	r3, [pc, #244]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e06b      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020de:	4b39      	ldr	r3, [pc, #228]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f023 0203 	bic.w	r2, r3, #3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	4936      	ldr	r1, [pc, #216]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f0:	f7ff f940 	bl	8001374 <HAL_GetTick>
 80020f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f6:	e00a      	b.n	800210e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f8:	f7ff f93c 	bl	8001374 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002106:	4293      	cmp	r3, r2
 8002108:	d901      	bls.n	800210e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e053      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210e:	4b2d      	ldr	r3, [pc, #180]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f003 020c 	and.w	r2, r3, #12
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	429a      	cmp	r2, r3
 800211e:	d1eb      	bne.n	80020f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002120:	4b27      	ldr	r3, [pc, #156]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	683a      	ldr	r2, [r7, #0]
 800212a:	429a      	cmp	r2, r3
 800212c:	d210      	bcs.n	8002150 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f023 0207 	bic.w	r2, r3, #7
 8002136:	4922      	ldr	r1, [pc, #136]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	4313      	orrs	r3, r2
 800213c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213e:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d001      	beq.n	8002150 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e032      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800215c:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	4916      	ldr	r1, [pc, #88]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800216a:	4313      	orrs	r3, r2
 800216c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b00      	cmp	r3, #0
 8002178:	d009      	beq.n	800218e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800217a:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	490e      	ldr	r1, [pc, #56]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 800218a:	4313      	orrs	r3, r2
 800218c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800218e:	f000 f821 	bl	80021d4 <HAL_RCC_GetSysClockFreq>
 8002192:	4602      	mov	r2, r0
 8002194:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	091b      	lsrs	r3, r3, #4
 800219a:	f003 030f 	and.w	r3, r3, #15
 800219e:	490a      	ldr	r1, [pc, #40]	@ (80021c8 <HAL_RCC_ClockConfig+0x1c8>)
 80021a0:	5ccb      	ldrb	r3, [r1, r3]
 80021a2:	fa22 f303 	lsr.w	r3, r2, r3
 80021a6:	4a09      	ldr	r2, [pc, #36]	@ (80021cc <HAL_RCC_ClockConfig+0x1cc>)
 80021a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021aa:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <HAL_RCC_ClockConfig+0x1d0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff f89e 	bl	80012f0 <HAL_InitTick>

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40022000 	.word	0x40022000
 80021c4:	40021000 	.word	0x40021000
 80021c8:	080045ec 	.word	0x080045ec
 80021cc:	20000000 	.word	0x20000000
 80021d0:	20000004 	.word	0x20000004

080021d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	2300      	movs	r3, #0
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002268 <HAL_RCC_GetSysClockFreq+0x94>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f003 030c 	and.w	r3, r3, #12
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d002      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x30>
 80021fe:	2b08      	cmp	r3, #8
 8002200:	d003      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x36>
 8002202:	e027      	b.n	8002254 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002204:	4b19      	ldr	r3, [pc, #100]	@ (800226c <HAL_RCC_GetSysClockFreq+0x98>)
 8002206:	613b      	str	r3, [r7, #16]
      break;
 8002208:	e027      	b.n	800225a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	0c9b      	lsrs	r3, r3, #18
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002214:	5cd3      	ldrb	r3, [r2, r3]
 8002216:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d010      	beq.n	8002244 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002222:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <HAL_RCC_GetSysClockFreq+0x94>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	0c5b      	lsrs	r3, r3, #17
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	4a11      	ldr	r2, [pc, #68]	@ (8002274 <HAL_RCC_GetSysClockFreq+0xa0>)
 800222e:	5cd3      	ldrb	r3, [r2, r3]
 8002230:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <HAL_RCC_GetSysClockFreq+0x98>)
 8002236:	fb03 f202 	mul.w	r2, r3, r2
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	e004      	b.n	800224e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a0c      	ldr	r2, [pc, #48]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	613b      	str	r3, [r7, #16]
      break;
 8002252:	e002      	b.n	800225a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002254:	4b05      	ldr	r3, [pc, #20]	@ (800226c <HAL_RCC_GetSysClockFreq+0x98>)
 8002256:	613b      	str	r3, [r7, #16]
      break;
 8002258:	bf00      	nop
    }
  }
  return sysclockfreq;
 800225a:	693b      	ldr	r3, [r7, #16]
}
 800225c:	4618      	mov	r0, r3
 800225e:	371c      	adds	r7, #28
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	007a1200 	.word	0x007a1200
 8002270:	08004604 	.word	0x08004604
 8002274:	08004614 	.word	0x08004614
 8002278:	003d0900 	.word	0x003d0900

0800227c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002280:	4b02      	ldr	r3, [pc, #8]	@ (800228c <HAL_RCC_GetHCLKFreq+0x10>)
 8002282:	681b      	ldr	r3, [r3, #0]
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000000 	.word	0x20000000

08002290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002294:	f7ff fff2 	bl	800227c <HAL_RCC_GetHCLKFreq>
 8002298:	4602      	mov	r2, r0
 800229a:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	4903      	ldr	r1, [pc, #12]	@ (80022b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022a6:	5ccb      	ldrb	r3, [r1, r3]
 80022a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	080045fc 	.word	0x080045fc

080022b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022bc:	f7ff ffde 	bl	800227c <HAL_RCC_GetHCLKFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	0adb      	lsrs	r3, r3, #11
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	4903      	ldr	r1, [pc, #12]	@ (80022dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000
 80022dc:	080045fc 	.word	0x080045fc

080022e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <RCC_Delay+0x34>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <RCC_Delay+0x38>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	0a5b      	lsrs	r3, r3, #9
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022fc:	bf00      	nop
  }
  while (Delay --);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1e5a      	subs	r2, r3, #1
 8002302:	60fa      	str	r2, [r7, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f9      	bne.n	80022fc <RCC_Delay+0x1c>
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000000 	.word	0x20000000
 8002318:	10624dd3 	.word	0x10624dd3

0800231c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e041      	b.n	80023b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d106      	bne.n	8002348 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7fe fe52 	bl	8000fec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2202      	movs	r2, #2
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3304      	adds	r3, #4
 8002358:	4619      	mov	r1, r3
 800235a:	4610      	mov	r0, r2
 800235c:	f000 f940 	bl	80025e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d001      	beq.n	80023d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e032      	b.n	800243a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2202      	movs	r2, #2
 80023d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a18      	ldr	r2, [pc, #96]	@ (8002444 <HAL_TIM_Base_Start+0x88>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00e      	beq.n	8002404 <HAL_TIM_Base_Start+0x48>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ee:	d009      	beq.n	8002404 <HAL_TIM_Base_Start+0x48>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_TIM_Base_Start+0x8c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d004      	beq.n	8002404 <HAL_TIM_Base_Start+0x48>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a13      	ldr	r2, [pc, #76]	@ (800244c <HAL_TIM_Base_Start+0x90>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d111      	bne.n	8002428 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2b06      	cmp	r3, #6
 8002414:	d010      	beq.n	8002438 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0201 	orr.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002426:	e007      	b.n	8002438 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40000400 	.word	0x40000400
 800244c:	40000800 	.word	0x40000800

08002450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_TIM_ConfigClockSource+0x1c>
 8002468:	2302      	movs	r3, #2
 800246a:	e0b4      	b.n	80025d6 <HAL_TIM_ConfigClockSource+0x186>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2202      	movs	r2, #2
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800248a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002492:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024a4:	d03e      	beq.n	8002524 <HAL_TIM_ConfigClockSource+0xd4>
 80024a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024aa:	f200 8087 	bhi.w	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024b2:	f000 8086 	beq.w	80025c2 <HAL_TIM_ConfigClockSource+0x172>
 80024b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ba:	d87f      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024bc:	2b70      	cmp	r3, #112	@ 0x70
 80024be:	d01a      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0xa6>
 80024c0:	2b70      	cmp	r3, #112	@ 0x70
 80024c2:	d87b      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024c4:	2b60      	cmp	r3, #96	@ 0x60
 80024c6:	d050      	beq.n	800256a <HAL_TIM_ConfigClockSource+0x11a>
 80024c8:	2b60      	cmp	r3, #96	@ 0x60
 80024ca:	d877      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024cc:	2b50      	cmp	r3, #80	@ 0x50
 80024ce:	d03c      	beq.n	800254a <HAL_TIM_ConfigClockSource+0xfa>
 80024d0:	2b50      	cmp	r3, #80	@ 0x50
 80024d2:	d873      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024d4:	2b40      	cmp	r3, #64	@ 0x40
 80024d6:	d058      	beq.n	800258a <HAL_TIM_ConfigClockSource+0x13a>
 80024d8:	2b40      	cmp	r3, #64	@ 0x40
 80024da:	d86f      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024dc:	2b30      	cmp	r3, #48	@ 0x30
 80024de:	d064      	beq.n	80025aa <HAL_TIM_ConfigClockSource+0x15a>
 80024e0:	2b30      	cmp	r3, #48	@ 0x30
 80024e2:	d86b      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024e4:	2b20      	cmp	r3, #32
 80024e6:	d060      	beq.n	80025aa <HAL_TIM_ConfigClockSource+0x15a>
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	d867      	bhi.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d05c      	beq.n	80025aa <HAL_TIM_ConfigClockSource+0x15a>
 80024f0:	2b10      	cmp	r3, #16
 80024f2:	d05a      	beq.n	80025aa <HAL_TIM_ConfigClockSource+0x15a>
 80024f4:	e062      	b.n	80025bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002506:	f000 f950 	bl	80027aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002518:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	609a      	str	r2, [r3, #8]
      break;
 8002522:	e04f      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002534:	f000 f939 	bl	80027aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002546:	609a      	str	r2, [r3, #8]
      break;
 8002548:	e03c      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002556:	461a      	mov	r2, r3
 8002558:	f000 f8b0 	bl	80026bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2150      	movs	r1, #80	@ 0x50
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f907 	bl	8002776 <TIM_ITRx_SetConfig>
      break;
 8002568:	e02c      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002576:	461a      	mov	r2, r3
 8002578:	f000 f8ce 	bl	8002718 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2160      	movs	r1, #96	@ 0x60
 8002582:	4618      	mov	r0, r3
 8002584:	f000 f8f7 	bl	8002776 <TIM_ITRx_SetConfig>
      break;
 8002588:	e01c      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002596:	461a      	mov	r2, r3
 8002598:	f000 f890 	bl	80026bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2140      	movs	r1, #64	@ 0x40
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f8e7 	bl	8002776 <TIM_ITRx_SetConfig>
      break;
 80025a8:	e00c      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4619      	mov	r1, r3
 80025b4:	4610      	mov	r0, r2
 80025b6:	f000 f8de 	bl	8002776 <TIM_ITRx_SetConfig>
      break;
 80025ba:	e003      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
      break;
 80025c0:	e000      	b.n	80025c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80025c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a2f      	ldr	r2, [pc, #188]	@ (80026b0 <TIM_Base_SetConfig+0xd0>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d00b      	beq.n	8002610 <TIM_Base_SetConfig+0x30>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025fe:	d007      	beq.n	8002610 <TIM_Base_SetConfig+0x30>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a2c      	ldr	r2, [pc, #176]	@ (80026b4 <TIM_Base_SetConfig+0xd4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d003      	beq.n	8002610 <TIM_Base_SetConfig+0x30>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a2b      	ldr	r2, [pc, #172]	@ (80026b8 <TIM_Base_SetConfig+0xd8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d108      	bne.n	8002622 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002616:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a22      	ldr	r2, [pc, #136]	@ (80026b0 <TIM_Base_SetConfig+0xd0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d00b      	beq.n	8002642 <TIM_Base_SetConfig+0x62>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002630:	d007      	beq.n	8002642 <TIM_Base_SetConfig+0x62>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a1f      	ldr	r2, [pc, #124]	@ (80026b4 <TIM_Base_SetConfig+0xd4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d003      	beq.n	8002642 <TIM_Base_SetConfig+0x62>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1e      	ldr	r2, [pc, #120]	@ (80026b8 <TIM_Base_SetConfig+0xd8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d108      	bne.n	8002654 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4313      	orrs	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	4313      	orrs	r3, r2
 8002660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68fa      	ldr	r2, [r7, #12]
 8002666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a0d      	ldr	r2, [pc, #52]	@ (80026b0 <TIM_Base_SetConfig+0xd0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d103      	bne.n	8002688 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d005      	beq.n	80026a6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f023 0201 	bic.w	r2, r3, #1
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	611a      	str	r2, [r3, #16]
  }
}
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40000800 	.word	0x40000800

080026bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026bc:	b480      	push	{r7}
 80026be:	b087      	sub	sp, #28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	f023 0201 	bic.w	r2, r3, #1
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f023 030a 	bic.w	r3, r3, #10
 80026f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4313      	orrs	r3, r2
 8002700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	621a      	str	r2, [r3, #32]
}
 800270e:	bf00      	nop
 8002710:	371c      	adds	r7, #28
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr

08002718 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002718:	b480      	push	{r7}
 800271a:	b087      	sub	sp, #28
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	f023 0210 	bic.w	r2, r3, #16
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002742:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	031b      	lsls	r3, r3, #12
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4313      	orrs	r3, r2
 800274c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002754:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	621a      	str	r2, [r3, #32]
}
 800276c:	bf00      	nop
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800278c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	f043 0307 	orr.w	r3, r3, #7
 8002798:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	609a      	str	r2, [r3, #8]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr

080027aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b087      	sub	sp, #28
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	60f8      	str	r0, [r7, #12]
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80027c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	021a      	lsls	r2, r3, #8
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	609a      	str	r2, [r3, #8]
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d101      	bne.n	8002800 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e046      	b.n	800288e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2202      	movs	r2, #2
 800280c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002826:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	4313      	orrs	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a16      	ldr	r2, [pc, #88]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d00e      	beq.n	8002862 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284c:	d009      	beq.n	8002862 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a12      	ldr	r2, [pc, #72]	@ (800289c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d004      	beq.n	8002862 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a10      	ldr	r2, [pc, #64]	@ (80028a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d10c      	bne.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002868:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	4313      	orrs	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40000400 	.word	0x40000400
 80028a0:	40000800 	.word	0x40000800

080028a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e042      	b.n	800293c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d106      	bne.n	80028d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fe fbaa 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2224      	movs	r2, #36	@ 0x24
 80028d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 fdb7 	bl	800345c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800290c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68da      	ldr	r2, [r3, #12]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800291c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2220      	movs	r2, #32
 8002930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08a      	sub	sp, #40	@ 0x28
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	603b      	str	r3, [r7, #0]
 8002950:	4613      	mov	r3, r2
 8002952:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b20      	cmp	r3, #32
 8002962:	d175      	bne.n	8002a50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <HAL_UART_Transmit+0x2c>
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e06e      	b.n	8002a52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2221      	movs	r2, #33	@ 0x21
 800297e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002982:	f7fe fcf7 	bl	8001374 <HAL_GetTick>
 8002986:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	88fa      	ldrh	r2, [r7, #6]
 800298c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	88fa      	ldrh	r2, [r7, #6]
 8002992:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800299c:	d108      	bne.n	80029b0 <HAL_UART_Transmit+0x6c>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d104      	bne.n	80029b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	e003      	b.n	80029b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029b8:	e02e      	b.n	8002a18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	@ 0x80
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 fb1c 	bl	8003002 <UART_WaitOnFlagUntilTimeout>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2220      	movs	r2, #32
 80029d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e03a      	b.n	8002a52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10b      	bne.n	80029fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	3302      	adds	r3, #2
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	e007      	b.n	8002a0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	3301      	adds	r3, #1
 8002a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1cb      	bne.n	80029ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2140      	movs	r1, #64	@ 0x40
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 fae8 	bl	8003002 <UART_WaitOnFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e006      	b.n	8002a52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	e000      	b.n	8002a52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a50:	2302      	movs	r3, #2
  }
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3720      	adds	r7, #32
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b084      	sub	sp, #16
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	4613      	mov	r3, r2
 8002a66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b20      	cmp	r3, #32
 8002a72:	d112      	bne.n	8002a9a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d002      	beq.n	8002a80 <HAL_UART_Receive_IT+0x26>
 8002a7a:	88fb      	ldrh	r3, [r7, #6]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e00b      	b.n	8002a9c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	68b9      	ldr	r1, [r7, #8]
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 fb0f 	bl	80030b4 <UART_Start_Receive_IT>
 8002a96:	4603      	mov	r3, r0
 8002a98:	e000      	b.n	8002a9c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002a9a:	2302      	movs	r3, #2
  }
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b0ba      	sub	sp, #232	@ 0xe8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002ae2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10f      	bne.n	8002b0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002aee:	f003 0320 	and.w	r3, r3, #32
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d009      	beq.n	8002b0a <HAL_UART_IRQHandler+0x66>
 8002af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002afa:	f003 0320 	and.w	r3, r3, #32
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fbec 	bl	80032e0 <UART_Receive_IT>
      return;
 8002b08:	e25b      	b.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002b0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 80de 	beq.w	8002cd0 <HAL_UART_IRQHandler+0x22c>
 8002b14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d106      	bne.n	8002b2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 80d1 	beq.w	8002cd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <HAL_UART_IRQHandler+0xae>
 8002b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4a:	f043 0201 	orr.w	r2, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b56:	f003 0304 	and.w	r3, r3, #4
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d00b      	beq.n	8002b76 <HAL_UART_IRQHandler+0xd2>
 8002b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d005      	beq.n	8002b76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6e:	f043 0202 	orr.w	r2, r3, #2
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00b      	beq.n	8002b9a <HAL_UART_IRQHandler+0xf6>
 8002b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b92:	f043 0204 	orr.w	r2, r3, #4
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d011      	beq.n	8002bca <HAL_UART_IRQHandler+0x126>
 8002ba6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d105      	bne.n	8002bbe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002bb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc2:	f043 0208 	orr.w	r2, r3, #8
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 81f2 	beq.w	8002fb8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd8:	f003 0320 	and.w	r3, r3, #32
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d008      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x14e>
 8002be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 fb77 	bl	80032e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	bf14      	ite	ne
 8002c00:	2301      	movne	r3, #1
 8002c02:	2300      	moveq	r3, #0
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d103      	bne.n	8002c1e <HAL_UART_IRQHandler+0x17a>
 8002c16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d04f      	beq.n	8002cbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 fa81 	bl	8003126 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d041      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	3314      	adds	r3, #20
 8002c38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c40:	e853 3f00 	ldrex	r3, [r3]
 8002c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3314      	adds	r3, #20
 8002c5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002c5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002c62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002c6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002c6e:	e841 2300 	strex	r3, r2, [r1]
 8002c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002c76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1d9      	bne.n	8002c32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d013      	beq.n	8002cae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002e84 <HAL_UART_IRQHandler+0x3e0>)
 8002c8c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fce4 	bl	8001660 <HAL_DMA_Abort_IT>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d016      	beq.n	8002ccc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ca8:	4610      	mov	r0, r2
 8002caa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cac:	e00e      	b.n	8002ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f993 	bl	8002fda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cb4:	e00a      	b.n	8002ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f98f 	bl	8002fda <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cbc:	e006      	b.n	8002ccc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f98b 	bl	8002fda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002cca:	e175      	b.n	8002fb8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ccc:	bf00      	nop
    return;
 8002cce:	e173      	b.n	8002fb8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	f040 814f 	bne.w	8002f78 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 8148 	beq.w	8002f78 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ce8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8141 	beq.w	8002f78 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80b6 	beq.w	8002e88 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 8145 	beq.w	8002fbc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002d36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	f080 813e 	bcs.w	8002fbc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002d46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	f000 8088 	beq.w	8002e64 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	330c      	adds	r3, #12
 8002d5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d62:	e853 3f00 	ldrex	r3, [r3]
 8002d66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002d6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	330c      	adds	r3, #12
 8002d7c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002d80:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002d84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d88:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002d8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002d98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1d9      	bne.n	8002d54 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	3314      	adds	r3, #20
 8002da6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002daa:	e853 3f00 	ldrex	r3, [r3]
 8002dae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002db0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	3314      	adds	r3, #20
 8002dc0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dc4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002dc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002dcc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002dd0:	e841 2300 	strex	r3, r2, [r1]
 8002dd4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002dd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1e1      	bne.n	8002da0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3314      	adds	r3, #20
 8002de2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002de6:	e853 3f00 	ldrex	r3, [r3]
 8002dea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002dec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002df2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	3314      	adds	r3, #20
 8002dfc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002e00:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002e02:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e04:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002e06:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e08:	e841 2300 	strex	r3, r2, [r1]
 8002e0c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002e0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e3      	bne.n	8002ddc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	330c      	adds	r3, #12
 8002e28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e2c:	e853 3f00 	ldrex	r3, [r3]
 8002e30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e34:	f023 0310 	bic.w	r3, r3, #16
 8002e38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	330c      	adds	r3, #12
 8002e42:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002e46:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002e48:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002e4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e4e:	e841 2300 	strex	r3, r2, [r1]
 8002e52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002e54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1e3      	bne.n	8002e22 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fe fbc3 	bl	80015ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2202      	movs	r2, #2
 8002e68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	4619      	mov	r1, r3
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f8b6 	bl	8002fec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e80:	e09c      	b.n	8002fbc <HAL_UART_IRQHandler+0x518>
 8002e82:	bf00      	nop
 8002e84:	080031eb 	.word	0x080031eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 808e 	beq.w	8002fc0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002ea4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8089 	beq.w	8002fc0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	330c      	adds	r3, #12
 8002eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eb8:	e853 3f00 	ldrex	r3, [r3]
 8002ebc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ec4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	330c      	adds	r3, #12
 8002ece:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002ed2:	647a      	str	r2, [r7, #68]	@ 0x44
 8002ed4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ed8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002eda:	e841 2300 	strex	r3, r2, [r1]
 8002ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1e3      	bne.n	8002eae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	3314      	adds	r3, #20
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef0:	e853 3f00 	ldrex	r3, [r3]
 8002ef4:	623b      	str	r3, [r7, #32]
   return(result);
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	f023 0301 	bic.w	r3, r3, #1
 8002efc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	3314      	adds	r3, #20
 8002f06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002f0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f12:	e841 2300 	strex	r3, r2, [r1]
 8002f16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1e3      	bne.n	8002ee6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	330c      	adds	r3, #12
 8002f32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	e853 3f00 	ldrex	r3, [r3]
 8002f3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f023 0310 	bic.w	r3, r3, #16
 8002f42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	330c      	adds	r3, #12
 8002f4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002f50:	61fa      	str	r2, [r7, #28]
 8002f52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f54:	69b9      	ldr	r1, [r7, #24]
 8002f56:	69fa      	ldr	r2, [r7, #28]
 8002f58:	e841 2300 	strex	r3, r2, [r1]
 8002f5c:	617b      	str	r3, [r7, #20]
   return(result);
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1e3      	bne.n	8002f2c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2202      	movs	r2, #2
 8002f68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002f6e:	4619      	mov	r1, r3
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f83b 	bl	8002fec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f76:	e023      	b.n	8002fc0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d009      	beq.n	8002f98 <HAL_UART_IRQHandler+0x4f4>
 8002f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f93e 	bl	8003212 <UART_Transmit_IT>
    return;
 8002f96:	e014      	b.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00e      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
 8002fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f97d 	bl	80032b0 <UART_EndTransmit_IT>
    return;
 8002fb6:	e004      	b.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
    return;
 8002fb8:	bf00      	nop
 8002fba:	e002      	b.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
      return;
 8002fbc:	bf00      	nop
 8002fbe:	e000      	b.n	8002fc2 <HAL_UART_IRQHandler+0x51e>
      return;
 8002fc0:	bf00      	nop
  }
}
 8002fc2:	37e8      	adds	r7, #232	@ 0xe8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr

08002fda <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr

08003002 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b086      	sub	sp, #24
 8003006:	af00      	add	r7, sp, #0
 8003008:	60f8      	str	r0, [r7, #12]
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	603b      	str	r3, [r7, #0]
 800300e:	4613      	mov	r3, r2
 8003010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003012:	e03b      	b.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800301a:	d037      	beq.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301c:	f7fe f9aa 	bl	8001374 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	6a3a      	ldr	r2, [r7, #32]
 8003028:	429a      	cmp	r2, r3
 800302a:	d302      	bcc.n	8003032 <UART_WaitOnFlagUntilTimeout+0x30>
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e03a      	b.n	80030ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d023      	beq.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b80      	cmp	r3, #128	@ 0x80
 8003048:	d020      	beq.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b40      	cmp	r3, #64	@ 0x40
 800304e:	d01d      	beq.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b08      	cmp	r3, #8
 800305c:	d116      	bne.n	800308c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f856 	bl	8003126 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2208      	movs	r2, #8
 800307e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e00f      	b.n	80030ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	4013      	ands	r3, r2
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	429a      	cmp	r2, r3
 800309a:	bf0c      	ite	eq
 800309c:	2301      	moveq	r3, #1
 800309e:	2300      	movne	r3, #0
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	461a      	mov	r2, r3
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d0b4      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	4613      	mov	r3, r2
 80030c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	88fa      	ldrh	r2, [r7, #6]
 80030cc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	88fa      	ldrh	r2, [r7, #6]
 80030d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2222      	movs	r2, #34	@ 0x22
 80030de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d007      	beq.n	80030fa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695a      	ldr	r2, [r3, #20]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68da      	ldr	r2, [r3, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0220 	orr.w	r2, r2, #32
 8003118:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3714      	adds	r7, #20
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr

08003126 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003126:	b480      	push	{r7}
 8003128:	b095      	sub	sp, #84	@ 0x54
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	330c      	adds	r3, #12
 8003134:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800313e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	330c      	adds	r3, #12
 800314c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800314e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003152:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003156:	e841 2300 	strex	r3, r2, [r1]
 800315a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800315c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1e5      	bne.n	800312e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	3314      	adds	r3, #20
 8003168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	e853 3f00 	ldrex	r3, [r3]
 8003170:	61fb      	str	r3, [r7, #28]
   return(result);
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f023 0301 	bic.w	r3, r3, #1
 8003178:	64bb      	str	r3, [r7, #72]	@ 0x48
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3314      	adds	r3, #20
 8003180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003184:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003186:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800318a:	e841 2300 	strex	r3, r2, [r1]
 800318e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1e5      	bne.n	8003162 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	2b01      	cmp	r3, #1
 800319c:	d119      	bne.n	80031d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	330c      	adds	r3, #12
 80031a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	e853 3f00 	ldrex	r3, [r3]
 80031ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f023 0310 	bic.w	r3, r3, #16
 80031b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	330c      	adds	r3, #12
 80031bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80031be:	61ba      	str	r2, [r7, #24]
 80031c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c2:	6979      	ldr	r1, [r7, #20]
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	e841 2300 	strex	r3, r2, [r1]
 80031ca:	613b      	str	r3, [r7, #16]
   return(result);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1e5      	bne.n	800319e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2220      	movs	r2, #32
 80031d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80031e0:	bf00      	nop
 80031e2:	3754      	adds	r7, #84	@ 0x54
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b084      	sub	sp, #16
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff fee8 	bl	8002fda <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003212:	b480      	push	{r7}
 8003214:	b085      	sub	sp, #20
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b21      	cmp	r3, #33	@ 0x21
 8003224:	d13e      	bne.n	80032a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800322e:	d114      	bne.n	800325a <UART_Transmit_IT+0x48>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d110      	bne.n	800325a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	881b      	ldrh	r3, [r3, #0]
 8003242:	461a      	mov	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800324c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	1c9a      	adds	r2, r3, #2
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	621a      	str	r2, [r3, #32]
 8003258:	e008      	b.n	800326c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	1c59      	adds	r1, r3, #1
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6211      	str	r1, [r2, #32]
 8003264:	781a      	ldrb	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003270:	b29b      	uxth	r3, r3
 8003272:	3b01      	subs	r3, #1
 8003274:	b29b      	uxth	r3, r3
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	4619      	mov	r1, r3
 800327a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10f      	bne.n	80032a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800328e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68da      	ldr	r2, [r3, #12]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800329e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80032a0:	2300      	movs	r3, #0
 80032a2:	e000      	b.n	80032a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80032a4:	2302      	movs	r3, #2
  }
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff fe79 	bl	8002fc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08c      	sub	sp, #48	@ 0x30
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b22      	cmp	r3, #34	@ 0x22
 80032f2:	f040 80ae 	bne.w	8003452 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032fe:	d117      	bne.n	8003330 <UART_Receive_IT+0x50>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d113      	bne.n	8003330 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003308:	2300      	movs	r3, #0
 800330a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003310:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	b29b      	uxth	r3, r3
 800331a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800331e:	b29a      	uxth	r2, r3
 8003320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003322:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003328:	1c9a      	adds	r2, r3, #2
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	629a      	str	r2, [r3, #40]	@ 0x28
 800332e:	e026      	b.n	800337e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003334:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003336:	2300      	movs	r3, #0
 8003338:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003342:	d007      	beq.n	8003354 <UART_Receive_IT+0x74>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10a      	bne.n	8003362 <UART_Receive_IT+0x82>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d106      	bne.n	8003362 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	b2da      	uxtb	r2, r3
 800335c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	e008      	b.n	8003374 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800336e:	b2da      	uxtb	r2, r3
 8003370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003372:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	1c5a      	adds	r2, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29b      	uxth	r3, r3
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	4619      	mov	r1, r3
 800338c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800338e:	2b00      	cmp	r3, #0
 8003390:	d15d      	bne.n	800344e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 0220 	bic.w	r2, r2, #32
 80033a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0201 	bic.w	r2, r2, #1
 80033c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d135      	bne.n	8003444 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	330c      	adds	r3, #12
 80033e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	613b      	str	r3, [r7, #16]
   return(result);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	f023 0310 	bic.w	r3, r3, #16
 80033f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033fe:	623a      	str	r2, [r7, #32]
 8003400:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	69f9      	ldr	r1, [r7, #28]
 8003404:	6a3a      	ldr	r2, [r7, #32]
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	61bb      	str	r3, [r7, #24]
   return(result);
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b10      	cmp	r3, #16
 800341e:	d10a      	bne.n	8003436 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800343a:	4619      	mov	r1, r3
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff fdd5 	bl	8002fec <HAL_UARTEx_RxEventCallback>
 8003442:	e002      	b.n	800344a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7fd f8fb 	bl	8000640 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800344a:	2300      	movs	r3, #0
 800344c:	e002      	b.n	8003454 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e000      	b.n	8003454 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003452:	2302      	movs	r3, #2
  }
}
 8003454:	4618      	mov	r0, r3
 8003456:	3730      	adds	r7, #48	@ 0x30
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	4313      	orrs	r3, r2
 800348a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003496:	f023 030c 	bic.w	r3, r3, #12
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	68b9      	ldr	r1, [r7, #8]
 80034a0:	430b      	orrs	r3, r1
 80034a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a2c      	ldr	r2, [pc, #176]	@ (8003570 <UART_SetConfig+0x114>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d103      	bne.n	80034cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034c4:	f7fe fef8 	bl	80022b8 <HAL_RCC_GetPCLK2Freq>
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	e002      	b.n	80034d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034cc:	f7fe fee0 	bl	8002290 <HAL_RCC_GetPCLK1Freq>
 80034d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	009a      	lsls	r2, r3, #2
 80034dc:	441a      	add	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e8:	4a22      	ldr	r2, [pc, #136]	@ (8003574 <UART_SetConfig+0x118>)
 80034ea:	fba2 2303 	umull	r2, r3, r2, r3
 80034ee:	095b      	lsrs	r3, r3, #5
 80034f0:	0119      	lsls	r1, r3, #4
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	009a      	lsls	r2, r3, #2
 80034fc:	441a      	add	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	fbb2 f2f3 	udiv	r2, r2, r3
 8003508:	4b1a      	ldr	r3, [pc, #104]	@ (8003574 <UART_SetConfig+0x118>)
 800350a:	fba3 0302 	umull	r0, r3, r3, r2
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	2064      	movs	r0, #100	@ 0x64
 8003512:	fb00 f303 	mul.w	r3, r0, r3
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	3332      	adds	r3, #50	@ 0x32
 800351c:	4a15      	ldr	r2, [pc, #84]	@ (8003574 <UART_SetConfig+0x118>)
 800351e:	fba2 2303 	umull	r2, r3, r2, r3
 8003522:	095b      	lsrs	r3, r3, #5
 8003524:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003528:	4419      	add	r1, r3
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	009a      	lsls	r2, r3, #2
 8003534:	441a      	add	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <UART_SetConfig+0x118>)
 8003542:	fba3 0302 	umull	r0, r3, r3, r2
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	2064      	movs	r0, #100	@ 0x64
 800354a:	fb00 f303 	mul.w	r3, r0, r3
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	3332      	adds	r3, #50	@ 0x32
 8003554:	4a07      	ldr	r2, [pc, #28]	@ (8003574 <UART_SetConfig+0x118>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	095b      	lsrs	r3, r3, #5
 800355c:	f003 020f 	and.w	r2, r3, #15
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	440a      	add	r2, r1
 8003566:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003568:	bf00      	nop
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40013800 	.word	0x40013800
 8003574:	51eb851f 	.word	0x51eb851f

08003578 <std>:
 8003578:	2300      	movs	r3, #0
 800357a:	b510      	push	{r4, lr}
 800357c:	4604      	mov	r4, r0
 800357e:	e9c0 3300 	strd	r3, r3, [r0]
 8003582:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003586:	6083      	str	r3, [r0, #8]
 8003588:	8181      	strh	r1, [r0, #12]
 800358a:	6643      	str	r3, [r0, #100]	@ 0x64
 800358c:	81c2      	strh	r2, [r0, #14]
 800358e:	6183      	str	r3, [r0, #24]
 8003590:	4619      	mov	r1, r3
 8003592:	2208      	movs	r2, #8
 8003594:	305c      	adds	r0, #92	@ 0x5c
 8003596:	f000 f9f9 	bl	800398c <memset>
 800359a:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <std+0x58>)
 800359c:	6224      	str	r4, [r4, #32]
 800359e:	6263      	str	r3, [r4, #36]	@ 0x24
 80035a0:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <std+0x5c>)
 80035a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035a4:	4b0c      	ldr	r3, [pc, #48]	@ (80035d8 <std+0x60>)
 80035a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035a8:	4b0c      	ldr	r3, [pc, #48]	@ (80035dc <std+0x64>)
 80035aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <std+0x68>)
 80035ae:	429c      	cmp	r4, r3
 80035b0:	d006      	beq.n	80035c0 <std+0x48>
 80035b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80035b6:	4294      	cmp	r4, r2
 80035b8:	d002      	beq.n	80035c0 <std+0x48>
 80035ba:	33d0      	adds	r3, #208	@ 0xd0
 80035bc:	429c      	cmp	r4, r3
 80035be:	d105      	bne.n	80035cc <std+0x54>
 80035c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80035c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035c8:	f000 ba58 	b.w	8003a7c <__retarget_lock_init_recursive>
 80035cc:	bd10      	pop	{r4, pc}
 80035ce:	bf00      	nop
 80035d0:	080037dd 	.word	0x080037dd
 80035d4:	080037ff 	.word	0x080037ff
 80035d8:	08003837 	.word	0x08003837
 80035dc:	0800385b 	.word	0x0800385b
 80035e0:	20000138 	.word	0x20000138

080035e4 <stdio_exit_handler>:
 80035e4:	4a02      	ldr	r2, [pc, #8]	@ (80035f0 <stdio_exit_handler+0xc>)
 80035e6:	4903      	ldr	r1, [pc, #12]	@ (80035f4 <stdio_exit_handler+0x10>)
 80035e8:	4803      	ldr	r0, [pc, #12]	@ (80035f8 <stdio_exit_handler+0x14>)
 80035ea:	f000 b869 	b.w	80036c0 <_fwalk_sglue>
 80035ee:	bf00      	nop
 80035f0:	2000000c 	.word	0x2000000c
 80035f4:	08004311 	.word	0x08004311
 80035f8:	2000001c 	.word	0x2000001c

080035fc <cleanup_stdio>:
 80035fc:	6841      	ldr	r1, [r0, #4]
 80035fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003630 <cleanup_stdio+0x34>)
 8003600:	b510      	push	{r4, lr}
 8003602:	4299      	cmp	r1, r3
 8003604:	4604      	mov	r4, r0
 8003606:	d001      	beq.n	800360c <cleanup_stdio+0x10>
 8003608:	f000 fe82 	bl	8004310 <_fflush_r>
 800360c:	68a1      	ldr	r1, [r4, #8]
 800360e:	4b09      	ldr	r3, [pc, #36]	@ (8003634 <cleanup_stdio+0x38>)
 8003610:	4299      	cmp	r1, r3
 8003612:	d002      	beq.n	800361a <cleanup_stdio+0x1e>
 8003614:	4620      	mov	r0, r4
 8003616:	f000 fe7b 	bl	8004310 <_fflush_r>
 800361a:	68e1      	ldr	r1, [r4, #12]
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <cleanup_stdio+0x3c>)
 800361e:	4299      	cmp	r1, r3
 8003620:	d004      	beq.n	800362c <cleanup_stdio+0x30>
 8003622:	4620      	mov	r0, r4
 8003624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003628:	f000 be72 	b.w	8004310 <_fflush_r>
 800362c:	bd10      	pop	{r4, pc}
 800362e:	bf00      	nop
 8003630:	20000138 	.word	0x20000138
 8003634:	200001a0 	.word	0x200001a0
 8003638:	20000208 	.word	0x20000208

0800363c <global_stdio_init.part.0>:
 800363c:	b510      	push	{r4, lr}
 800363e:	4b0b      	ldr	r3, [pc, #44]	@ (800366c <global_stdio_init.part.0+0x30>)
 8003640:	4c0b      	ldr	r4, [pc, #44]	@ (8003670 <global_stdio_init.part.0+0x34>)
 8003642:	4a0c      	ldr	r2, [pc, #48]	@ (8003674 <global_stdio_init.part.0+0x38>)
 8003644:	4620      	mov	r0, r4
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	2104      	movs	r1, #4
 800364a:	2200      	movs	r2, #0
 800364c:	f7ff ff94 	bl	8003578 <std>
 8003650:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003654:	2201      	movs	r2, #1
 8003656:	2109      	movs	r1, #9
 8003658:	f7ff ff8e 	bl	8003578 <std>
 800365c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003660:	2202      	movs	r2, #2
 8003662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003666:	2112      	movs	r1, #18
 8003668:	f7ff bf86 	b.w	8003578 <std>
 800366c:	20000270 	.word	0x20000270
 8003670:	20000138 	.word	0x20000138
 8003674:	080035e5 	.word	0x080035e5

08003678 <__sfp_lock_acquire>:
 8003678:	4801      	ldr	r0, [pc, #4]	@ (8003680 <__sfp_lock_acquire+0x8>)
 800367a:	f000 ba00 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 800367e:	bf00      	nop
 8003680:	20000279 	.word	0x20000279

08003684 <__sfp_lock_release>:
 8003684:	4801      	ldr	r0, [pc, #4]	@ (800368c <__sfp_lock_release+0x8>)
 8003686:	f000 b9fb 	b.w	8003a80 <__retarget_lock_release_recursive>
 800368a:	bf00      	nop
 800368c:	20000279 	.word	0x20000279

08003690 <__sinit>:
 8003690:	b510      	push	{r4, lr}
 8003692:	4604      	mov	r4, r0
 8003694:	f7ff fff0 	bl	8003678 <__sfp_lock_acquire>
 8003698:	6a23      	ldr	r3, [r4, #32]
 800369a:	b11b      	cbz	r3, 80036a4 <__sinit+0x14>
 800369c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036a0:	f7ff bff0 	b.w	8003684 <__sfp_lock_release>
 80036a4:	4b04      	ldr	r3, [pc, #16]	@ (80036b8 <__sinit+0x28>)
 80036a6:	6223      	str	r3, [r4, #32]
 80036a8:	4b04      	ldr	r3, [pc, #16]	@ (80036bc <__sinit+0x2c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f5      	bne.n	800369c <__sinit+0xc>
 80036b0:	f7ff ffc4 	bl	800363c <global_stdio_init.part.0>
 80036b4:	e7f2      	b.n	800369c <__sinit+0xc>
 80036b6:	bf00      	nop
 80036b8:	080035fd 	.word	0x080035fd
 80036bc:	20000270 	.word	0x20000270

080036c0 <_fwalk_sglue>:
 80036c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036c4:	4607      	mov	r7, r0
 80036c6:	4688      	mov	r8, r1
 80036c8:	4614      	mov	r4, r2
 80036ca:	2600      	movs	r6, #0
 80036cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80036d0:	f1b9 0901 	subs.w	r9, r9, #1
 80036d4:	d505      	bpl.n	80036e2 <_fwalk_sglue+0x22>
 80036d6:	6824      	ldr	r4, [r4, #0]
 80036d8:	2c00      	cmp	r4, #0
 80036da:	d1f7      	bne.n	80036cc <_fwalk_sglue+0xc>
 80036dc:	4630      	mov	r0, r6
 80036de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036e2:	89ab      	ldrh	r3, [r5, #12]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d907      	bls.n	80036f8 <_fwalk_sglue+0x38>
 80036e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80036ec:	3301      	adds	r3, #1
 80036ee:	d003      	beq.n	80036f8 <_fwalk_sglue+0x38>
 80036f0:	4629      	mov	r1, r5
 80036f2:	4638      	mov	r0, r7
 80036f4:	47c0      	blx	r8
 80036f6:	4306      	orrs	r6, r0
 80036f8:	3568      	adds	r5, #104	@ 0x68
 80036fa:	e7e9      	b.n	80036d0 <_fwalk_sglue+0x10>

080036fc <iprintf>:
 80036fc:	b40f      	push	{r0, r1, r2, r3}
 80036fe:	b507      	push	{r0, r1, r2, lr}
 8003700:	4906      	ldr	r1, [pc, #24]	@ (800371c <iprintf+0x20>)
 8003702:	ab04      	add	r3, sp, #16
 8003704:	6808      	ldr	r0, [r1, #0]
 8003706:	f853 2b04 	ldr.w	r2, [r3], #4
 800370a:	6881      	ldr	r1, [r0, #8]
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	f000 fad7 	bl	8003cc0 <_vfiprintf_r>
 8003712:	b003      	add	sp, #12
 8003714:	f85d eb04 	ldr.w	lr, [sp], #4
 8003718:	b004      	add	sp, #16
 800371a:	4770      	bx	lr
 800371c:	20000018 	.word	0x20000018

08003720 <_puts_r>:
 8003720:	6a03      	ldr	r3, [r0, #32]
 8003722:	b570      	push	{r4, r5, r6, lr}
 8003724:	4605      	mov	r5, r0
 8003726:	460e      	mov	r6, r1
 8003728:	6884      	ldr	r4, [r0, #8]
 800372a:	b90b      	cbnz	r3, 8003730 <_puts_r+0x10>
 800372c:	f7ff ffb0 	bl	8003690 <__sinit>
 8003730:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003732:	07db      	lsls	r3, r3, #31
 8003734:	d405      	bmi.n	8003742 <_puts_r+0x22>
 8003736:	89a3      	ldrh	r3, [r4, #12]
 8003738:	0598      	lsls	r0, r3, #22
 800373a:	d402      	bmi.n	8003742 <_puts_r+0x22>
 800373c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800373e:	f000 f99e 	bl	8003a7e <__retarget_lock_acquire_recursive>
 8003742:	89a3      	ldrh	r3, [r4, #12]
 8003744:	0719      	lsls	r1, r3, #28
 8003746:	d502      	bpl.n	800374e <_puts_r+0x2e>
 8003748:	6923      	ldr	r3, [r4, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d135      	bne.n	80037ba <_puts_r+0x9a>
 800374e:	4621      	mov	r1, r4
 8003750:	4628      	mov	r0, r5
 8003752:	f000 f8c5 	bl	80038e0 <__swsetup_r>
 8003756:	b380      	cbz	r0, 80037ba <_puts_r+0x9a>
 8003758:	f04f 35ff 	mov.w	r5, #4294967295
 800375c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800375e:	07da      	lsls	r2, r3, #31
 8003760:	d405      	bmi.n	800376e <_puts_r+0x4e>
 8003762:	89a3      	ldrh	r3, [r4, #12]
 8003764:	059b      	lsls	r3, r3, #22
 8003766:	d402      	bmi.n	800376e <_puts_r+0x4e>
 8003768:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800376a:	f000 f989 	bl	8003a80 <__retarget_lock_release_recursive>
 800376e:	4628      	mov	r0, r5
 8003770:	bd70      	pop	{r4, r5, r6, pc}
 8003772:	2b00      	cmp	r3, #0
 8003774:	da04      	bge.n	8003780 <_puts_r+0x60>
 8003776:	69a2      	ldr	r2, [r4, #24]
 8003778:	429a      	cmp	r2, r3
 800377a:	dc17      	bgt.n	80037ac <_puts_r+0x8c>
 800377c:	290a      	cmp	r1, #10
 800377e:	d015      	beq.n	80037ac <_puts_r+0x8c>
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	6022      	str	r2, [r4, #0]
 8003786:	7019      	strb	r1, [r3, #0]
 8003788:	68a3      	ldr	r3, [r4, #8]
 800378a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800378e:	3b01      	subs	r3, #1
 8003790:	60a3      	str	r3, [r4, #8]
 8003792:	2900      	cmp	r1, #0
 8003794:	d1ed      	bne.n	8003772 <_puts_r+0x52>
 8003796:	2b00      	cmp	r3, #0
 8003798:	da11      	bge.n	80037be <_puts_r+0x9e>
 800379a:	4622      	mov	r2, r4
 800379c:	210a      	movs	r1, #10
 800379e:	4628      	mov	r0, r5
 80037a0:	f000 f85f 	bl	8003862 <__swbuf_r>
 80037a4:	3001      	adds	r0, #1
 80037a6:	d0d7      	beq.n	8003758 <_puts_r+0x38>
 80037a8:	250a      	movs	r5, #10
 80037aa:	e7d7      	b.n	800375c <_puts_r+0x3c>
 80037ac:	4622      	mov	r2, r4
 80037ae:	4628      	mov	r0, r5
 80037b0:	f000 f857 	bl	8003862 <__swbuf_r>
 80037b4:	3001      	adds	r0, #1
 80037b6:	d1e7      	bne.n	8003788 <_puts_r+0x68>
 80037b8:	e7ce      	b.n	8003758 <_puts_r+0x38>
 80037ba:	3e01      	subs	r6, #1
 80037bc:	e7e4      	b.n	8003788 <_puts_r+0x68>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	6022      	str	r2, [r4, #0]
 80037c4:	220a      	movs	r2, #10
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	e7ee      	b.n	80037a8 <_puts_r+0x88>
	...

080037cc <puts>:
 80037cc:	4b02      	ldr	r3, [pc, #8]	@ (80037d8 <puts+0xc>)
 80037ce:	4601      	mov	r1, r0
 80037d0:	6818      	ldr	r0, [r3, #0]
 80037d2:	f7ff bfa5 	b.w	8003720 <_puts_r>
 80037d6:	bf00      	nop
 80037d8:	20000018 	.word	0x20000018

080037dc <__sread>:
 80037dc:	b510      	push	{r4, lr}
 80037de:	460c      	mov	r4, r1
 80037e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e4:	f000 f8fc 	bl	80039e0 <_read_r>
 80037e8:	2800      	cmp	r0, #0
 80037ea:	bfab      	itete	ge
 80037ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80037ee:	89a3      	ldrhlt	r3, [r4, #12]
 80037f0:	181b      	addge	r3, r3, r0
 80037f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80037f6:	bfac      	ite	ge
 80037f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80037fa:	81a3      	strhlt	r3, [r4, #12]
 80037fc:	bd10      	pop	{r4, pc}

080037fe <__swrite>:
 80037fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003802:	461f      	mov	r7, r3
 8003804:	898b      	ldrh	r3, [r1, #12]
 8003806:	4605      	mov	r5, r0
 8003808:	05db      	lsls	r3, r3, #23
 800380a:	460c      	mov	r4, r1
 800380c:	4616      	mov	r6, r2
 800380e:	d505      	bpl.n	800381c <__swrite+0x1e>
 8003810:	2302      	movs	r3, #2
 8003812:	2200      	movs	r2, #0
 8003814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003818:	f000 f8d0 	bl	80039bc <_lseek_r>
 800381c:	89a3      	ldrh	r3, [r4, #12]
 800381e:	4632      	mov	r2, r6
 8003820:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003824:	81a3      	strh	r3, [r4, #12]
 8003826:	4628      	mov	r0, r5
 8003828:	463b      	mov	r3, r7
 800382a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800382e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003832:	f000 b8e7 	b.w	8003a04 <_write_r>

08003836 <__sseek>:
 8003836:	b510      	push	{r4, lr}
 8003838:	460c      	mov	r4, r1
 800383a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800383e:	f000 f8bd 	bl	80039bc <_lseek_r>
 8003842:	1c43      	adds	r3, r0, #1
 8003844:	89a3      	ldrh	r3, [r4, #12]
 8003846:	bf15      	itete	ne
 8003848:	6560      	strne	r0, [r4, #84]	@ 0x54
 800384a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800384e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003852:	81a3      	strheq	r3, [r4, #12]
 8003854:	bf18      	it	ne
 8003856:	81a3      	strhne	r3, [r4, #12]
 8003858:	bd10      	pop	{r4, pc}

0800385a <__sclose>:
 800385a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800385e:	f000 b89d 	b.w	800399c <_close_r>

08003862 <__swbuf_r>:
 8003862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003864:	460e      	mov	r6, r1
 8003866:	4614      	mov	r4, r2
 8003868:	4605      	mov	r5, r0
 800386a:	b118      	cbz	r0, 8003874 <__swbuf_r+0x12>
 800386c:	6a03      	ldr	r3, [r0, #32]
 800386e:	b90b      	cbnz	r3, 8003874 <__swbuf_r+0x12>
 8003870:	f7ff ff0e 	bl	8003690 <__sinit>
 8003874:	69a3      	ldr	r3, [r4, #24]
 8003876:	60a3      	str	r3, [r4, #8]
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	071a      	lsls	r2, r3, #28
 800387c:	d501      	bpl.n	8003882 <__swbuf_r+0x20>
 800387e:	6923      	ldr	r3, [r4, #16]
 8003880:	b943      	cbnz	r3, 8003894 <__swbuf_r+0x32>
 8003882:	4621      	mov	r1, r4
 8003884:	4628      	mov	r0, r5
 8003886:	f000 f82b 	bl	80038e0 <__swsetup_r>
 800388a:	b118      	cbz	r0, 8003894 <__swbuf_r+0x32>
 800388c:	f04f 37ff 	mov.w	r7, #4294967295
 8003890:	4638      	mov	r0, r7
 8003892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	6922      	ldr	r2, [r4, #16]
 8003898:	b2f6      	uxtb	r6, r6
 800389a:	1a98      	subs	r0, r3, r2
 800389c:	6963      	ldr	r3, [r4, #20]
 800389e:	4637      	mov	r7, r6
 80038a0:	4283      	cmp	r3, r0
 80038a2:	dc05      	bgt.n	80038b0 <__swbuf_r+0x4e>
 80038a4:	4621      	mov	r1, r4
 80038a6:	4628      	mov	r0, r5
 80038a8:	f000 fd32 	bl	8004310 <_fflush_r>
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d1ed      	bne.n	800388c <__swbuf_r+0x2a>
 80038b0:	68a3      	ldr	r3, [r4, #8]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	60a3      	str	r3, [r4, #8]
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	6022      	str	r2, [r4, #0]
 80038bc:	701e      	strb	r6, [r3, #0]
 80038be:	6962      	ldr	r2, [r4, #20]
 80038c0:	1c43      	adds	r3, r0, #1
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d004      	beq.n	80038d0 <__swbuf_r+0x6e>
 80038c6:	89a3      	ldrh	r3, [r4, #12]
 80038c8:	07db      	lsls	r3, r3, #31
 80038ca:	d5e1      	bpl.n	8003890 <__swbuf_r+0x2e>
 80038cc:	2e0a      	cmp	r6, #10
 80038ce:	d1df      	bne.n	8003890 <__swbuf_r+0x2e>
 80038d0:	4621      	mov	r1, r4
 80038d2:	4628      	mov	r0, r5
 80038d4:	f000 fd1c 	bl	8004310 <_fflush_r>
 80038d8:	2800      	cmp	r0, #0
 80038da:	d0d9      	beq.n	8003890 <__swbuf_r+0x2e>
 80038dc:	e7d6      	b.n	800388c <__swbuf_r+0x2a>
	...

080038e0 <__swsetup_r>:
 80038e0:	b538      	push	{r3, r4, r5, lr}
 80038e2:	4b29      	ldr	r3, [pc, #164]	@ (8003988 <__swsetup_r+0xa8>)
 80038e4:	4605      	mov	r5, r0
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	460c      	mov	r4, r1
 80038ea:	b118      	cbz	r0, 80038f4 <__swsetup_r+0x14>
 80038ec:	6a03      	ldr	r3, [r0, #32]
 80038ee:	b90b      	cbnz	r3, 80038f4 <__swsetup_r+0x14>
 80038f0:	f7ff fece 	bl	8003690 <__sinit>
 80038f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038f8:	0719      	lsls	r1, r3, #28
 80038fa:	d422      	bmi.n	8003942 <__swsetup_r+0x62>
 80038fc:	06da      	lsls	r2, r3, #27
 80038fe:	d407      	bmi.n	8003910 <__swsetup_r+0x30>
 8003900:	2209      	movs	r2, #9
 8003902:	602a      	str	r2, [r5, #0]
 8003904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	81a3      	strh	r3, [r4, #12]
 800390e:	e033      	b.n	8003978 <__swsetup_r+0x98>
 8003910:	0758      	lsls	r0, r3, #29
 8003912:	d512      	bpl.n	800393a <__swsetup_r+0x5a>
 8003914:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003916:	b141      	cbz	r1, 800392a <__swsetup_r+0x4a>
 8003918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800391c:	4299      	cmp	r1, r3
 800391e:	d002      	beq.n	8003926 <__swsetup_r+0x46>
 8003920:	4628      	mov	r0, r5
 8003922:	f000 f8af 	bl	8003a84 <_free_r>
 8003926:	2300      	movs	r3, #0
 8003928:	6363      	str	r3, [r4, #52]	@ 0x34
 800392a:	89a3      	ldrh	r3, [r4, #12]
 800392c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003930:	81a3      	strh	r3, [r4, #12]
 8003932:	2300      	movs	r3, #0
 8003934:	6063      	str	r3, [r4, #4]
 8003936:	6923      	ldr	r3, [r4, #16]
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	89a3      	ldrh	r3, [r4, #12]
 800393c:	f043 0308 	orr.w	r3, r3, #8
 8003940:	81a3      	strh	r3, [r4, #12]
 8003942:	6923      	ldr	r3, [r4, #16]
 8003944:	b94b      	cbnz	r3, 800395a <__swsetup_r+0x7a>
 8003946:	89a3      	ldrh	r3, [r4, #12]
 8003948:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800394c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003950:	d003      	beq.n	800395a <__swsetup_r+0x7a>
 8003952:	4621      	mov	r1, r4
 8003954:	4628      	mov	r0, r5
 8003956:	f000 fd28 	bl	80043aa <__smakebuf_r>
 800395a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800395e:	f013 0201 	ands.w	r2, r3, #1
 8003962:	d00a      	beq.n	800397a <__swsetup_r+0x9a>
 8003964:	2200      	movs	r2, #0
 8003966:	60a2      	str	r2, [r4, #8]
 8003968:	6962      	ldr	r2, [r4, #20]
 800396a:	4252      	negs	r2, r2
 800396c:	61a2      	str	r2, [r4, #24]
 800396e:	6922      	ldr	r2, [r4, #16]
 8003970:	b942      	cbnz	r2, 8003984 <__swsetup_r+0xa4>
 8003972:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003976:	d1c5      	bne.n	8003904 <__swsetup_r+0x24>
 8003978:	bd38      	pop	{r3, r4, r5, pc}
 800397a:	0799      	lsls	r1, r3, #30
 800397c:	bf58      	it	pl
 800397e:	6962      	ldrpl	r2, [r4, #20]
 8003980:	60a2      	str	r2, [r4, #8]
 8003982:	e7f4      	b.n	800396e <__swsetup_r+0x8e>
 8003984:	2000      	movs	r0, #0
 8003986:	e7f7      	b.n	8003978 <__swsetup_r+0x98>
 8003988:	20000018 	.word	0x20000018

0800398c <memset>:
 800398c:	4603      	mov	r3, r0
 800398e:	4402      	add	r2, r0
 8003990:	4293      	cmp	r3, r2
 8003992:	d100      	bne.n	8003996 <memset+0xa>
 8003994:	4770      	bx	lr
 8003996:	f803 1b01 	strb.w	r1, [r3], #1
 800399a:	e7f9      	b.n	8003990 <memset+0x4>

0800399c <_close_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	2300      	movs	r3, #0
 80039a0:	4d05      	ldr	r5, [pc, #20]	@ (80039b8 <_close_r+0x1c>)
 80039a2:	4604      	mov	r4, r0
 80039a4:	4608      	mov	r0, r1
 80039a6:	602b      	str	r3, [r5, #0]
 80039a8:	f7fd fbf9 	bl	800119e <_close>
 80039ac:	1c43      	adds	r3, r0, #1
 80039ae:	d102      	bne.n	80039b6 <_close_r+0x1a>
 80039b0:	682b      	ldr	r3, [r5, #0]
 80039b2:	b103      	cbz	r3, 80039b6 <_close_r+0x1a>
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	bd38      	pop	{r3, r4, r5, pc}
 80039b8:	20000274 	.word	0x20000274

080039bc <_lseek_r>:
 80039bc:	b538      	push	{r3, r4, r5, lr}
 80039be:	4604      	mov	r4, r0
 80039c0:	4608      	mov	r0, r1
 80039c2:	4611      	mov	r1, r2
 80039c4:	2200      	movs	r2, #0
 80039c6:	4d05      	ldr	r5, [pc, #20]	@ (80039dc <_lseek_r+0x20>)
 80039c8:	602a      	str	r2, [r5, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	f7fd fc0b 	bl	80011e6 <_lseek>
 80039d0:	1c43      	adds	r3, r0, #1
 80039d2:	d102      	bne.n	80039da <_lseek_r+0x1e>
 80039d4:	682b      	ldr	r3, [r5, #0]
 80039d6:	b103      	cbz	r3, 80039da <_lseek_r+0x1e>
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	20000274 	.word	0x20000274

080039e0 <_read_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4604      	mov	r4, r0
 80039e4:	4608      	mov	r0, r1
 80039e6:	4611      	mov	r1, r2
 80039e8:	2200      	movs	r2, #0
 80039ea:	4d05      	ldr	r5, [pc, #20]	@ (8003a00 <_read_r+0x20>)
 80039ec:	602a      	str	r2, [r5, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f7fd fb9c 	bl	800112c <_read>
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	d102      	bne.n	80039fe <_read_r+0x1e>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b103      	cbz	r3, 80039fe <_read_r+0x1e>
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	20000274 	.word	0x20000274

08003a04 <_write_r>:
 8003a04:	b538      	push	{r3, r4, r5, lr}
 8003a06:	4604      	mov	r4, r0
 8003a08:	4608      	mov	r0, r1
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	4d05      	ldr	r5, [pc, #20]	@ (8003a24 <_write_r+0x20>)
 8003a10:	602a      	str	r2, [r5, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f7fd fba7 	bl	8001166 <_write>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d102      	bne.n	8003a22 <_write_r+0x1e>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	b103      	cbz	r3, 8003a22 <_write_r+0x1e>
 8003a20:	6023      	str	r3, [r4, #0]
 8003a22:	bd38      	pop	{r3, r4, r5, pc}
 8003a24:	20000274 	.word	0x20000274

08003a28 <__errno>:
 8003a28:	4b01      	ldr	r3, [pc, #4]	@ (8003a30 <__errno+0x8>)
 8003a2a:	6818      	ldr	r0, [r3, #0]
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000018 	.word	0x20000018

08003a34 <__libc_init_array>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	2600      	movs	r6, #0
 8003a38:	4d0c      	ldr	r5, [pc, #48]	@ (8003a6c <__libc_init_array+0x38>)
 8003a3a:	4c0d      	ldr	r4, [pc, #52]	@ (8003a70 <__libc_init_array+0x3c>)
 8003a3c:	1b64      	subs	r4, r4, r5
 8003a3e:	10a4      	asrs	r4, r4, #2
 8003a40:	42a6      	cmp	r6, r4
 8003a42:	d109      	bne.n	8003a58 <__libc_init_array+0x24>
 8003a44:	f000 fd2e 	bl	80044a4 <_init>
 8003a48:	2600      	movs	r6, #0
 8003a4a:	4d0a      	ldr	r5, [pc, #40]	@ (8003a74 <__libc_init_array+0x40>)
 8003a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8003a78 <__libc_init_array+0x44>)
 8003a4e:	1b64      	subs	r4, r4, r5
 8003a50:	10a4      	asrs	r4, r4, #2
 8003a52:	42a6      	cmp	r6, r4
 8003a54:	d105      	bne.n	8003a62 <__libc_init_array+0x2e>
 8003a56:	bd70      	pop	{r4, r5, r6, pc}
 8003a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5c:	4798      	blx	r3
 8003a5e:	3601      	adds	r6, #1
 8003a60:	e7ee      	b.n	8003a40 <__libc_init_array+0xc>
 8003a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a66:	4798      	blx	r3
 8003a68:	3601      	adds	r6, #1
 8003a6a:	e7f2      	b.n	8003a52 <__libc_init_array+0x1e>
 8003a6c:	0800464c 	.word	0x0800464c
 8003a70:	0800464c 	.word	0x0800464c
 8003a74:	0800464c 	.word	0x0800464c
 8003a78:	08004650 	.word	0x08004650

08003a7c <__retarget_lock_init_recursive>:
 8003a7c:	4770      	bx	lr

08003a7e <__retarget_lock_acquire_recursive>:
 8003a7e:	4770      	bx	lr

08003a80 <__retarget_lock_release_recursive>:
 8003a80:	4770      	bx	lr
	...

08003a84 <_free_r>:
 8003a84:	b538      	push	{r3, r4, r5, lr}
 8003a86:	4605      	mov	r5, r0
 8003a88:	2900      	cmp	r1, #0
 8003a8a:	d040      	beq.n	8003b0e <_free_r+0x8a>
 8003a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a90:	1f0c      	subs	r4, r1, #4
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	bfb8      	it	lt
 8003a96:	18e4      	addlt	r4, r4, r3
 8003a98:	f000 f8de 	bl	8003c58 <__malloc_lock>
 8003a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b10 <_free_r+0x8c>)
 8003a9e:	6813      	ldr	r3, [r2, #0]
 8003aa0:	b933      	cbnz	r3, 8003ab0 <_free_r+0x2c>
 8003aa2:	6063      	str	r3, [r4, #4]
 8003aa4:	6014      	str	r4, [r2, #0]
 8003aa6:	4628      	mov	r0, r5
 8003aa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003aac:	f000 b8da 	b.w	8003c64 <__malloc_unlock>
 8003ab0:	42a3      	cmp	r3, r4
 8003ab2:	d908      	bls.n	8003ac6 <_free_r+0x42>
 8003ab4:	6820      	ldr	r0, [r4, #0]
 8003ab6:	1821      	adds	r1, r4, r0
 8003ab8:	428b      	cmp	r3, r1
 8003aba:	bf01      	itttt	eq
 8003abc:	6819      	ldreq	r1, [r3, #0]
 8003abe:	685b      	ldreq	r3, [r3, #4]
 8003ac0:	1809      	addeq	r1, r1, r0
 8003ac2:	6021      	streq	r1, [r4, #0]
 8003ac4:	e7ed      	b.n	8003aa2 <_free_r+0x1e>
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	b10b      	cbz	r3, 8003ad0 <_free_r+0x4c>
 8003acc:	42a3      	cmp	r3, r4
 8003ace:	d9fa      	bls.n	8003ac6 <_free_r+0x42>
 8003ad0:	6811      	ldr	r1, [r2, #0]
 8003ad2:	1850      	adds	r0, r2, r1
 8003ad4:	42a0      	cmp	r0, r4
 8003ad6:	d10b      	bne.n	8003af0 <_free_r+0x6c>
 8003ad8:	6820      	ldr	r0, [r4, #0]
 8003ada:	4401      	add	r1, r0
 8003adc:	1850      	adds	r0, r2, r1
 8003ade:	4283      	cmp	r3, r0
 8003ae0:	6011      	str	r1, [r2, #0]
 8003ae2:	d1e0      	bne.n	8003aa6 <_free_r+0x22>
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	4408      	add	r0, r1
 8003aea:	6010      	str	r0, [r2, #0]
 8003aec:	6053      	str	r3, [r2, #4]
 8003aee:	e7da      	b.n	8003aa6 <_free_r+0x22>
 8003af0:	d902      	bls.n	8003af8 <_free_r+0x74>
 8003af2:	230c      	movs	r3, #12
 8003af4:	602b      	str	r3, [r5, #0]
 8003af6:	e7d6      	b.n	8003aa6 <_free_r+0x22>
 8003af8:	6820      	ldr	r0, [r4, #0]
 8003afa:	1821      	adds	r1, r4, r0
 8003afc:	428b      	cmp	r3, r1
 8003afe:	bf01      	itttt	eq
 8003b00:	6819      	ldreq	r1, [r3, #0]
 8003b02:	685b      	ldreq	r3, [r3, #4]
 8003b04:	1809      	addeq	r1, r1, r0
 8003b06:	6021      	streq	r1, [r4, #0]
 8003b08:	6063      	str	r3, [r4, #4]
 8003b0a:	6054      	str	r4, [r2, #4]
 8003b0c:	e7cb      	b.n	8003aa6 <_free_r+0x22>
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
 8003b10:	20000280 	.word	0x20000280

08003b14 <sbrk_aligned>:
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	4e0f      	ldr	r6, [pc, #60]	@ (8003b54 <sbrk_aligned+0x40>)
 8003b18:	460c      	mov	r4, r1
 8003b1a:	6831      	ldr	r1, [r6, #0]
 8003b1c:	4605      	mov	r5, r0
 8003b1e:	b911      	cbnz	r1, 8003b26 <sbrk_aligned+0x12>
 8003b20:	f000 fca2 	bl	8004468 <_sbrk_r>
 8003b24:	6030      	str	r0, [r6, #0]
 8003b26:	4621      	mov	r1, r4
 8003b28:	4628      	mov	r0, r5
 8003b2a:	f000 fc9d 	bl	8004468 <_sbrk_r>
 8003b2e:	1c43      	adds	r3, r0, #1
 8003b30:	d103      	bne.n	8003b3a <sbrk_aligned+0x26>
 8003b32:	f04f 34ff 	mov.w	r4, #4294967295
 8003b36:	4620      	mov	r0, r4
 8003b38:	bd70      	pop	{r4, r5, r6, pc}
 8003b3a:	1cc4      	adds	r4, r0, #3
 8003b3c:	f024 0403 	bic.w	r4, r4, #3
 8003b40:	42a0      	cmp	r0, r4
 8003b42:	d0f8      	beq.n	8003b36 <sbrk_aligned+0x22>
 8003b44:	1a21      	subs	r1, r4, r0
 8003b46:	4628      	mov	r0, r5
 8003b48:	f000 fc8e 	bl	8004468 <_sbrk_r>
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d1f2      	bne.n	8003b36 <sbrk_aligned+0x22>
 8003b50:	e7ef      	b.n	8003b32 <sbrk_aligned+0x1e>
 8003b52:	bf00      	nop
 8003b54:	2000027c 	.word	0x2000027c

08003b58 <_malloc_r>:
 8003b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b5c:	1ccd      	adds	r5, r1, #3
 8003b5e:	f025 0503 	bic.w	r5, r5, #3
 8003b62:	3508      	adds	r5, #8
 8003b64:	2d0c      	cmp	r5, #12
 8003b66:	bf38      	it	cc
 8003b68:	250c      	movcc	r5, #12
 8003b6a:	2d00      	cmp	r5, #0
 8003b6c:	4606      	mov	r6, r0
 8003b6e:	db01      	blt.n	8003b74 <_malloc_r+0x1c>
 8003b70:	42a9      	cmp	r1, r5
 8003b72:	d904      	bls.n	8003b7e <_malloc_r+0x26>
 8003b74:	230c      	movs	r3, #12
 8003b76:	6033      	str	r3, [r6, #0]
 8003b78:	2000      	movs	r0, #0
 8003b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c54 <_malloc_r+0xfc>
 8003b82:	f000 f869 	bl	8003c58 <__malloc_lock>
 8003b86:	f8d8 3000 	ldr.w	r3, [r8]
 8003b8a:	461c      	mov	r4, r3
 8003b8c:	bb44      	cbnz	r4, 8003be0 <_malloc_r+0x88>
 8003b8e:	4629      	mov	r1, r5
 8003b90:	4630      	mov	r0, r6
 8003b92:	f7ff ffbf 	bl	8003b14 <sbrk_aligned>
 8003b96:	1c43      	adds	r3, r0, #1
 8003b98:	4604      	mov	r4, r0
 8003b9a:	d158      	bne.n	8003c4e <_malloc_r+0xf6>
 8003b9c:	f8d8 4000 	ldr.w	r4, [r8]
 8003ba0:	4627      	mov	r7, r4
 8003ba2:	2f00      	cmp	r7, #0
 8003ba4:	d143      	bne.n	8003c2e <_malloc_r+0xd6>
 8003ba6:	2c00      	cmp	r4, #0
 8003ba8:	d04b      	beq.n	8003c42 <_malloc_r+0xea>
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	4639      	mov	r1, r7
 8003bae:	4630      	mov	r0, r6
 8003bb0:	eb04 0903 	add.w	r9, r4, r3
 8003bb4:	f000 fc58 	bl	8004468 <_sbrk_r>
 8003bb8:	4581      	cmp	r9, r0
 8003bba:	d142      	bne.n	8003c42 <_malloc_r+0xea>
 8003bbc:	6821      	ldr	r1, [r4, #0]
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	1a6d      	subs	r5, r5, r1
 8003bc2:	4629      	mov	r1, r5
 8003bc4:	f7ff ffa6 	bl	8003b14 <sbrk_aligned>
 8003bc8:	3001      	adds	r0, #1
 8003bca:	d03a      	beq.n	8003c42 <_malloc_r+0xea>
 8003bcc:	6823      	ldr	r3, [r4, #0]
 8003bce:	442b      	add	r3, r5
 8003bd0:	6023      	str	r3, [r4, #0]
 8003bd2:	f8d8 3000 	ldr.w	r3, [r8]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	bb62      	cbnz	r2, 8003c34 <_malloc_r+0xdc>
 8003bda:	f8c8 7000 	str.w	r7, [r8]
 8003bde:	e00f      	b.n	8003c00 <_malloc_r+0xa8>
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	1b52      	subs	r2, r2, r5
 8003be4:	d420      	bmi.n	8003c28 <_malloc_r+0xd0>
 8003be6:	2a0b      	cmp	r2, #11
 8003be8:	d917      	bls.n	8003c1a <_malloc_r+0xc2>
 8003bea:	1961      	adds	r1, r4, r5
 8003bec:	42a3      	cmp	r3, r4
 8003bee:	6025      	str	r5, [r4, #0]
 8003bf0:	bf18      	it	ne
 8003bf2:	6059      	strne	r1, [r3, #4]
 8003bf4:	6863      	ldr	r3, [r4, #4]
 8003bf6:	bf08      	it	eq
 8003bf8:	f8c8 1000 	streq.w	r1, [r8]
 8003bfc:	5162      	str	r2, [r4, r5]
 8003bfe:	604b      	str	r3, [r1, #4]
 8003c00:	4630      	mov	r0, r6
 8003c02:	f000 f82f 	bl	8003c64 <__malloc_unlock>
 8003c06:	f104 000b 	add.w	r0, r4, #11
 8003c0a:	1d23      	adds	r3, r4, #4
 8003c0c:	f020 0007 	bic.w	r0, r0, #7
 8003c10:	1ac2      	subs	r2, r0, r3
 8003c12:	bf1c      	itt	ne
 8003c14:	1a1b      	subne	r3, r3, r0
 8003c16:	50a3      	strne	r3, [r4, r2]
 8003c18:	e7af      	b.n	8003b7a <_malloc_r+0x22>
 8003c1a:	6862      	ldr	r2, [r4, #4]
 8003c1c:	42a3      	cmp	r3, r4
 8003c1e:	bf0c      	ite	eq
 8003c20:	f8c8 2000 	streq.w	r2, [r8]
 8003c24:	605a      	strne	r2, [r3, #4]
 8003c26:	e7eb      	b.n	8003c00 <_malloc_r+0xa8>
 8003c28:	4623      	mov	r3, r4
 8003c2a:	6864      	ldr	r4, [r4, #4]
 8003c2c:	e7ae      	b.n	8003b8c <_malloc_r+0x34>
 8003c2e:	463c      	mov	r4, r7
 8003c30:	687f      	ldr	r7, [r7, #4]
 8003c32:	e7b6      	b.n	8003ba2 <_malloc_r+0x4a>
 8003c34:	461a      	mov	r2, r3
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	42a3      	cmp	r3, r4
 8003c3a:	d1fb      	bne.n	8003c34 <_malloc_r+0xdc>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	6053      	str	r3, [r2, #4]
 8003c40:	e7de      	b.n	8003c00 <_malloc_r+0xa8>
 8003c42:	230c      	movs	r3, #12
 8003c44:	4630      	mov	r0, r6
 8003c46:	6033      	str	r3, [r6, #0]
 8003c48:	f000 f80c 	bl	8003c64 <__malloc_unlock>
 8003c4c:	e794      	b.n	8003b78 <_malloc_r+0x20>
 8003c4e:	6005      	str	r5, [r0, #0]
 8003c50:	e7d6      	b.n	8003c00 <_malloc_r+0xa8>
 8003c52:	bf00      	nop
 8003c54:	20000280 	.word	0x20000280

08003c58 <__malloc_lock>:
 8003c58:	4801      	ldr	r0, [pc, #4]	@ (8003c60 <__malloc_lock+0x8>)
 8003c5a:	f7ff bf10 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 8003c5e:	bf00      	nop
 8003c60:	20000278 	.word	0x20000278

08003c64 <__malloc_unlock>:
 8003c64:	4801      	ldr	r0, [pc, #4]	@ (8003c6c <__malloc_unlock+0x8>)
 8003c66:	f7ff bf0b 	b.w	8003a80 <__retarget_lock_release_recursive>
 8003c6a:	bf00      	nop
 8003c6c:	20000278 	.word	0x20000278

08003c70 <__sfputc_r>:
 8003c70:	6893      	ldr	r3, [r2, #8]
 8003c72:	b410      	push	{r4}
 8003c74:	3b01      	subs	r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	6093      	str	r3, [r2, #8]
 8003c7a:	da07      	bge.n	8003c8c <__sfputc_r+0x1c>
 8003c7c:	6994      	ldr	r4, [r2, #24]
 8003c7e:	42a3      	cmp	r3, r4
 8003c80:	db01      	blt.n	8003c86 <__sfputc_r+0x16>
 8003c82:	290a      	cmp	r1, #10
 8003c84:	d102      	bne.n	8003c8c <__sfputc_r+0x1c>
 8003c86:	bc10      	pop	{r4}
 8003c88:	f7ff bdeb 	b.w	8003862 <__swbuf_r>
 8003c8c:	6813      	ldr	r3, [r2, #0]
 8003c8e:	1c58      	adds	r0, r3, #1
 8003c90:	6010      	str	r0, [r2, #0]
 8003c92:	7019      	strb	r1, [r3, #0]
 8003c94:	4608      	mov	r0, r1
 8003c96:	bc10      	pop	{r4}
 8003c98:	4770      	bx	lr

08003c9a <__sfputs_r>:
 8003c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c9c:	4606      	mov	r6, r0
 8003c9e:	460f      	mov	r7, r1
 8003ca0:	4614      	mov	r4, r2
 8003ca2:	18d5      	adds	r5, r2, r3
 8003ca4:	42ac      	cmp	r4, r5
 8003ca6:	d101      	bne.n	8003cac <__sfputs_r+0x12>
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e007      	b.n	8003cbc <__sfputs_r+0x22>
 8003cac:	463a      	mov	r2, r7
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cb4:	f7ff ffdc 	bl	8003c70 <__sfputc_r>
 8003cb8:	1c43      	adds	r3, r0, #1
 8003cba:	d1f3      	bne.n	8003ca4 <__sfputs_r+0xa>
 8003cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003cc0 <_vfiprintf_r>:
 8003cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc4:	460d      	mov	r5, r1
 8003cc6:	4614      	mov	r4, r2
 8003cc8:	4698      	mov	r8, r3
 8003cca:	4606      	mov	r6, r0
 8003ccc:	b09d      	sub	sp, #116	@ 0x74
 8003cce:	b118      	cbz	r0, 8003cd8 <_vfiprintf_r+0x18>
 8003cd0:	6a03      	ldr	r3, [r0, #32]
 8003cd2:	b90b      	cbnz	r3, 8003cd8 <_vfiprintf_r+0x18>
 8003cd4:	f7ff fcdc 	bl	8003690 <__sinit>
 8003cd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003cda:	07d9      	lsls	r1, r3, #31
 8003cdc:	d405      	bmi.n	8003cea <_vfiprintf_r+0x2a>
 8003cde:	89ab      	ldrh	r3, [r5, #12]
 8003ce0:	059a      	lsls	r2, r3, #22
 8003ce2:	d402      	bmi.n	8003cea <_vfiprintf_r+0x2a>
 8003ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ce6:	f7ff feca 	bl	8003a7e <__retarget_lock_acquire_recursive>
 8003cea:	89ab      	ldrh	r3, [r5, #12]
 8003cec:	071b      	lsls	r3, r3, #28
 8003cee:	d501      	bpl.n	8003cf4 <_vfiprintf_r+0x34>
 8003cf0:	692b      	ldr	r3, [r5, #16]
 8003cf2:	b99b      	cbnz	r3, 8003d1c <_vfiprintf_r+0x5c>
 8003cf4:	4629      	mov	r1, r5
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f7ff fdf2 	bl	80038e0 <__swsetup_r>
 8003cfc:	b170      	cbz	r0, 8003d1c <_vfiprintf_r+0x5c>
 8003cfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d00:	07dc      	lsls	r4, r3, #31
 8003d02:	d504      	bpl.n	8003d0e <_vfiprintf_r+0x4e>
 8003d04:	f04f 30ff 	mov.w	r0, #4294967295
 8003d08:	b01d      	add	sp, #116	@ 0x74
 8003d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d0e:	89ab      	ldrh	r3, [r5, #12]
 8003d10:	0598      	lsls	r0, r3, #22
 8003d12:	d4f7      	bmi.n	8003d04 <_vfiprintf_r+0x44>
 8003d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d16:	f7ff feb3 	bl	8003a80 <__retarget_lock_release_recursive>
 8003d1a:	e7f3      	b.n	8003d04 <_vfiprintf_r+0x44>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d20:	2320      	movs	r3, #32
 8003d22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d26:	2330      	movs	r3, #48	@ 0x30
 8003d28:	f04f 0901 	mov.w	r9, #1
 8003d2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d30:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003edc <_vfiprintf_r+0x21c>
 8003d34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d38:	4623      	mov	r3, r4
 8003d3a:	469a      	mov	sl, r3
 8003d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d40:	b10a      	cbz	r2, 8003d46 <_vfiprintf_r+0x86>
 8003d42:	2a25      	cmp	r2, #37	@ 0x25
 8003d44:	d1f9      	bne.n	8003d3a <_vfiprintf_r+0x7a>
 8003d46:	ebba 0b04 	subs.w	fp, sl, r4
 8003d4a:	d00b      	beq.n	8003d64 <_vfiprintf_r+0xa4>
 8003d4c:	465b      	mov	r3, fp
 8003d4e:	4622      	mov	r2, r4
 8003d50:	4629      	mov	r1, r5
 8003d52:	4630      	mov	r0, r6
 8003d54:	f7ff ffa1 	bl	8003c9a <__sfputs_r>
 8003d58:	3001      	adds	r0, #1
 8003d5a:	f000 80a7 	beq.w	8003eac <_vfiprintf_r+0x1ec>
 8003d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d60:	445a      	add	r2, fp
 8003d62:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d64:	f89a 3000 	ldrb.w	r3, [sl]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 809f 	beq.w	8003eac <_vfiprintf_r+0x1ec>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f04f 32ff 	mov.w	r2, #4294967295
 8003d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d78:	f10a 0a01 	add.w	sl, sl, #1
 8003d7c:	9304      	str	r3, [sp, #16]
 8003d7e:	9307      	str	r3, [sp, #28]
 8003d80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d84:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d86:	4654      	mov	r4, sl
 8003d88:	2205      	movs	r2, #5
 8003d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d8e:	4853      	ldr	r0, [pc, #332]	@ (8003edc <_vfiprintf_r+0x21c>)
 8003d90:	f000 fb7a 	bl	8004488 <memchr>
 8003d94:	9a04      	ldr	r2, [sp, #16]
 8003d96:	b9d8      	cbnz	r0, 8003dd0 <_vfiprintf_r+0x110>
 8003d98:	06d1      	lsls	r1, r2, #27
 8003d9a:	bf44      	itt	mi
 8003d9c:	2320      	movmi	r3, #32
 8003d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003da2:	0713      	lsls	r3, r2, #28
 8003da4:	bf44      	itt	mi
 8003da6:	232b      	movmi	r3, #43	@ 0x2b
 8003da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003dac:	f89a 3000 	ldrb.w	r3, [sl]
 8003db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003db2:	d015      	beq.n	8003de0 <_vfiprintf_r+0x120>
 8003db4:	4654      	mov	r4, sl
 8003db6:	2000      	movs	r0, #0
 8003db8:	f04f 0c0a 	mov.w	ip, #10
 8003dbc:	9a07      	ldr	r2, [sp, #28]
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003dc4:	3b30      	subs	r3, #48	@ 0x30
 8003dc6:	2b09      	cmp	r3, #9
 8003dc8:	d94b      	bls.n	8003e62 <_vfiprintf_r+0x1a2>
 8003dca:	b1b0      	cbz	r0, 8003dfa <_vfiprintf_r+0x13a>
 8003dcc:	9207      	str	r2, [sp, #28]
 8003dce:	e014      	b.n	8003dfa <_vfiprintf_r+0x13a>
 8003dd0:	eba0 0308 	sub.w	r3, r0, r8
 8003dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	46a2      	mov	sl, r4
 8003ddc:	9304      	str	r3, [sp, #16]
 8003dde:	e7d2      	b.n	8003d86 <_vfiprintf_r+0xc6>
 8003de0:	9b03      	ldr	r3, [sp, #12]
 8003de2:	1d19      	adds	r1, r3, #4
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	9103      	str	r1, [sp, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bfbb      	ittet	lt
 8003dec:	425b      	neglt	r3, r3
 8003dee:	f042 0202 	orrlt.w	r2, r2, #2
 8003df2:	9307      	strge	r3, [sp, #28]
 8003df4:	9307      	strlt	r3, [sp, #28]
 8003df6:	bfb8      	it	lt
 8003df8:	9204      	strlt	r2, [sp, #16]
 8003dfa:	7823      	ldrb	r3, [r4, #0]
 8003dfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8003dfe:	d10a      	bne.n	8003e16 <_vfiprintf_r+0x156>
 8003e00:	7863      	ldrb	r3, [r4, #1]
 8003e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e04:	d132      	bne.n	8003e6c <_vfiprintf_r+0x1ac>
 8003e06:	9b03      	ldr	r3, [sp, #12]
 8003e08:	3402      	adds	r4, #2
 8003e0a:	1d1a      	adds	r2, r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	9203      	str	r2, [sp, #12]
 8003e10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e14:	9305      	str	r3, [sp, #20]
 8003e16:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003ee0 <_vfiprintf_r+0x220>
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	4650      	mov	r0, sl
 8003e1e:	7821      	ldrb	r1, [r4, #0]
 8003e20:	f000 fb32 	bl	8004488 <memchr>
 8003e24:	b138      	cbz	r0, 8003e36 <_vfiprintf_r+0x176>
 8003e26:	2240      	movs	r2, #64	@ 0x40
 8003e28:	9b04      	ldr	r3, [sp, #16]
 8003e2a:	eba0 000a 	sub.w	r0, r0, sl
 8003e2e:	4082      	lsls	r2, r0
 8003e30:	4313      	orrs	r3, r2
 8003e32:	3401      	adds	r4, #1
 8003e34:	9304      	str	r3, [sp, #16]
 8003e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e3a:	2206      	movs	r2, #6
 8003e3c:	4829      	ldr	r0, [pc, #164]	@ (8003ee4 <_vfiprintf_r+0x224>)
 8003e3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e42:	f000 fb21 	bl	8004488 <memchr>
 8003e46:	2800      	cmp	r0, #0
 8003e48:	d03f      	beq.n	8003eca <_vfiprintf_r+0x20a>
 8003e4a:	4b27      	ldr	r3, [pc, #156]	@ (8003ee8 <_vfiprintf_r+0x228>)
 8003e4c:	bb1b      	cbnz	r3, 8003e96 <_vfiprintf_r+0x1d6>
 8003e4e:	9b03      	ldr	r3, [sp, #12]
 8003e50:	3307      	adds	r3, #7
 8003e52:	f023 0307 	bic.w	r3, r3, #7
 8003e56:	3308      	adds	r3, #8
 8003e58:	9303      	str	r3, [sp, #12]
 8003e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e5c:	443b      	add	r3, r7
 8003e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e60:	e76a      	b.n	8003d38 <_vfiprintf_r+0x78>
 8003e62:	460c      	mov	r4, r1
 8003e64:	2001      	movs	r0, #1
 8003e66:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e6a:	e7a8      	b.n	8003dbe <_vfiprintf_r+0xfe>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f04f 0c0a 	mov.w	ip, #10
 8003e72:	4619      	mov	r1, r3
 8003e74:	3401      	adds	r4, #1
 8003e76:	9305      	str	r3, [sp, #20]
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e7e:	3a30      	subs	r2, #48	@ 0x30
 8003e80:	2a09      	cmp	r2, #9
 8003e82:	d903      	bls.n	8003e8c <_vfiprintf_r+0x1cc>
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0c6      	beq.n	8003e16 <_vfiprintf_r+0x156>
 8003e88:	9105      	str	r1, [sp, #20]
 8003e8a:	e7c4      	b.n	8003e16 <_vfiprintf_r+0x156>
 8003e8c:	4604      	mov	r4, r0
 8003e8e:	2301      	movs	r3, #1
 8003e90:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e94:	e7f0      	b.n	8003e78 <_vfiprintf_r+0x1b8>
 8003e96:	ab03      	add	r3, sp, #12
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	462a      	mov	r2, r5
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	4b13      	ldr	r3, [pc, #76]	@ (8003eec <_vfiprintf_r+0x22c>)
 8003ea0:	a904      	add	r1, sp, #16
 8003ea2:	f3af 8000 	nop.w
 8003ea6:	4607      	mov	r7, r0
 8003ea8:	1c78      	adds	r0, r7, #1
 8003eaa:	d1d6      	bne.n	8003e5a <_vfiprintf_r+0x19a>
 8003eac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003eae:	07d9      	lsls	r1, r3, #31
 8003eb0:	d405      	bmi.n	8003ebe <_vfiprintf_r+0x1fe>
 8003eb2:	89ab      	ldrh	r3, [r5, #12]
 8003eb4:	059a      	lsls	r2, r3, #22
 8003eb6:	d402      	bmi.n	8003ebe <_vfiprintf_r+0x1fe>
 8003eb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003eba:	f7ff fde1 	bl	8003a80 <__retarget_lock_release_recursive>
 8003ebe:	89ab      	ldrh	r3, [r5, #12]
 8003ec0:	065b      	lsls	r3, r3, #25
 8003ec2:	f53f af1f 	bmi.w	8003d04 <_vfiprintf_r+0x44>
 8003ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ec8:	e71e      	b.n	8003d08 <_vfiprintf_r+0x48>
 8003eca:	ab03      	add	r3, sp, #12
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	462a      	mov	r2, r5
 8003ed0:	4630      	mov	r0, r6
 8003ed2:	4b06      	ldr	r3, [pc, #24]	@ (8003eec <_vfiprintf_r+0x22c>)
 8003ed4:	a904      	add	r1, sp, #16
 8003ed6:	f000 f87d 	bl	8003fd4 <_printf_i>
 8003eda:	e7e4      	b.n	8003ea6 <_vfiprintf_r+0x1e6>
 8003edc:	08004616 	.word	0x08004616
 8003ee0:	0800461c 	.word	0x0800461c
 8003ee4:	08004620 	.word	0x08004620
 8003ee8:	00000000 	.word	0x00000000
 8003eec:	08003c9b 	.word	0x08003c9b

08003ef0 <_printf_common>:
 8003ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef4:	4616      	mov	r6, r2
 8003ef6:	4698      	mov	r8, r3
 8003ef8:	688a      	ldr	r2, [r1, #8]
 8003efa:	690b      	ldr	r3, [r1, #16]
 8003efc:	4607      	mov	r7, r0
 8003efe:	4293      	cmp	r3, r2
 8003f00:	bfb8      	it	lt
 8003f02:	4613      	movlt	r3, r2
 8003f04:	6033      	str	r3, [r6, #0]
 8003f06:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003f10:	b10a      	cbz	r2, 8003f16 <_printf_common+0x26>
 8003f12:	3301      	adds	r3, #1
 8003f14:	6033      	str	r3, [r6, #0]
 8003f16:	6823      	ldr	r3, [r4, #0]
 8003f18:	0699      	lsls	r1, r3, #26
 8003f1a:	bf42      	ittt	mi
 8003f1c:	6833      	ldrmi	r3, [r6, #0]
 8003f1e:	3302      	addmi	r3, #2
 8003f20:	6033      	strmi	r3, [r6, #0]
 8003f22:	6825      	ldr	r5, [r4, #0]
 8003f24:	f015 0506 	ands.w	r5, r5, #6
 8003f28:	d106      	bne.n	8003f38 <_printf_common+0x48>
 8003f2a:	f104 0a19 	add.w	sl, r4, #25
 8003f2e:	68e3      	ldr	r3, [r4, #12]
 8003f30:	6832      	ldr	r2, [r6, #0]
 8003f32:	1a9b      	subs	r3, r3, r2
 8003f34:	42ab      	cmp	r3, r5
 8003f36:	dc2b      	bgt.n	8003f90 <_printf_common+0xa0>
 8003f38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f3c:	6822      	ldr	r2, [r4, #0]
 8003f3e:	3b00      	subs	r3, #0
 8003f40:	bf18      	it	ne
 8003f42:	2301      	movne	r3, #1
 8003f44:	0692      	lsls	r2, r2, #26
 8003f46:	d430      	bmi.n	8003faa <_printf_common+0xba>
 8003f48:	4641      	mov	r1, r8
 8003f4a:	4638      	mov	r0, r7
 8003f4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f50:	47c8      	blx	r9
 8003f52:	3001      	adds	r0, #1
 8003f54:	d023      	beq.n	8003f9e <_printf_common+0xae>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	6922      	ldr	r2, [r4, #16]
 8003f5a:	f003 0306 	and.w	r3, r3, #6
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	bf14      	ite	ne
 8003f62:	2500      	movne	r5, #0
 8003f64:	6833      	ldreq	r3, [r6, #0]
 8003f66:	f04f 0600 	mov.w	r6, #0
 8003f6a:	bf08      	it	eq
 8003f6c:	68e5      	ldreq	r5, [r4, #12]
 8003f6e:	f104 041a 	add.w	r4, r4, #26
 8003f72:	bf08      	it	eq
 8003f74:	1aed      	subeq	r5, r5, r3
 8003f76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003f7a:	bf08      	it	eq
 8003f7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f80:	4293      	cmp	r3, r2
 8003f82:	bfc4      	itt	gt
 8003f84:	1a9b      	subgt	r3, r3, r2
 8003f86:	18ed      	addgt	r5, r5, r3
 8003f88:	42b5      	cmp	r5, r6
 8003f8a:	d11a      	bne.n	8003fc2 <_printf_common+0xd2>
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	e008      	b.n	8003fa2 <_printf_common+0xb2>
 8003f90:	2301      	movs	r3, #1
 8003f92:	4652      	mov	r2, sl
 8003f94:	4641      	mov	r1, r8
 8003f96:	4638      	mov	r0, r7
 8003f98:	47c8      	blx	r9
 8003f9a:	3001      	adds	r0, #1
 8003f9c:	d103      	bne.n	8003fa6 <_printf_common+0xb6>
 8003f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fa6:	3501      	adds	r5, #1
 8003fa8:	e7c1      	b.n	8003f2e <_printf_common+0x3e>
 8003faa:	2030      	movs	r0, #48	@ 0x30
 8003fac:	18e1      	adds	r1, r4, r3
 8003fae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003fb8:	4422      	add	r2, r4
 8003fba:	3302      	adds	r3, #2
 8003fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003fc0:	e7c2      	b.n	8003f48 <_printf_common+0x58>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	4622      	mov	r2, r4
 8003fc6:	4641      	mov	r1, r8
 8003fc8:	4638      	mov	r0, r7
 8003fca:	47c8      	blx	r9
 8003fcc:	3001      	adds	r0, #1
 8003fce:	d0e6      	beq.n	8003f9e <_printf_common+0xae>
 8003fd0:	3601      	adds	r6, #1
 8003fd2:	e7d9      	b.n	8003f88 <_printf_common+0x98>

08003fd4 <_printf_i>:
 8003fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd8:	7e0f      	ldrb	r7, [r1, #24]
 8003fda:	4691      	mov	r9, r2
 8003fdc:	2f78      	cmp	r7, #120	@ 0x78
 8003fde:	4680      	mov	r8, r0
 8003fe0:	460c      	mov	r4, r1
 8003fe2:	469a      	mov	sl, r3
 8003fe4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fea:	d807      	bhi.n	8003ffc <_printf_i+0x28>
 8003fec:	2f62      	cmp	r7, #98	@ 0x62
 8003fee:	d80a      	bhi.n	8004006 <_printf_i+0x32>
 8003ff0:	2f00      	cmp	r7, #0
 8003ff2:	f000 80d1 	beq.w	8004198 <_printf_i+0x1c4>
 8003ff6:	2f58      	cmp	r7, #88	@ 0x58
 8003ff8:	f000 80b8 	beq.w	800416c <_printf_i+0x198>
 8003ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004004:	e03a      	b.n	800407c <_printf_i+0xa8>
 8004006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800400a:	2b15      	cmp	r3, #21
 800400c:	d8f6      	bhi.n	8003ffc <_printf_i+0x28>
 800400e:	a101      	add	r1, pc, #4	@ (adr r1, 8004014 <_printf_i+0x40>)
 8004010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004014:	0800406d 	.word	0x0800406d
 8004018:	08004081 	.word	0x08004081
 800401c:	08003ffd 	.word	0x08003ffd
 8004020:	08003ffd 	.word	0x08003ffd
 8004024:	08003ffd 	.word	0x08003ffd
 8004028:	08003ffd 	.word	0x08003ffd
 800402c:	08004081 	.word	0x08004081
 8004030:	08003ffd 	.word	0x08003ffd
 8004034:	08003ffd 	.word	0x08003ffd
 8004038:	08003ffd 	.word	0x08003ffd
 800403c:	08003ffd 	.word	0x08003ffd
 8004040:	0800417f 	.word	0x0800417f
 8004044:	080040ab 	.word	0x080040ab
 8004048:	08004139 	.word	0x08004139
 800404c:	08003ffd 	.word	0x08003ffd
 8004050:	08003ffd 	.word	0x08003ffd
 8004054:	080041a1 	.word	0x080041a1
 8004058:	08003ffd 	.word	0x08003ffd
 800405c:	080040ab 	.word	0x080040ab
 8004060:	08003ffd 	.word	0x08003ffd
 8004064:	08003ffd 	.word	0x08003ffd
 8004068:	08004141 	.word	0x08004141
 800406c:	6833      	ldr	r3, [r6, #0]
 800406e:	1d1a      	adds	r2, r3, #4
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6032      	str	r2, [r6, #0]
 8004074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800407c:	2301      	movs	r3, #1
 800407e:	e09c      	b.n	80041ba <_printf_i+0x1e6>
 8004080:	6833      	ldr	r3, [r6, #0]
 8004082:	6820      	ldr	r0, [r4, #0]
 8004084:	1d19      	adds	r1, r3, #4
 8004086:	6031      	str	r1, [r6, #0]
 8004088:	0606      	lsls	r6, r0, #24
 800408a:	d501      	bpl.n	8004090 <_printf_i+0xbc>
 800408c:	681d      	ldr	r5, [r3, #0]
 800408e:	e003      	b.n	8004098 <_printf_i+0xc4>
 8004090:	0645      	lsls	r5, r0, #25
 8004092:	d5fb      	bpl.n	800408c <_printf_i+0xb8>
 8004094:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004098:	2d00      	cmp	r5, #0
 800409a:	da03      	bge.n	80040a4 <_printf_i+0xd0>
 800409c:	232d      	movs	r3, #45	@ 0x2d
 800409e:	426d      	negs	r5, r5
 80040a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040a4:	230a      	movs	r3, #10
 80040a6:	4858      	ldr	r0, [pc, #352]	@ (8004208 <_printf_i+0x234>)
 80040a8:	e011      	b.n	80040ce <_printf_i+0xfa>
 80040aa:	6821      	ldr	r1, [r4, #0]
 80040ac:	6833      	ldr	r3, [r6, #0]
 80040ae:	0608      	lsls	r0, r1, #24
 80040b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80040b4:	d402      	bmi.n	80040bc <_printf_i+0xe8>
 80040b6:	0649      	lsls	r1, r1, #25
 80040b8:	bf48      	it	mi
 80040ba:	b2ad      	uxthmi	r5, r5
 80040bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80040be:	6033      	str	r3, [r6, #0]
 80040c0:	bf14      	ite	ne
 80040c2:	230a      	movne	r3, #10
 80040c4:	2308      	moveq	r3, #8
 80040c6:	4850      	ldr	r0, [pc, #320]	@ (8004208 <_printf_i+0x234>)
 80040c8:	2100      	movs	r1, #0
 80040ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040ce:	6866      	ldr	r6, [r4, #4]
 80040d0:	2e00      	cmp	r6, #0
 80040d2:	60a6      	str	r6, [r4, #8]
 80040d4:	db05      	blt.n	80040e2 <_printf_i+0x10e>
 80040d6:	6821      	ldr	r1, [r4, #0]
 80040d8:	432e      	orrs	r6, r5
 80040da:	f021 0104 	bic.w	r1, r1, #4
 80040de:	6021      	str	r1, [r4, #0]
 80040e0:	d04b      	beq.n	800417a <_printf_i+0x1a6>
 80040e2:	4616      	mov	r6, r2
 80040e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80040e8:	fb03 5711 	mls	r7, r3, r1, r5
 80040ec:	5dc7      	ldrb	r7, [r0, r7]
 80040ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040f2:	462f      	mov	r7, r5
 80040f4:	42bb      	cmp	r3, r7
 80040f6:	460d      	mov	r5, r1
 80040f8:	d9f4      	bls.n	80040e4 <_printf_i+0x110>
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d10b      	bne.n	8004116 <_printf_i+0x142>
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	07df      	lsls	r7, r3, #31
 8004102:	d508      	bpl.n	8004116 <_printf_i+0x142>
 8004104:	6923      	ldr	r3, [r4, #16]
 8004106:	6861      	ldr	r1, [r4, #4]
 8004108:	4299      	cmp	r1, r3
 800410a:	bfde      	ittt	le
 800410c:	2330      	movle	r3, #48	@ 0x30
 800410e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004112:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004116:	1b92      	subs	r2, r2, r6
 8004118:	6122      	str	r2, [r4, #16]
 800411a:	464b      	mov	r3, r9
 800411c:	4621      	mov	r1, r4
 800411e:	4640      	mov	r0, r8
 8004120:	f8cd a000 	str.w	sl, [sp]
 8004124:	aa03      	add	r2, sp, #12
 8004126:	f7ff fee3 	bl	8003ef0 <_printf_common>
 800412a:	3001      	adds	r0, #1
 800412c:	d14a      	bne.n	80041c4 <_printf_i+0x1f0>
 800412e:	f04f 30ff 	mov.w	r0, #4294967295
 8004132:	b004      	add	sp, #16
 8004134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	f043 0320 	orr.w	r3, r3, #32
 800413e:	6023      	str	r3, [r4, #0]
 8004140:	2778      	movs	r7, #120	@ 0x78
 8004142:	4832      	ldr	r0, [pc, #200]	@ (800420c <_printf_i+0x238>)
 8004144:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	6831      	ldr	r1, [r6, #0]
 800414c:	061f      	lsls	r7, r3, #24
 800414e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004152:	d402      	bmi.n	800415a <_printf_i+0x186>
 8004154:	065f      	lsls	r7, r3, #25
 8004156:	bf48      	it	mi
 8004158:	b2ad      	uxthmi	r5, r5
 800415a:	6031      	str	r1, [r6, #0]
 800415c:	07d9      	lsls	r1, r3, #31
 800415e:	bf44      	itt	mi
 8004160:	f043 0320 	orrmi.w	r3, r3, #32
 8004164:	6023      	strmi	r3, [r4, #0]
 8004166:	b11d      	cbz	r5, 8004170 <_printf_i+0x19c>
 8004168:	2310      	movs	r3, #16
 800416a:	e7ad      	b.n	80040c8 <_printf_i+0xf4>
 800416c:	4826      	ldr	r0, [pc, #152]	@ (8004208 <_printf_i+0x234>)
 800416e:	e7e9      	b.n	8004144 <_printf_i+0x170>
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	f023 0320 	bic.w	r3, r3, #32
 8004176:	6023      	str	r3, [r4, #0]
 8004178:	e7f6      	b.n	8004168 <_printf_i+0x194>
 800417a:	4616      	mov	r6, r2
 800417c:	e7bd      	b.n	80040fa <_printf_i+0x126>
 800417e:	6833      	ldr	r3, [r6, #0]
 8004180:	6825      	ldr	r5, [r4, #0]
 8004182:	1d18      	adds	r0, r3, #4
 8004184:	6961      	ldr	r1, [r4, #20]
 8004186:	6030      	str	r0, [r6, #0]
 8004188:	062e      	lsls	r6, r5, #24
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	d501      	bpl.n	8004192 <_printf_i+0x1be>
 800418e:	6019      	str	r1, [r3, #0]
 8004190:	e002      	b.n	8004198 <_printf_i+0x1c4>
 8004192:	0668      	lsls	r0, r5, #25
 8004194:	d5fb      	bpl.n	800418e <_printf_i+0x1ba>
 8004196:	8019      	strh	r1, [r3, #0]
 8004198:	2300      	movs	r3, #0
 800419a:	4616      	mov	r6, r2
 800419c:	6123      	str	r3, [r4, #16]
 800419e:	e7bc      	b.n	800411a <_printf_i+0x146>
 80041a0:	6833      	ldr	r3, [r6, #0]
 80041a2:	2100      	movs	r1, #0
 80041a4:	1d1a      	adds	r2, r3, #4
 80041a6:	6032      	str	r2, [r6, #0]
 80041a8:	681e      	ldr	r6, [r3, #0]
 80041aa:	6862      	ldr	r2, [r4, #4]
 80041ac:	4630      	mov	r0, r6
 80041ae:	f000 f96b 	bl	8004488 <memchr>
 80041b2:	b108      	cbz	r0, 80041b8 <_printf_i+0x1e4>
 80041b4:	1b80      	subs	r0, r0, r6
 80041b6:	6060      	str	r0, [r4, #4]
 80041b8:	6863      	ldr	r3, [r4, #4]
 80041ba:	6123      	str	r3, [r4, #16]
 80041bc:	2300      	movs	r3, #0
 80041be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041c2:	e7aa      	b.n	800411a <_printf_i+0x146>
 80041c4:	4632      	mov	r2, r6
 80041c6:	4649      	mov	r1, r9
 80041c8:	4640      	mov	r0, r8
 80041ca:	6923      	ldr	r3, [r4, #16]
 80041cc:	47d0      	blx	sl
 80041ce:	3001      	adds	r0, #1
 80041d0:	d0ad      	beq.n	800412e <_printf_i+0x15a>
 80041d2:	6823      	ldr	r3, [r4, #0]
 80041d4:	079b      	lsls	r3, r3, #30
 80041d6:	d413      	bmi.n	8004200 <_printf_i+0x22c>
 80041d8:	68e0      	ldr	r0, [r4, #12]
 80041da:	9b03      	ldr	r3, [sp, #12]
 80041dc:	4298      	cmp	r0, r3
 80041de:	bfb8      	it	lt
 80041e0:	4618      	movlt	r0, r3
 80041e2:	e7a6      	b.n	8004132 <_printf_i+0x15e>
 80041e4:	2301      	movs	r3, #1
 80041e6:	4632      	mov	r2, r6
 80041e8:	4649      	mov	r1, r9
 80041ea:	4640      	mov	r0, r8
 80041ec:	47d0      	blx	sl
 80041ee:	3001      	adds	r0, #1
 80041f0:	d09d      	beq.n	800412e <_printf_i+0x15a>
 80041f2:	3501      	adds	r5, #1
 80041f4:	68e3      	ldr	r3, [r4, #12]
 80041f6:	9903      	ldr	r1, [sp, #12]
 80041f8:	1a5b      	subs	r3, r3, r1
 80041fa:	42ab      	cmp	r3, r5
 80041fc:	dcf2      	bgt.n	80041e4 <_printf_i+0x210>
 80041fe:	e7eb      	b.n	80041d8 <_printf_i+0x204>
 8004200:	2500      	movs	r5, #0
 8004202:	f104 0619 	add.w	r6, r4, #25
 8004206:	e7f5      	b.n	80041f4 <_printf_i+0x220>
 8004208:	08004627 	.word	0x08004627
 800420c:	08004638 	.word	0x08004638

08004210 <__sflush_r>:
 8004210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004216:	0716      	lsls	r6, r2, #28
 8004218:	4605      	mov	r5, r0
 800421a:	460c      	mov	r4, r1
 800421c:	d454      	bmi.n	80042c8 <__sflush_r+0xb8>
 800421e:	684b      	ldr	r3, [r1, #4]
 8004220:	2b00      	cmp	r3, #0
 8004222:	dc02      	bgt.n	800422a <__sflush_r+0x1a>
 8004224:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	dd48      	ble.n	80042bc <__sflush_r+0xac>
 800422a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800422c:	2e00      	cmp	r6, #0
 800422e:	d045      	beq.n	80042bc <__sflush_r+0xac>
 8004230:	2300      	movs	r3, #0
 8004232:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004236:	682f      	ldr	r7, [r5, #0]
 8004238:	6a21      	ldr	r1, [r4, #32]
 800423a:	602b      	str	r3, [r5, #0]
 800423c:	d030      	beq.n	80042a0 <__sflush_r+0x90>
 800423e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004240:	89a3      	ldrh	r3, [r4, #12]
 8004242:	0759      	lsls	r1, r3, #29
 8004244:	d505      	bpl.n	8004252 <__sflush_r+0x42>
 8004246:	6863      	ldr	r3, [r4, #4]
 8004248:	1ad2      	subs	r2, r2, r3
 800424a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800424c:	b10b      	cbz	r3, 8004252 <__sflush_r+0x42>
 800424e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004250:	1ad2      	subs	r2, r2, r3
 8004252:	2300      	movs	r3, #0
 8004254:	4628      	mov	r0, r5
 8004256:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004258:	6a21      	ldr	r1, [r4, #32]
 800425a:	47b0      	blx	r6
 800425c:	1c43      	adds	r3, r0, #1
 800425e:	89a3      	ldrh	r3, [r4, #12]
 8004260:	d106      	bne.n	8004270 <__sflush_r+0x60>
 8004262:	6829      	ldr	r1, [r5, #0]
 8004264:	291d      	cmp	r1, #29
 8004266:	d82b      	bhi.n	80042c0 <__sflush_r+0xb0>
 8004268:	4a28      	ldr	r2, [pc, #160]	@ (800430c <__sflush_r+0xfc>)
 800426a:	40ca      	lsrs	r2, r1
 800426c:	07d6      	lsls	r6, r2, #31
 800426e:	d527      	bpl.n	80042c0 <__sflush_r+0xb0>
 8004270:	2200      	movs	r2, #0
 8004272:	6062      	str	r2, [r4, #4]
 8004274:	6922      	ldr	r2, [r4, #16]
 8004276:	04d9      	lsls	r1, r3, #19
 8004278:	6022      	str	r2, [r4, #0]
 800427a:	d504      	bpl.n	8004286 <__sflush_r+0x76>
 800427c:	1c42      	adds	r2, r0, #1
 800427e:	d101      	bne.n	8004284 <__sflush_r+0x74>
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	b903      	cbnz	r3, 8004286 <__sflush_r+0x76>
 8004284:	6560      	str	r0, [r4, #84]	@ 0x54
 8004286:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004288:	602f      	str	r7, [r5, #0]
 800428a:	b1b9      	cbz	r1, 80042bc <__sflush_r+0xac>
 800428c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004290:	4299      	cmp	r1, r3
 8004292:	d002      	beq.n	800429a <__sflush_r+0x8a>
 8004294:	4628      	mov	r0, r5
 8004296:	f7ff fbf5 	bl	8003a84 <_free_r>
 800429a:	2300      	movs	r3, #0
 800429c:	6363      	str	r3, [r4, #52]	@ 0x34
 800429e:	e00d      	b.n	80042bc <__sflush_r+0xac>
 80042a0:	2301      	movs	r3, #1
 80042a2:	4628      	mov	r0, r5
 80042a4:	47b0      	blx	r6
 80042a6:	4602      	mov	r2, r0
 80042a8:	1c50      	adds	r0, r2, #1
 80042aa:	d1c9      	bne.n	8004240 <__sflush_r+0x30>
 80042ac:	682b      	ldr	r3, [r5, #0]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0c6      	beq.n	8004240 <__sflush_r+0x30>
 80042b2:	2b1d      	cmp	r3, #29
 80042b4:	d001      	beq.n	80042ba <__sflush_r+0xaa>
 80042b6:	2b16      	cmp	r3, #22
 80042b8:	d11d      	bne.n	80042f6 <__sflush_r+0xe6>
 80042ba:	602f      	str	r7, [r5, #0]
 80042bc:	2000      	movs	r0, #0
 80042be:	e021      	b.n	8004304 <__sflush_r+0xf4>
 80042c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042c4:	b21b      	sxth	r3, r3
 80042c6:	e01a      	b.n	80042fe <__sflush_r+0xee>
 80042c8:	690f      	ldr	r7, [r1, #16]
 80042ca:	2f00      	cmp	r7, #0
 80042cc:	d0f6      	beq.n	80042bc <__sflush_r+0xac>
 80042ce:	0793      	lsls	r3, r2, #30
 80042d0:	bf18      	it	ne
 80042d2:	2300      	movne	r3, #0
 80042d4:	680e      	ldr	r6, [r1, #0]
 80042d6:	bf08      	it	eq
 80042d8:	694b      	ldreq	r3, [r1, #20]
 80042da:	1bf6      	subs	r6, r6, r7
 80042dc:	600f      	str	r7, [r1, #0]
 80042de:	608b      	str	r3, [r1, #8]
 80042e0:	2e00      	cmp	r6, #0
 80042e2:	ddeb      	ble.n	80042bc <__sflush_r+0xac>
 80042e4:	4633      	mov	r3, r6
 80042e6:	463a      	mov	r2, r7
 80042e8:	4628      	mov	r0, r5
 80042ea:	6a21      	ldr	r1, [r4, #32]
 80042ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80042f0:	47e0      	blx	ip
 80042f2:	2800      	cmp	r0, #0
 80042f4:	dc07      	bgt.n	8004306 <__sflush_r+0xf6>
 80042f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004302:	81a3      	strh	r3, [r4, #12]
 8004304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004306:	4407      	add	r7, r0
 8004308:	1a36      	subs	r6, r6, r0
 800430a:	e7e9      	b.n	80042e0 <__sflush_r+0xd0>
 800430c:	20400001 	.word	0x20400001

08004310 <_fflush_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	690b      	ldr	r3, [r1, #16]
 8004314:	4605      	mov	r5, r0
 8004316:	460c      	mov	r4, r1
 8004318:	b913      	cbnz	r3, 8004320 <_fflush_r+0x10>
 800431a:	2500      	movs	r5, #0
 800431c:	4628      	mov	r0, r5
 800431e:	bd38      	pop	{r3, r4, r5, pc}
 8004320:	b118      	cbz	r0, 800432a <_fflush_r+0x1a>
 8004322:	6a03      	ldr	r3, [r0, #32]
 8004324:	b90b      	cbnz	r3, 800432a <_fflush_r+0x1a>
 8004326:	f7ff f9b3 	bl	8003690 <__sinit>
 800432a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f3      	beq.n	800431a <_fflush_r+0xa>
 8004332:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004334:	07d0      	lsls	r0, r2, #31
 8004336:	d404      	bmi.n	8004342 <_fflush_r+0x32>
 8004338:	0599      	lsls	r1, r3, #22
 800433a:	d402      	bmi.n	8004342 <_fflush_r+0x32>
 800433c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800433e:	f7ff fb9e 	bl	8003a7e <__retarget_lock_acquire_recursive>
 8004342:	4628      	mov	r0, r5
 8004344:	4621      	mov	r1, r4
 8004346:	f7ff ff63 	bl	8004210 <__sflush_r>
 800434a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800434c:	4605      	mov	r5, r0
 800434e:	07da      	lsls	r2, r3, #31
 8004350:	d4e4      	bmi.n	800431c <_fflush_r+0xc>
 8004352:	89a3      	ldrh	r3, [r4, #12]
 8004354:	059b      	lsls	r3, r3, #22
 8004356:	d4e1      	bmi.n	800431c <_fflush_r+0xc>
 8004358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800435a:	f7ff fb91 	bl	8003a80 <__retarget_lock_release_recursive>
 800435e:	e7dd      	b.n	800431c <_fflush_r+0xc>

08004360 <__swhatbuf_r>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	460c      	mov	r4, r1
 8004364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004368:	4615      	mov	r5, r2
 800436a:	2900      	cmp	r1, #0
 800436c:	461e      	mov	r6, r3
 800436e:	b096      	sub	sp, #88	@ 0x58
 8004370:	da0c      	bge.n	800438c <__swhatbuf_r+0x2c>
 8004372:	89a3      	ldrh	r3, [r4, #12]
 8004374:	2100      	movs	r1, #0
 8004376:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800437a:	bf14      	ite	ne
 800437c:	2340      	movne	r3, #64	@ 0x40
 800437e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004382:	2000      	movs	r0, #0
 8004384:	6031      	str	r1, [r6, #0]
 8004386:	602b      	str	r3, [r5, #0]
 8004388:	b016      	add	sp, #88	@ 0x58
 800438a:	bd70      	pop	{r4, r5, r6, pc}
 800438c:	466a      	mov	r2, sp
 800438e:	f000 f849 	bl	8004424 <_fstat_r>
 8004392:	2800      	cmp	r0, #0
 8004394:	dbed      	blt.n	8004372 <__swhatbuf_r+0x12>
 8004396:	9901      	ldr	r1, [sp, #4]
 8004398:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800439c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80043a0:	4259      	negs	r1, r3
 80043a2:	4159      	adcs	r1, r3
 80043a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043a8:	e7eb      	b.n	8004382 <__swhatbuf_r+0x22>

080043aa <__smakebuf_r>:
 80043aa:	898b      	ldrh	r3, [r1, #12]
 80043ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ae:	079d      	lsls	r5, r3, #30
 80043b0:	4606      	mov	r6, r0
 80043b2:	460c      	mov	r4, r1
 80043b4:	d507      	bpl.n	80043c6 <__smakebuf_r+0x1c>
 80043b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80043ba:	6023      	str	r3, [r4, #0]
 80043bc:	6123      	str	r3, [r4, #16]
 80043be:	2301      	movs	r3, #1
 80043c0:	6163      	str	r3, [r4, #20]
 80043c2:	b003      	add	sp, #12
 80043c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043c6:	466a      	mov	r2, sp
 80043c8:	ab01      	add	r3, sp, #4
 80043ca:	f7ff ffc9 	bl	8004360 <__swhatbuf_r>
 80043ce:	9f00      	ldr	r7, [sp, #0]
 80043d0:	4605      	mov	r5, r0
 80043d2:	4639      	mov	r1, r7
 80043d4:	4630      	mov	r0, r6
 80043d6:	f7ff fbbf 	bl	8003b58 <_malloc_r>
 80043da:	b948      	cbnz	r0, 80043f0 <__smakebuf_r+0x46>
 80043dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043e0:	059a      	lsls	r2, r3, #22
 80043e2:	d4ee      	bmi.n	80043c2 <__smakebuf_r+0x18>
 80043e4:	f023 0303 	bic.w	r3, r3, #3
 80043e8:	f043 0302 	orr.w	r3, r3, #2
 80043ec:	81a3      	strh	r3, [r4, #12]
 80043ee:	e7e2      	b.n	80043b6 <__smakebuf_r+0xc>
 80043f0:	89a3      	ldrh	r3, [r4, #12]
 80043f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043fa:	81a3      	strh	r3, [r4, #12]
 80043fc:	9b01      	ldr	r3, [sp, #4]
 80043fe:	6020      	str	r0, [r4, #0]
 8004400:	b15b      	cbz	r3, 800441a <__smakebuf_r+0x70>
 8004402:	4630      	mov	r0, r6
 8004404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004408:	f000 f81e 	bl	8004448 <_isatty_r>
 800440c:	b128      	cbz	r0, 800441a <__smakebuf_r+0x70>
 800440e:	89a3      	ldrh	r3, [r4, #12]
 8004410:	f023 0303 	bic.w	r3, r3, #3
 8004414:	f043 0301 	orr.w	r3, r3, #1
 8004418:	81a3      	strh	r3, [r4, #12]
 800441a:	89a3      	ldrh	r3, [r4, #12]
 800441c:	431d      	orrs	r5, r3
 800441e:	81a5      	strh	r5, [r4, #12]
 8004420:	e7cf      	b.n	80043c2 <__smakebuf_r+0x18>
	...

08004424 <_fstat_r>:
 8004424:	b538      	push	{r3, r4, r5, lr}
 8004426:	2300      	movs	r3, #0
 8004428:	4d06      	ldr	r5, [pc, #24]	@ (8004444 <_fstat_r+0x20>)
 800442a:	4604      	mov	r4, r0
 800442c:	4608      	mov	r0, r1
 800442e:	4611      	mov	r1, r2
 8004430:	602b      	str	r3, [r5, #0]
 8004432:	f7fc febf 	bl	80011b4 <_fstat>
 8004436:	1c43      	adds	r3, r0, #1
 8004438:	d102      	bne.n	8004440 <_fstat_r+0x1c>
 800443a:	682b      	ldr	r3, [r5, #0]
 800443c:	b103      	cbz	r3, 8004440 <_fstat_r+0x1c>
 800443e:	6023      	str	r3, [r4, #0]
 8004440:	bd38      	pop	{r3, r4, r5, pc}
 8004442:	bf00      	nop
 8004444:	20000274 	.word	0x20000274

08004448 <_isatty_r>:
 8004448:	b538      	push	{r3, r4, r5, lr}
 800444a:	2300      	movs	r3, #0
 800444c:	4d05      	ldr	r5, [pc, #20]	@ (8004464 <_isatty_r+0x1c>)
 800444e:	4604      	mov	r4, r0
 8004450:	4608      	mov	r0, r1
 8004452:	602b      	str	r3, [r5, #0]
 8004454:	f7fc febd 	bl	80011d2 <_isatty>
 8004458:	1c43      	adds	r3, r0, #1
 800445a:	d102      	bne.n	8004462 <_isatty_r+0x1a>
 800445c:	682b      	ldr	r3, [r5, #0]
 800445e:	b103      	cbz	r3, 8004462 <_isatty_r+0x1a>
 8004460:	6023      	str	r3, [r4, #0]
 8004462:	bd38      	pop	{r3, r4, r5, pc}
 8004464:	20000274 	.word	0x20000274

08004468 <_sbrk_r>:
 8004468:	b538      	push	{r3, r4, r5, lr}
 800446a:	2300      	movs	r3, #0
 800446c:	4d05      	ldr	r5, [pc, #20]	@ (8004484 <_sbrk_r+0x1c>)
 800446e:	4604      	mov	r4, r0
 8004470:	4608      	mov	r0, r1
 8004472:	602b      	str	r3, [r5, #0]
 8004474:	f7fc fec4 	bl	8001200 <_sbrk>
 8004478:	1c43      	adds	r3, r0, #1
 800447a:	d102      	bne.n	8004482 <_sbrk_r+0x1a>
 800447c:	682b      	ldr	r3, [r5, #0]
 800447e:	b103      	cbz	r3, 8004482 <_sbrk_r+0x1a>
 8004480:	6023      	str	r3, [r4, #0]
 8004482:	bd38      	pop	{r3, r4, r5, pc}
 8004484:	20000274 	.word	0x20000274

08004488 <memchr>:
 8004488:	4603      	mov	r3, r0
 800448a:	b510      	push	{r4, lr}
 800448c:	b2c9      	uxtb	r1, r1
 800448e:	4402      	add	r2, r0
 8004490:	4293      	cmp	r3, r2
 8004492:	4618      	mov	r0, r3
 8004494:	d101      	bne.n	800449a <memchr+0x12>
 8004496:	2000      	movs	r0, #0
 8004498:	e003      	b.n	80044a2 <memchr+0x1a>
 800449a:	7804      	ldrb	r4, [r0, #0]
 800449c:	3301      	adds	r3, #1
 800449e:	428c      	cmp	r4, r1
 80044a0:	d1f6      	bne.n	8004490 <memchr+0x8>
 80044a2:	bd10      	pop	{r4, pc}

080044a4 <_init>:
 80044a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a6:	bf00      	nop
 80044a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044aa:	bc08      	pop	{r3}
 80044ac:	469e      	mov	lr, r3
 80044ae:	4770      	bx	lr

080044b0 <_fini>:
 80044b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b2:	bf00      	nop
 80044b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044b6:	bc08      	pop	{r3}
 80044b8:	469e      	mov	lr, r3
 80044ba:	4770      	bx	lr
