{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698126452758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 00:47:32 2023 " "Processing started: Tue Oct 24 00:47:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698126452758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698126452758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698126452759 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698126453224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698126453969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698126453969 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698126453997 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698126453997 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698126455579 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698126456660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ALUcontrol:ALU_CONT\|temp\[0\] " "Node: ALUcontrol:ALU_CONT\|temp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:MAIN_ALU\|Foutput\[12\] ALUcontrol:ALU_CONT\|temp\[0\] " "Latch ALU:MAIN_ALU\|Foutput\[12\] is being clocked by ALUcontrol:ALU_CONT\|temp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126456995 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126456995 "|MIPS_Processor|ALUcontrol:ALU_CONT|temp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALU_CONT\|temp\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALU_CONT\|temp\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126456995 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126456995 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698126457245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698126457271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698126461023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698126461023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.218 " "Worst-case setup slack is -3.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218           -9639.462 iCLK  " "   -3.218           -9639.462 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126461025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 iCLK  " "    0.440               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126461304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126461312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126461320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 iCLK  " "    9.631               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126461348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126461348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.218 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463598 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463598 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126463598 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.218 (VIOLATED) " "Path #1: Setup slack is -3.218 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[7\] " "From Node    : PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC_COMP\|s_Q\[28\] " "To Node      : PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.171      3.171  R        clock network delay " "     3.171      3.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.403      0.232     uTco  PC:PC_COMP\|s_Q\[7\] " "     3.403      0.232     uTco  PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.403      0.000 FF  CELL  PC_COMP\|s_Q\[7\]\|q " "     3.403      0.000 FF  CELL  PC_COMP\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.347 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.750      0.347 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.875      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.875      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.169      2.294 FF    IC  IMem\|ram~49928\|dataa " "     6.169      2.294 FF    IC  IMem\|ram~49928\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.593      0.424 FF  CELL  IMem\|ram~49928\|combout " "     6.593      0.424 FF  CELL  IMem\|ram~49928\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.821      0.228 FF    IC  IMem\|ram~49929\|datad " "     6.821      0.228 FF    IC  IMem\|ram~49929\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.971      0.150 FR  CELL  IMem\|ram~49929\|combout " "     6.971      0.150 FR  CELL  IMem\|ram~49929\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.485      2.514 RR    IC  IMem\|ram~49930\|datad " "     9.485      2.514 RR    IC  IMem\|ram~49930\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.640      0.155 RR  CELL  IMem\|ram~49930\|combout " "     9.640      0.155 RR  CELL  IMem\|ram~49930\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.875      0.235 RR    IC  IMem\|ram~49933\|datab " "     9.875      0.235 RR    IC  IMem\|ram~49933\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.293      0.418 RR  CELL  IMem\|ram~49933\|combout " "    10.293      0.418 RR  CELL  IMem\|ram~49933\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.990      0.697 RR    IC  IMem\|ram~49934\|datad " "    10.990      0.697 RR    IC  IMem\|ram~49934\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.145      0.155 RR  CELL  IMem\|ram~49934\|combout " "    11.145      0.155 RR  CELL  IMem\|ram~49934\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.378      0.233 RR    IC  IMem\|ram~49945\|datab " "    11.378      0.233 RR    IC  IMem\|ram~49945\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.812      0.434 RF  CELL  IMem\|ram~49945\|combout " "    11.812      0.434 RF  CELL  IMem\|ram~49945\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.089      0.277 FF    IC  IMem\|ram~49988\|dataa " "    12.089      0.277 FF    IC  IMem\|ram~49988\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.489      0.400 FF  CELL  IMem\|ram~49988\|combout " "    12.489      0.400 FF  CELL  IMem\|ram~49988\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.711      2.222 FF    IC  IMem\|ram~50031\|datab " "    14.711      2.222 FF    IC  IMem\|ram~50031\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.134      0.423 FR  CELL  IMem\|ram~50031\|combout " "    15.134      0.423 FR  CELL  IMem\|ram~50031\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.368      0.234 RR    IC  IMem\|ram~50543\|datab " "    15.368      0.234 RR    IC  IMem\|ram~50543\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.727      0.359 RR  CELL  IMem\|ram~50543\|combout " "    15.727      0.359 RR  CELL  IMem\|ram~50543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.106      0.379 RR    IC  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|datad " "    16.106      0.379 RR    IC  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.261      0.155 RR  CELL  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|combout " "    16.261      0.155 RR  CELL  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.970      0.709 RR    IC  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|datad " "    16.970      0.709 RR    IC  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.125      0.155 RR  CELL  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|combout " "    17.125      0.155 RR  CELL  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.352      0.227 RR    IC  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|datad " "    17.352      0.227 RR    IC  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.507      0.155 RR  CELL  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|combout " "    17.507      0.155 RR  CELL  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.736      0.229 RR    IC  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|datad " "    17.736      0.229 RR    IC  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.891      0.155 RR  CELL  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|combout " "    17.891      0.155 RR  CELL  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.118      0.227 RR    IC  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|datad " "    18.118      0.227 RR    IC  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.273      0.155 RR  CELL  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|combout " "    18.273      0.155 RR  CELL  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.485      0.212 RR    IC  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|datad " "    18.485      0.212 RR    IC  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.640      0.155 RR  CELL  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|combout " "    18.640      0.155 RR  CELL  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.867      0.227 RR    IC  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|datad " "    18.867      0.227 RR    IC  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.022      0.155 RR  CELL  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|combout " "    19.022      0.155 RR  CELL  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.248      0.226 RR    IC  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|datad " "    19.248      0.226 RR    IC  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.403      0.155 RR  CELL  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|combout " "    19.403      0.155 RR  CELL  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.630      0.227 RR    IC  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|datad " "    19.630      0.227 RR    IC  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.785      0.155 RR  CELL  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|combout " "    19.785      0.155 RR  CELL  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.080      1.295 RR    IC  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|datad " "    21.080      1.295 RR    IC  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.235      0.155 RR  CELL  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|combout " "    21.235      0.155 RR  CELL  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.463      0.228 RR    IC  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|datad " "    21.463      0.228 RR    IC  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.618      0.155 RR  CELL  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|combout " "    21.618      0.155 RR  CELL  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.845      0.227 RR    IC  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|datad " "    21.845      0.227 RR    IC  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.000      0.155 RR  CELL  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|combout " "    22.000      0.155 RR  CELL  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.229      0.229 RR    IC  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|datad " "    22.229      0.229 RR    IC  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.384      0.155 RR  CELL  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|combout " "    22.384      0.155 RR  CELL  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.613      0.229 RR    IC  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|datad " "    22.613      0.229 RR    IC  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.768      0.155 RR  CELL  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|combout " "    22.768      0.155 RR  CELL  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.002      0.234 RR    IC  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|datac " "    23.002      0.234 RR    IC  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.289      0.287 RR  CELL  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|combout " "    23.289      0.287 RR  CELL  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.516      0.227 RR    IC  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|datad " "    23.516      0.227 RR    IC  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.671      0.155 RR  CELL  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|combout " "    23.671      0.155 RR  CELL  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.898      0.227 RR    IC  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|datad " "    23.898      0.227 RR    IC  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.053      0.155 RR  CELL  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|combout " "    24.053      0.155 RR  CELL  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.279      0.226 RR    IC  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|datac " "    24.279      0.226 RR    IC  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.566      0.287 RR  CELL  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|combout " "    24.566      0.287 RR  CELL  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.796      0.230 RR    IC  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|datad " "    24.796      0.230 RR    IC  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.951      0.155 RR  CELL  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|combout " "    24.951      0.155 RR  CELL  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.177      0.226 RR    IC  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|datad " "    25.177      0.226 RR    IC  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.332      0.155 RR  CELL  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|combout " "    25.332      0.155 RR  CELL  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.974      0.642 RR    IC  PC_COMP\|s_Q\[28\]~3\|datad " "    25.974      0.642 RR    IC  PC_COMP\|s_Q\[28\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.129      0.155 RR  CELL  PC_COMP\|s_Q\[28\]~3\|combout " "    26.129      0.155 RR  CELL  PC_COMP\|s_Q\[28\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.334      0.205 RR    IC  PC_COMP\|s_Q\[28\]~feeder\|datad " "    26.334      0.205 RR    IC  PC_COMP\|s_Q\[28\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.489      0.155 RR  CELL  PC_COMP\|s_Q\[28\]~feeder\|combout " "    26.489      0.155 RR  CELL  PC_COMP\|s_Q\[28\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.489      0.000 RR    IC  PC_COMP\|s_Q\[28\]\|d " "    26.489      0.000 RR    IC  PC_COMP\|s_Q\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.576      0.087 RR  CELL  PC:PC_COMP\|s_Q\[28\] " "    26.576      0.087 RR  CELL  PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.360      3.360  R        clock network delay " "    23.360      3.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.340     -0.020           clock uncertainty " "    23.340     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.358      0.018     uTsu  PC:PC_COMP\|s_Q\[28\] " "    23.358      0.018     uTsu  PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.576 " "Data Arrival Time  :    26.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.358 " "Data Required Time :    23.358" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.218 (VIOLATED) " "Slack              :    -3.218 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126463599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463875 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126463875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.440  " "Path #1: Hold slack is 0.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[3\] " "From Node    : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC_COMP\|s_Q\[3\] " "To Node      : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      3.059  R        clock network delay " "     3.059      3.059  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.232     uTco  PC:PC_COMP\|s_Q\[3\] " "     3.291      0.232     uTco  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.000 FF  CELL  PC_COMP\|s_Q\[3\]\|q " "     3.291      0.000 FF  CELL  PC_COMP\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.000 FF    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac " "     3.291      0.000 FF    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      0.361 FF  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout " "     3.652      0.361 FF  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      0.000 FF    IC  PC_COMP\|s_Q\[3\]\|d " "     3.652      0.000 FF    IC  PC_COMP\|s_Q\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.076 FF  CELL  PC:PC_COMP\|s_Q\[3\] " "     3.728      0.076 FF  CELL  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.176      3.176  R        clock network delay " "     3.176      3.176  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102     -0.074           clock pessimism removed " "     3.102     -0.074           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      0.000           clock uncertainty " "     3.102      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.186      uTh  PC:PC_COMP\|s_Q\[3\] " "     3.288      0.186      uTh  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.288 " "Data Required Time :     3.288" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.440  " "Slack              :     0.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126463876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126463876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698126463876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698126463953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698126467510 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ALUcontrol:ALU_CONT\|temp\[0\] " "Node: ALUcontrol:ALU_CONT\|temp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:MAIN_ALU\|Foutput\[12\] ALUcontrol:ALU_CONT\|temp\[0\] " "Latch ALU:MAIN_ALU\|Foutput\[12\] is being clocked by ALUcontrol:ALU_CONT\|temp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126469237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126469237 "|MIPS_Processor|ALUcontrol:ALU_CONT|temp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALU_CONT\|temp\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALU_CONT\|temp\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126469237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126469237 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698126470086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698126470086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.482 " "Worst-case setup slack is -1.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482            -145.421 iCLK  " "   -1.482            -145.421 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126470088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 iCLK  " "    0.387               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126470363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126470367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126470371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.600 " "Worst-case minimum pulse width slack is 9.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.600               0.000 iCLK  " "    9.600               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126470399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126470399 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.482 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.482" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472656 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472656 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126472656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.482 (VIOLATED) " "Path #1: Setup slack is -1.482 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[7\] " "From Node    : PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC_COMP\|s_Q\[28\] " "To Node      : PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      2.912  R        clock network delay " "     2.912      2.912  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.213     uTco  PC:PC_COMP\|s_Q\[7\] " "     3.125      0.213     uTco  PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.000 RR  CELL  PC_COMP\|s_Q\[7\]\|q " "     3.125      0.000 RR  CELL  PC_COMP\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.377      0.252 RR    IC  s_IMemAddr\[7\]~4\|datad " "     3.377      0.252 RR    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      0.144 RR  CELL  s_IMemAddr\[7\]~4\|combout " "     3.521      0.144 RR  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.632      2.111 RR    IC  IMem\|ram~49928\|dataa " "     5.632      2.111 RR    IC  IMem\|ram~49928\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.997      0.365 RF  CELL  IMem\|ram~49928\|combout " "     5.997      0.365 RF  CELL  IMem\|ram~49928\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.204      0.207 FF    IC  IMem\|ram~49929\|datad " "     6.204      0.207 FF    IC  IMem\|ram~49929\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.338      0.134 FR  CELL  IMem\|ram~49929\|combout " "     6.338      0.134 FR  CELL  IMem\|ram~49929\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.701      2.363 RR    IC  IMem\|ram~49930\|datad " "     8.701      2.363 RR    IC  IMem\|ram~49930\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.845      0.144 RR  CELL  IMem\|ram~49930\|combout " "     8.845      0.144 RR  CELL  IMem\|ram~49930\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.063      0.218 RR    IC  IMem\|ram~49933\|datab " "     9.063      0.218 RR    IC  IMem\|ram~49933\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.444      0.381 RR  CELL  IMem\|ram~49933\|combout " "     9.444      0.381 RR  CELL  IMem\|ram~49933\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.101      0.657 RR    IC  IMem\|ram~49934\|datad " "    10.101      0.657 RR    IC  IMem\|ram~49934\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.245      0.144 RR  CELL  IMem\|ram~49934\|combout " "    10.245      0.144 RR  CELL  IMem\|ram~49934\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.461      0.216 RR    IC  IMem\|ram~49945\|datab " "    10.461      0.216 RR    IC  IMem\|ram~49945\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.842      0.381 RR  CELL  IMem\|ram~49945\|combout " "    10.842      0.381 RR  CELL  IMem\|ram~49945\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      0.219 RR    IC  IMem\|ram~49988\|dataa " "    11.061      0.219 RR    IC  IMem\|ram~49988\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.428      0.367 RR  CELL  IMem\|ram~49988\|combout " "    11.428      0.367 RR  CELL  IMem\|ram~49988\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.521      2.093 RR    IC  IMem\|ram~50031\|datab " "    13.521      2.093 RR    IC  IMem\|ram~50031\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.902      0.381 RR  CELL  IMem\|ram~50031\|combout " "    13.902      0.381 RR  CELL  IMem\|ram~50031\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.119      0.217 RR    IC  IMem\|ram~50543\|datab " "    14.119      0.217 RR    IC  IMem\|ram~50543\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.447      0.328 RR  CELL  IMem\|ram~50543\|combout " "    14.447      0.328 RR  CELL  IMem\|ram~50543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.805      0.358 RR    IC  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|datad " "    14.805      0.358 RR    IC  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.949      0.144 RR  CELL  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|combout " "    14.949      0.144 RR  CELL  ADD_BRANCH\|\\C2:3:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.616      0.667 RR    IC  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|datad " "    15.616      0.667 RR    IC  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.760      0.144 RR  CELL  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|combout " "    15.760      0.144 RR  CELL  ADD_BRANCH\|\\C2:4:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.969      0.209 RR    IC  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|datad " "    15.969      0.209 RR    IC  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.113      0.144 RR  CELL  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|combout " "    16.113      0.144 RR  CELL  ADD_BRANCH\|\\C2:5:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.324      0.211 RR    IC  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|datad " "    16.324      0.211 RR    IC  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.468      0.144 RR  CELL  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|combout " "    16.468      0.144 RR  CELL  ADD_BRANCH\|\\C2:6:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.678      0.210 RR    IC  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|datad " "    16.678      0.210 RR    IC  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.822      0.144 RR  CELL  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|combout " "    16.822      0.144 RR  CELL  ADD_BRANCH\|\\C2:7:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.017      0.195 RR    IC  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|datad " "    17.017      0.195 RR    IC  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.161      0.144 RR  CELL  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|combout " "    17.161      0.144 RR  CELL  ADD_BRANCH\|\\C2:8:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.370      0.209 RR    IC  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|datad " "    17.370      0.209 RR    IC  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.514      0.144 RR  CELL  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|combout " "    17.514      0.144 RR  CELL  ADD_BRANCH\|\\C2:9:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.722      0.208 RR    IC  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|datad " "    17.722      0.208 RR    IC  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.866      0.144 RR  CELL  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|combout " "    17.866      0.144 RR  CELL  ADD_BRANCH\|\\C2:10:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.075      0.209 RR    IC  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|datad " "    18.075      0.209 RR    IC  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.219      0.144 RR  CELL  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|combout " "    18.219      0.144 RR  CELL  ADD_BRANCH\|\\C2:11:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.439      1.220 RR    IC  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|datad " "    19.439      1.220 RR    IC  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.583      0.144 RR  CELL  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|combout " "    19.583      0.144 RR  CELL  ADD_BRANCH\|\\C2:12:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.793      0.210 RR    IC  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|datad " "    19.793      0.210 RR    IC  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.937      0.144 RR  CELL  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|combout " "    19.937      0.144 RR  CELL  ADD_BRANCH\|\\C2:13:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.146      0.209 RR    IC  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|datad " "    20.146      0.209 RR    IC  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.290      0.144 RR  CELL  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|combout " "    20.290      0.144 RR  CELL  ADD_BRANCH\|\\C2:14:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.501      0.211 RR    IC  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|datad " "    20.501      0.211 RR    IC  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.645      0.144 RR  CELL  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|combout " "    20.645      0.144 RR  CELL  ADD_BRANCH\|\\C2:15:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.856      0.211 RR    IC  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|datad " "    20.856      0.211 RR    IC  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.000      0.144 RR  CELL  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|combout " "    21.000      0.144 RR  CELL  ADD_BRANCH\|\\C2:16:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.214      0.214 RR    IC  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|datac " "    21.214      0.214 RR    IC  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.479      0.265 RR  CELL  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|combout " "    21.479      0.265 RR  CELL  ADD_BRANCH\|\\C2:17:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.688      0.209 RR    IC  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|datad " "    21.688      0.209 RR    IC  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.832      0.144 RR  CELL  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|combout " "    21.832      0.144 RR  CELL  ADD_BRANCH\|\\C2:19:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.041      0.209 RR    IC  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|datad " "    22.041      0.209 RR    IC  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.185      0.144 RR  CELL  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|combout " "    22.185      0.144 RR  CELL  ADD_BRANCH\|\\C2:21:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.392      0.207 RR    IC  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|datac " "    22.392      0.207 RR    IC  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.657      0.265 RR  CELL  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|combout " "    22.657      0.265 RR  CELL  ADD_BRANCH\|\\C2:23:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.869      0.212 RR    IC  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|datad " "    22.869      0.212 RR    IC  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.013      0.144 RR  CELL  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|combout " "    23.013      0.144 RR  CELL  ADD_BRANCH\|\\C2:25:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.221      0.208 RR    IC  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|datad " "    23.221      0.208 RR    IC  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.365      0.144 RR  CELL  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|combout " "    23.365      0.144 RR  CELL  ADD_BRANCH\|\\C2:27:ADDI\|g_Or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.979      0.614 RR    IC  PC_COMP\|s_Q\[28\]~3\|datad " "    23.979      0.614 RR    IC  PC_COMP\|s_Q\[28\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.123      0.144 RR  CELL  PC_COMP\|s_Q\[28\]~3\|combout " "    24.123      0.144 RR  CELL  PC_COMP\|s_Q\[28\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.312      0.189 RR    IC  PC_COMP\|s_Q\[28\]~feeder\|datad " "    24.312      0.189 RR    IC  PC_COMP\|s_Q\[28\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.456      0.144 RR  CELL  PC_COMP\|s_Q\[28\]~feeder\|combout " "    24.456      0.144 RR  CELL  PC_COMP\|s_Q\[28\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.456      0.000 RR    IC  PC_COMP\|s_Q\[28\]\|d " "    24.456      0.000 RR    IC  PC_COMP\|s_Q\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.536      0.080 RR  CELL  PC:PC_COMP\|s_Q\[28\] " "    24.536      0.080 RR  CELL  PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.055      3.055  R        clock network delay " "    23.055      3.055  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.035     -0.020           clock uncertainty " "    23.035     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.054      0.019     uTsu  PC:PC_COMP\|s_Q\[28\] " "    23.054      0.019     uTsu  PC:PC_COMP\|s_Q\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.536 " "Data Arrival Time  :    24.536" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.054 " "Data Required Time :    23.054" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.482 (VIOLATED) " "Slack              :    -1.482 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126472657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126472932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.387  " "Path #1: Hold slack is 0.387 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[3\] " "From Node    : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC_COMP\|s_Q\[3\] " "To Node      : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      2.813  R        clock network delay " "     2.813      2.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.213     uTco  PC:PC_COMP\|s_Q\[3\] " "     3.026      0.213     uTco  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.000 FF  CELL  PC_COMP\|s_Q\[3\]\|q " "     3.026      0.000 FF  CELL  PC_COMP\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.000 FF    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac " "     3.026      0.000 FF    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.319 FF  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout " "     3.345      0.319 FF  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.000 FF    IC  PC_COMP\|s_Q\[3\]\|d " "     3.345      0.000 FF    IC  PC_COMP\|s_Q\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.065 FF  CELL  PC:PC_COMP\|s_Q\[3\] " "     3.410      0.065 FF  CELL  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      2.918  R        clock network delay " "     2.918      2.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852     -0.066           clock pessimism removed " "     2.852     -0.066           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      0.000           clock uncertainty " "     2.852      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      0.171      uTh  PC:PC_COMP\|s_Q\[3\] " "     3.023      0.171      uTh  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.410 " "Data Arrival Time  :     3.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.023 " "Data Required Time :     3.023" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.387  " "Slack              :     0.387 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126472933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126472933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698126472933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ALUcontrol:ALU_CONT\|temp\[0\] " "Node: ALUcontrol:ALU_CONT\|temp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:MAIN_ALU\|Foutput\[12\] ALUcontrol:ALU_CONT\|temp\[0\] " "Latch ALU:MAIN_ALU\|Foutput\[12\] is being clocked by ALUcontrol:ALU_CONT\|temp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126473912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126473912 "|MIPS_Processor|ALUcontrol:ALU_CONT|temp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALU_CONT\|temp\[3\] iInstAddr\[10\] " "Latch ALUcontrol:ALU_CONT\|temp\[3\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698126473912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698126473912 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.973 " "Worst-case setup slack is 7.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.973               0.000 iCLK  " "    7.973               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126474286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 iCLK  " "    0.201               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126474560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126474564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698126474567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698126474597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698126474597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.973 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.973" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126476844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.973  " "Path #1: Setup slack is 7.973 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[7\] " "From Node    : PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~8129 " "To Node      : mem:DMem\|ram~8129" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.710      1.710  R        clock network delay " "     1.710      1.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.105     uTco  PC:PC_COMP\|s_Q\[7\] " "     1.815      0.105     uTco  PC:PC_COMP\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.000 FF  CELL  PC_COMP\|s_Q\[7\]\|q " "     1.815      0.000 FF  CELL  PC_COMP\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.165 FF    IC  s_IMemAddr\[7\]~4\|datad " "     1.980      0.165 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     2.043      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.350      2.307 FF    IC  IMem\|ram~35753\|dataa " "     4.350      2.307 FF    IC  IMem\|ram~35753\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.159 FF  CELL  IMem\|ram~35753\|combout " "     4.509      0.159 FF  CELL  IMem\|ram~35753\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.902      0.393 FF    IC  IMem\|ram~35754\|datad " "     4.902      0.393 FF    IC  IMem\|ram~35754\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.965      0.063 FF  CELL  IMem\|ram~35754\|combout " "     4.965      0.063 FF  CELL  IMem\|ram~35754\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.349      0.384 FF    IC  IMem\|ram~35757\|datad " "     5.349      0.384 FF    IC  IMem\|ram~35757\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.412      0.063 FF  CELL  IMem\|ram~35757\|combout " "     5.412      0.063 FF  CELL  IMem\|ram~35757\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.542      0.130 FF    IC  IMem\|ram~35760\|datab " "     5.542      0.130 FF    IC  IMem\|ram~35760\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.734      0.192 FF  CELL  IMem\|ram~35760\|combout " "     5.734      0.192 FF  CELL  IMem\|ram~35760\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.865      0.131 FF    IC  IMem\|ram~35792\|datab " "     5.865      0.131 FF    IC  IMem\|ram~35792\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.072      0.207 FF  CELL  IMem\|ram~35792\|combout " "     6.072      0.207 FF  CELL  IMem\|ram~35792\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.311      1.239 FF    IC  IMem\|ram~35835\|datac " "     7.311      1.239 FF    IC  IMem\|ram~35835\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.444      0.133 FF  CELL  IMem\|ram~35835\|combout " "     7.444      0.133 FF  CELL  IMem\|ram~35835\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.554      0.110 FF    IC  IMem\|ram~35878\|datac " "     7.554      0.110 FF    IC  IMem\|ram~35878\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.687      0.133 FF  CELL  IMem\|ram~35878\|combout " "     7.687      0.133 FF  CELL  IMem\|ram~35878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.796      0.109 FF    IC  IMem\|ram~36049\|datad " "     7.796      0.109 FF    IC  IMem\|ram~36049\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.859      0.063 FF  CELL  IMem\|ram~36049\|combout " "     7.859      0.063 FF  CELL  IMem\|ram~36049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.966      0.107 FF    IC  IMem\|ram~36220\|datad " "     7.966      0.107 FF    IC  IMem\|ram~36220\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.029      0.063 FF  CELL  IMem\|ram~36220\|combout " "     8.029      0.063 FF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.491      0.462 FF    IC  MAIN_REG_FILE\|C5\|Mux8~4\|datac " "     8.491      0.462 FF    IC  MAIN_REG_FILE\|C5\|Mux8~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.624      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux8~4\|combout " "     8.624      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux8~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.859      1.235 FF    IC  MAIN_REG_FILE\|C5\|Mux9~14\|datac " "     9.859      1.235 FF    IC  MAIN_REG_FILE\|C5\|Mux9~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.992      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~14\|combout " "     9.992      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.127      0.135 FF    IC  MAIN_REG_FILE\|C5\|Mux9~15\|datab " "    10.127      0.135 FF    IC  MAIN_REG_FILE\|C5\|Mux9~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.334      0.207 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~15\|combout " "    10.334      0.207 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.444      0.110 FF    IC  MAIN_REG_FILE\|C5\|Mux9~16\|datac " "    10.444      0.110 FF    IC  MAIN_REG_FILE\|C5\|Mux9~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.577      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~16\|combout " "    10.577      0.133 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.633      1.056 FF    IC  MAIN_REG_FILE\|C5\|Mux9~19\|dataa " "    11.633      1.056 FF    IC  MAIN_REG_FILE\|C5\|Mux9~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.837      0.204 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~19\|combout " "    11.837      0.204 FF  CELL  MAIN_REG_FILE\|C5\|Mux9~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.619      1.782 FF    IC  DMem\|ram~8129\|asdata " "    13.619      1.782 FF    IC  DMem\|ram~8129\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.794      0.175 FF  CELL  mem:DMem\|ram~8129 " "    13.794      0.175 FF  CELL  mem:DMem\|ram~8129" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.780      1.780  R        clock network delay " "    21.780      1.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.760     -0.020           clock uncertainty " "    21.760     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.767      0.007     uTsu  mem:DMem\|ram~8129 " "    21.767      0.007     uTsu  mem:DMem\|ram~8129" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.794 " "Data Arrival Time  :    13.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.767 " "Data Required Time :    21.767" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.973  " "Slack              :     7.973 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126476844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126476844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.201 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.201" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126477122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.201  " "Path #1: Hold slack is 0.201 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:PC_COMP\|s_Q\[3\] " "From Node    : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:PC_COMP\|s_Q\[3\] " "To Node      : PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.648      1.648  R        clock network delay " "     1.648      1.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.105     uTco  PC:PC_COMP\|s_Q\[3\] " "     1.753      0.105     uTco  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.000 RR  CELL  PC_COMP\|s_Q\[3\]\|q " "     1.753      0.000 RR  CELL  PC_COMP\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.000 RR    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac " "     1.753      0.000 RR    IC  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.171 RR  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout " "     1.924      0.171 RR  CELL  MUX_BRANCH_JUMP\|\\G_NBit_MUX:3:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.000 RR    IC  PC_COMP\|s_Q\[3\]\|d " "     1.924      0.000 RR    IC  PC_COMP\|s_Q\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.031 RR  CELL  PC:PC_COMP\|s_Q\[3\] " "     1.955      0.031 RR  CELL  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      1.712  R        clock network delay " "     1.712      1.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670     -0.042           clock pessimism removed " "     1.670     -0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670      0.000           clock uncertainty " "     1.670      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.084      uTh  PC:PC_COMP\|s_Q\[3\] " "     1.754      0.084      uTh  PC:PC_COMP\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.955 " "Data Arrival Time  :     1.955" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.754 " "Data Required Time :     1.754" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.201  " "Slack              :     0.201 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698126477122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698126477122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698126483234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698126489144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1946 " "Peak virtual memory: 1946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698126489430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 00:48:09 2023 " "Processing ended: Tue Oct 24 00:48:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698126489430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698126489430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698126489430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698126489430 ""}
