`timescale 1ns/100ps

module tb_tl_cntr;
reg tb_clk, tb_reset_n, tb_Ta, tb_Tb;
wire [1:0] La, Lb;

tl_cntr U0_tl_cntr(.clk(tb_clk), .reset_n(tb_reset_n), .Ta(tb_Ta), .Tb(tb_Tb), .La(tb_La),.Lb(tb_La));

always #5 tb_clk=~tb_clk;
initial
begin
tb_clk=0; tb_reset=0, tb_Ta=0, tb_Tb=0;
#2.5 tb_Ta=1;
#10 tb_Ta=0; tb_Tb=1;
#10 tb_Ta=1;
#10 tb_Ta=0; tb_Tb=0; tb_reset=1;
#10 tb_Ta=1;
#10 tb_Ta=0; tb_Tb=1;
#10 tb_Ta=1; tb_Tb=1;
#10 tb_Ta=0; tb_Tb=0;
#10 $stop;
end 
endmodule 