Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec 10 11:37:25 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |    21 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           29 |
| No           | No                    | Yes                    |              64 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             269 |           70 |
| Yes          | Yes                   | No                     |             294 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                 Enable Signal                                 |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[2]_2[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              4 |         2.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[5]_0[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              4 |         2.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_4[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                3 |              4 |         1.33 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_1[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              4 |         2.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[5]_1[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              4 |         2.00 |
|  clk_i                            | PROCESSOR_INST/SP_OFFSET/Q_i[4]_i_1_n_0                                       | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              5 |         5.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[4]_0                                               | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              6 |         3.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_2[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[3]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_4[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_3[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_6[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/E[0]                                                    | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_5[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_8[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/CU/Q_i_reg[7][0]                                               |                                                                                     |                4 |              8 |         2.00 |
|  IO_INST/PWM_DRIVER/pulse_count_i |                                                                               | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[1]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[5]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[0]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[2]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                3 |              8 |         2.67 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_0[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/IC/write_en_ram_i                                           |                                                                                     |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/CU/IC/E[0]                                                     | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[2]_1[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/IR_MSB/Q_i_reg[0]_7[0]                                         | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                1 |              8 |         8.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[3]_1[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                3 |              8 |         2.67 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[4]_1[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                3 |              8 |         2.67 |
|  clk_i                            | PROCESSOR_INST/CU/control_lines_i[4]                                          | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/MAR/E[0]                                                       |                                                                                     |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[4]_2[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                2 |              8 |         4.00 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_3[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                3 |              8 |         2.67 |
|  clk_i                            | PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[2]_0[0]                                 | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                4 |             13 |         3.25 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[1].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[1].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[3].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[3].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[4].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[4].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[5].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[5].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[7].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[7].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[4].DEBOUNCERS/counter | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[4].DEBOUNCERS/reset_counter |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[8].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[8].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[9].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[9].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/reset_counter |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[1].DEBOUNCERS/counter | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[1].DEBOUNCERS/reset_counter |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/counter | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/reset_counter |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[3].DEBOUNCERS/counter | IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[3].DEBOUNCERS/reset_counter |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[15].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[15].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter   | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/reset_counter   |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[10].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[10].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[11].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[11].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[12].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[12].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[13].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[13].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[14].DEBOUNCERS/counter  | IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[14].DEBOUNCERS/reset_counter  |                4 |             14 |         3.50 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_5[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                5 |             16 |         3.20 |
|  clk_i                            | PROCESSOR_INST/MAR/Q_i_reg[0]_2[0]                                            | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                4 |             16 |         4.00 |
|  clk_i                            | IO_INST/TIMER_REG/PERIPHERAL/REG_FILE[0].REG_INST/Q[0]                        | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |                5 |             25 |         5.00 |
|  clk_i                            |                                                                               | IO_INST/PWM_REGISTERS/PERIPHERAL/REG_FILE[0].REG_INST/AR[0]                         |               13 |             56 |         4.31 |
|  clk_i                            |                                                                               |                                                                                     |               29 |             65 |         2.24 |
+-----------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+


