Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 18 11:25:17 2024
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_2_timing_summary_routed.rpt -pb TOP_2_timing_summary_routed.pb -rpx TOP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         751         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       32          
TIMING-20  Warning           Non-clocked latch                                   3           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (772)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1481)
5. checking no_input_delay (4)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (772)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[2]/Q (HIGH)

 There are 708 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Inst_Teclado/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/flag_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1481)
---------------------------------------------------
 There are 1481 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.970        0.000                      0                  151        0.104        0.000                      0                  151        2.633        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.970        0.000                      0                   58        0.241        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   4.409        0.000                      0                   93        0.104        0.000                      0                   93        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.849ns (31.511%)  route 4.019ns (68.489%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.726     1.363    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.119     1.482 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.565     2.048    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)       -0.280     5.018    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.854ns (31.138%)  route 4.100ns (68.862%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.726     1.363    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.487 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.647     2.134    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.101     5.197    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.849ns (32.299%)  route 3.876ns (67.701%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.726     1.363    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.119     1.482 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.422     1.905    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)       -0.283     5.015    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 2.102ns (35.758%)  route 3.776ns (64.242%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 5.897 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.294     0.932    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.124     1.056 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_3/O
                         net (fo=1, routed)           0.459     1.515    Inst_VGA_Manager/Inst_VGA_Sync/en_i_3_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.124     1.639 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_2/O
                         net (fo=1, routed)           0.295     1.935    Inst_VGA_Manager/Inst_VGA_Sync/en_i_2_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.124     2.059 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1/O
                         net (fo=1, routed)           0.000     2.059    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.588     5.897    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.484     5.413    
                         clock uncertainty           -0.116     5.297    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029     5.326    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.854ns (32.016%)  route 3.937ns (67.984%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.726     1.363    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     1.487 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.484     1.971    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)       -0.028     5.270    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.270    
                         arrival time                          -1.971    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.854ns (33.004%)  route 3.764ns (66.996%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 5.897 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.455     1.093    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I0_O)        0.124     1.217 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.581     1.798    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.588     5.897    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.484     5.413    
                         clock uncertainty           -0.116     5.297    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.058     5.239    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -1.798    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.730ns (31.058%)  route 3.840ns (68.942%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.645     0.596    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X1Y107         LUT3 (Prop_lut3_I0_O)        0.348     0.944 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=2, routed)           0.806     1.750    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.105     5.193    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.724ns (32.275%)  route 3.618ns (67.725%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.645     0.596    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.342     0.938 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.584     1.522    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.310     4.988    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.724ns (32.151%)  route 3.638ns (67.849%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 5.898 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.645     0.596    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.342     0.938 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.604     1.542    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.589     5.898    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.484     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.273     5.025    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.854ns (33.425%)  route 3.693ns (66.575%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 5.897 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.820ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518    -3.302 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.855    -2.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152    -2.295 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.745    -1.551    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.360    -1.191 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.790    -0.401    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X2Y107         LUT2 (Prop_lut2_I0_O)        0.352    -0.049 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.338     0.290    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.348     0.638 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.435     1.072    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I4_O)        0.124     1.196 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.531     1.727    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.588     5.897    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y108         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.484     5.413    
                         clock uncertainty           -0.116     5.297    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)       -0.067     5.230    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.513%)  route 0.182ns (49.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=12, routed)          0.182    -0.441    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.045    -0.396 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[7]
    SLICE_X4Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.722    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.006    -0.728    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.091    -0.637    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.968%)  route 0.165ns (47.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.165    -0.458    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045    -0.413 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.029    -0.748    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.656    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.189ns (47.805%)  route 0.206ns (52.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.206    -0.416    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X2Y106         LUT4 (Prop_lut4_I3_O)        0.048    -0.368 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.368    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2_n_0
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                         clock pessimism             -0.029    -0.748    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.133    -0.615    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.167%)  route 0.194ns (47.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.194    -0.405    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.048    -0.357 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.029    -0.748    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.107    -0.641    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.201%)  route 0.217ns (53.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[2]/Q
                         net (fo=9, routed)           0.217    -0.406    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045    -0.361 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.361    Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.870    -0.720    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y108         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                         clock pessimism             -0.029    -0.749    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092    -0.657    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.812%)  route 0.194ns (48.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.194    -0.405    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.360 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.029    -0.748    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091    -0.657    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.086%)  route 0.208ns (49.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=13, routed)          0.208    -0.392    Inst_VGA_Manager/Inst_VGA_Sync/h_count[6]
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.347 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.029    -0.748    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.092    -0.656    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.573%)  route 0.272ns (59.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.272    -0.350    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[10]
    SLICE_X4Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.722    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y105         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.006    -0.728    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.092    -0.636    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/Q
                         net (fo=8, routed)           0.242    -0.382    Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]
    SLICE_X1Y107         LUT6 (Prop_lut6_I1_O)        0.045    -0.337 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.337    Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.870    -0.720    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
                         clock pessimism             -0.045    -0.765    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092    -0.673    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.381%)  route 0.252ns (54.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598    -0.764    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.252    -0.348    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.303    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[1]
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y106         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                         clock pessimism             -0.045    -0.764    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.643    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y106    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X0Y104    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y104    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y106    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y106    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y106    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y106    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y103    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y105    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.262ns (23.684%)  route 4.066ns (76.316%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.708     5.311    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.950     6.778    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     6.902 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_3/O
                         net (fo=2, routed)           0.817     7.719    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.484     8.327    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.312     8.764    Inst_Teclado/keyboard/D[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.403     9.291    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.479     9.893    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.622    10.639    Inst_Teclado/sevenSeg/E[0]
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591    15.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.205    15.048    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.262ns (23.684%)  route 4.066ns (76.316%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.708     5.311    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.950     6.778    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     6.902 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_3/O
                         net (fo=2, routed)           0.817     7.719    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.484     8.327    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.312     8.764    Inst_Teclado/keyboard/D[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.403     9.291    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.479     9.893    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.622    10.639    Inst_Teclado/sevenSeg/E[0]
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591    15.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDCE (Setup_fdce_C_CE)      -0.205    15.048    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.262ns (24.098%)  route 3.975ns (75.902%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.708     5.311    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.950     6.778    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     6.902 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_3/O
                         net (fo=2, routed)           0.817     7.719    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.484     8.327    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.312     8.764    Inst_Teclado/keyboard/D[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.403     9.291    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.479     9.893    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.530    10.548    Inst_Teclado/sevenSeg/E[0]
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.588    15.011    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.045    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.262ns (23.985%)  route 4.000ns (76.015%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.708     5.311    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.950     6.778    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     6.902 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_3/O
                         net (fo=2, routed)           0.817     7.719    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.484     8.327    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.312     8.764    Inst_Teclado/keyboard/D[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.403     9.291    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.479     9.893    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.555    10.572    Inst_Teclado/sevenSeg/E[0]
    SLICE_X2Y77          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591    15.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y77          FDPE (Setup_fdpe_C_CE)      -0.169    15.106    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.262ns (23.985%)  route 4.000ns (76.015%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.708     5.311    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.950     6.778    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124     6.902 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_3/O
                         net (fo=2, routed)           0.817     7.719    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.484     8.327    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.312     8.764    Inst_Teclado/keyboard/D[1]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.403     9.291    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.479     9.893    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.017 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.555    10.572    Inst_Teclado/sevenSeg/E[0]
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591    15.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    15.106    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.828ns (20.211%)  route 3.269ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.231     9.318    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.828ns (20.211%)  route 3.269ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.231     9.318    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.828ns (20.211%)  route 3.269ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.231     9.318    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.760%)  route 2.977ns (78.240%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.939     9.026    Inst_Clock_Converter/clk_temp
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.514    14.937    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.760%)  route 2.977ns (78.240%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.939     9.026    Inst_Clock_Converter/clk_temp
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.514    14.937    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  Inst_Clock_Converter/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.960    Inst_Clock_Converter/counter0_carry__3_n_7
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  Inst_Clock_Converter/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.971    Inst_Clock_Converter/counter0_carry__3_n_5
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  Inst_Clock_Converter/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.996    Inst_Clock_Converter/counter0_carry__3_n_6
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.598     1.517    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.148     1.665 r  Inst_edge/sreg_reg[4]/Q
                         net (fo=2, routed)           0.059     1.724    Inst_edge/sreg[4]
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[7]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.017     1.547    Inst_edge/sreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.672%)  route 0.074ns (33.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.598     1.517    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.148     1.665 r  Inst_edge/sreg_reg[5]/Q
                         net (fo=2, routed)           0.074     1.739    Inst_edge/sreg[5]
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[8]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.018     1.548    Inst_edge/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.598     1.517    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Inst_edge/sreg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.800    Inst_edge/sreg[0]
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.063     1.580    Inst_edge/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.544%)  route 0.154ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.598     1.517    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Inst_edge/sreg_reg[3]/Q
                         net (fo=2, routed)           0.154     1.836    Inst_edge/sreg[3]
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X7Y83          FDRE                                         r  Inst_edge/sreg_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.075     1.605    Inst_edge/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.234%)  route 0.184ns (49.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.561     1.480    Inst_ScaledString/scaling[3].Inst_Scaler/clk_TEC
    SLICE_X13Y119        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.184     1.806    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X12Y118        LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[60][74]_i_1/O
                         net (fo=1, routed)           0.000     1.851    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]_2
    SLICE_X12Y118        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.831     1.996    Inst_ScaledString/scaling[6].Inst_Scaler/clk_TEC
    SLICE_X12Y118        FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X12Y118        FDRE (Hold_fdre_C_D)         0.121     1.616    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.188ns (47.951%)  route 0.204ns (52.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.561     1.480    Inst_ScaledString/scaling[3].Inst_Scaler/clk_TEC
    SLICE_X13Y119        FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.204     1.825    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X12Y118        LUT2 (Prop_lut2_I0_O)        0.047     1.872 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[15][49]_i_1/O
                         net (fo=1, routed)           0.000     1.872    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][49]_0
    SLICE_X12Y118        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.831     1.996    Inst_ScaledString/scaling[7].Inst_Scaler/clk_TEC
    SLICE_X12Y118        FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][49]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X12Y118        FDRE (Hold_fdre_C_D)         0.131     1.626    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][49]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_Teclado/sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.896%)  route 0.166ns (47.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.595     1.514    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y79          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Inst_Teclado/sevenSeg/clkdiv_reg[18]/Q
                         net (fo=16, routed)          0.166     1.821    Inst_Teclado/sevenSeg/s[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  Inst_Teclado/sevenSeg/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Inst_Teclado/sevenSeg/digit_0[0]
    SLICE_X0Y78          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.865     2.030    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y78          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[0]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     1.619    Inst_Teclado/sevenSeg/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1493 Endpoints
Min Delay          1493 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.379ns  (logic 7.883ns (36.874%)  route 13.496ns (63.126%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.653    11.615    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I1_O)        0.116    11.731 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.872    12.602    Inst_VGA_Manager/Inst_VGA_Draw/en_reg_0
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.356    12.958 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.672    17.631    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.748    21.379 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.379    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.200ns  (logic 7.674ns (36.200%)  route 13.526ns (63.800%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.664    11.626    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I2_O)        0.117    11.743 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810    12.553    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.348    12.901 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.753    17.654    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    21.200 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.200    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.089ns  (logic 7.642ns (36.238%)  route 13.446ns (63.762%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.653    11.615    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I1_O)        0.116    11.731 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.673    12.404    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    12.732 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.821    17.553    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.089 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.089    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.057ns  (logic 7.673ns (36.437%)  route 13.385ns (63.563%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.664    11.626    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I2_O)        0.117    11.743 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810    12.553    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.348    12.901 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.612    17.513    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    21.057 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.057    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.891ns  (logic 7.462ns (35.719%)  route 13.429ns (64.281%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.871    11.833    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    11.957 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.264    12.221    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.345 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.995    17.340    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    20.891 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.891    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.439ns  (logic 7.434ns (36.374%)  route 13.004ns (63.626%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.871    11.833    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X13Y109        LUT3 (Prop_lut3_I1_O)        0.124    11.957 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.264    12.221    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.345 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.570    16.915    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    20.439 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.439    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.403ns  (logic 7.699ns (37.732%)  route 12.704ns (62.268%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.048    12.010    Inst_GAME_Play/snake_move.snake_length_future_reg[2]_0
    SLICE_X12Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.163 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.407    12.569    Inst_VGA_Manager/Inst_VGA_Sync/Red[3]
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.331    12.900 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.951    16.851    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    20.403 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.403    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.229ns  (logic 7.459ns (36.875%)  route 12.769ns (63.125%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.664    11.626    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I2_O)        0.124    11.750 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.573    12.323    Inst_VGA_Manager/Inst_VGA_Sync/Red[1]
    SLICE_X13Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.447 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.234    16.680    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    20.229 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.229    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.943ns  (logic 7.465ns (37.431%)  route 12.478ns (62.569%))
  Logic Levels:           18  (CARRY4=7 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/C
    SLICE_X15Y89         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][19]/Q
                         net (fo=2, routed)           1.877     2.296    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[12]
    SLICE_X35Y83         LUT2 (Prop_lut2_I1_O)        0.296     2.592 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2802/O
                         net (fo=1, routed)           0.000     2.592    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[3]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.993 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.993    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.107 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/CO[3]
                         net (fo=1, routed)           0.000     3.107    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.329 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521/O[0]
                         net (fo=2, routed)           0.975     4.304    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1521_n_7
    SLICE_X33Y83         LUT1 (Prop_lut1_I0_O)        0.299     4.603 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352/O
                         net (fo=1, routed)           0.000     4.603    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2352_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.004 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     5.004    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/CO[3]
                         net (fo=1, routed)           0.000     5.118    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.340 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1519/O[0]
                         net (fo=1, routed)           0.821     6.161    Inst_GAME_Play/Red_OBUF[3]_inst_i_304_0[0]
    SLICE_X34Y84         LUT5 (Prop_lut5_I1_O)        0.299     6.460 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.460    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.840 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.689     8.529    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X33Y101        LUT6 (Prop_lut6_I3_O)        0.124     8.653 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.264     8.917    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.041 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.636     9.677    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           1.037    10.838    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.962 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.653    11.615    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124    11.739 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689    12.428    Inst_VGA_Manager/Inst_VGA_Sync/Red[0]
    SLICE_X12Y109        LUT6 (Prop_lut6_I0_O)        0.124    12.552 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.837    16.389    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    19.943 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.943    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_buttons_lock_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.178ns  (logic 3.949ns (29.968%)  route 9.229ns (70.032%))
  Logic Levels:           11  (CARRY4=5 LDCE=1 LUT1=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          LDCE                         0.000     0.000 r  sig_buttons_lock_reg[1]/G
    SLICE_X3Y80          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sig_buttons_lock_reg[1]/Q
                         net (fo=47, routed)          3.473     4.032    Inst_GAME_Play/snake_move.snake_head_xy_future_reg[15]_1[1]
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.124     4.156 r  Inst_GAME_Play/snake_move.snake_head_xy_future[6]_i_1/O
                         net (fo=5, routed)           1.279     5.435    Inst_GAME_Play/snake_move.snake_head_xy_future[6]_i_1_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.124     5.559 r  Inst_GAME_Play/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     5.559    Inst_GAME_Play/i__carry__0_i_3__3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.109 r  Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.109    Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__0_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.443 f  Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.031     7.474    Inst_GAME_Play/snake_length_future5_inferred__0/i__carry__1_n_6
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.303     7.777 r  Inst_GAME_Play/i__carry_i_20/O
                         net (fo=1, routed)           0.000     7.777    Inst_GAME_Play/i__carry_i_20_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.327 r  Inst_GAME_Play/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.327    Inst_GAME_Play/i__carry_i_9_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.549 f  Inst_GAME_Play/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.965     9.514    Inst_GAME_Play/i__carry__0_i_5_n_7
    SLICE_X2Y101         LUT5 (Prop_lut5_I3_O)        0.299     9.813 r  Inst_GAME_Play/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     9.813    Inst_GAME_Play/i__carry__0_i_3__4_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    10.387 r  Inst_GAME_Play/snake_length_future1_inferred__0/i__carry__0/CO[2]
                         net (fo=1, routed)           0.865    11.252    Inst_GAME_Play/snake_length_future1_inferred__0/i__carry__0_n_1
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.310    11.562 r  Inst_GAME_Play/snake_move.food_xy_future[31]_i_1/O
                         net (fo=37, routed)          1.615    13.178    Inst_GAME_Play/snake_move.food_xy_future[31]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[17]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[1][8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[2][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[1][8]/C
    SLICE_X4Y102         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[1][8]/Q
                         net (fo=2, routed)           0.097     0.238    Inst_GAME_Play/sig_snake_mesh_xy_reg[1][26]_0[7]
    SLICE_X5Y102         FDPE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[1][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[2][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[1][10]/C
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[1][10]/Q
                         net (fo=2, routed)           0.098     0.239    Inst_GAME_Play/sig_snake_mesh_xy_reg[1][26]_0[9]
    SLICE_X5Y102         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[17][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[18][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.780%)  route 0.099ns (41.220%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[17][10]/C
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[17][10]/Q
                         net (fo=2, routed)           0.099     0.240    Inst_GAME_Play/sig_snake_mesh_xy_reg[17][26]_0[9]
    SLICE_X37Y99         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[15]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[15]/Q
                         net (fo=1, routed)           0.099     0.240    Inst_GAME_Play/random_xy[15]
    SLICE_X2Y100         FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[10][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[11][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.351%)  route 0.101ns (41.649%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[10][22]/C
    SLICE_X15Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[10][22]/Q
                         net (fo=2, routed)           0.101     0.242    Inst_GAME_Play/sig_snake_mesh_xy_reg[10][26]_0[15]
    SLICE_X14Y88         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[6][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[7][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.874%)  route 0.114ns (47.126%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[6][4]/C
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[6][4]/Q
                         net (fo=2, routed)           0.114     0.242    Inst_GAME_Play/sig_snake_mesh_xy_reg[6][26]_0[3]
    SLICE_X14Y109        FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[15][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[16][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[15][4]/C
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[15][4]/Q
                         net (fo=2, routed)           0.082     0.246    Inst_GAME_Play/sig_snake_mesh_xy_reg[15][26]_0[3]
    SLICE_X31Y99         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[0]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_GAME_Play/random_xy_reg[0]/Q
                         net (fo=1, routed)           0.083     0.247    Inst_GAME_Play/random_xy[0]
    SLICE_X3Y96          FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[5][15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[6][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.711%)  route 0.108ns (43.289%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][15]/C
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][15]/Q
                         net (fo=2, routed)           0.108     0.249    Inst_GAME_Play/snake_mesh_xy[5][15]
    SLICE_X14Y109        FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[5][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[6][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][18]/C
    SLICE_X13Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][18]/Q
                         net (fo=2, routed)           0.110     0.251    Inst_GAME_Play/sig_snake_mesh_xy_reg[5][26]_0[11]
    SLICE_X15Y92         FDPE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[6][18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.410ns  (logic 14.092ns (31.732%)  route 30.318ns (68.268%))
  Logic Levels:           40  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           1.088    30.162    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.298    30.460 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.642    31.102    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I1_O)        0.124    31.226 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.823    32.049    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    32.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.870    37.043    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    40.590 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.590    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.186ns  (logic 14.083ns (31.873%)  route 30.103ns (68.127%))
  Logic Levels:           40  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           1.088    30.162    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.298    30.460 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.642    31.102    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I1_O)        0.124    31.226 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.821    32.047    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    32.171 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.657    36.828    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.366 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.366    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.131ns  (logic 14.097ns (31.942%)  route 30.034ns (68.058%))
  Logic Levels:           40  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           1.088    30.162    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.298    30.460 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.642    31.102    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I1_O)        0.124    31.226 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.823    32.049    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    32.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.587    36.760    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    40.311 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.311    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.079ns  (logic 14.215ns (32.250%)  route 29.863ns (67.750%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.893    31.588    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    31.712 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.995    36.707    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    40.259 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.259    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.867ns  (logic 14.210ns (32.394%)  route 29.657ns (67.606%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.929    31.624    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.124    31.748 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.753    36.501    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    40.048 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.048    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.725ns  (logic 14.209ns (32.496%)  route 29.516ns (67.504%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.929    31.624    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.124    31.748 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.612    36.360    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    39.905 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.905    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.626ns  (logic 14.187ns (32.521%)  route 29.439ns (67.479%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.893    31.588    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    31.712 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.570    36.283    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    39.806 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.806    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.607ns  (logic 14.199ns (32.562%)  route 29.408ns (67.438%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.611    31.306    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.124    31.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.821    36.252    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    39.787 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.787    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.415ns  (logic 14.212ns (32.736%)  route 29.203ns (67.264%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.994    31.689    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I3_O)        0.124    31.813 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.234    36.047    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    39.595 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.595    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.758ns  (logic 14.216ns (33.247%)  route 28.542ns (66.753%))
  Logic Levels:           41  (CARRY4=18 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.709    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y103         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -3.364 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          0.810    -2.554    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y102         LUT1 (Prop_lut1_I0_O)        0.124    -2.430 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -2.430    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -1.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -1.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.546 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[1]
                         net (fo=12, routed)          2.126     0.580    Inst_VGA_Manager/Inst_VGA_Sync/O[0]
    SLICE_X8Y112         LUT1 (Prop_lut1_I0_O)        0.303     0.883 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2863/O
                         net (fo=1, routed)           0.000     0.883    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.416 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     1.416    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.533 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     1.533    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X8Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.752 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[0]
                         net (fo=10, routed)          1.283     3.035    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[13]
    SLICE_X0Y111         LUT3 (Prop_lut3_I1_O)        0.321     3.356 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583/O
                         net (fo=26, routed)          1.599     4.955    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2583_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     5.281 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982/O
                         net (fo=2, routed)           0.716     5.998    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1982_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.396 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889/CO[3]
                         net (fo=1, routed)           0.000     6.396    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2889_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600/O[2]
                         net (fo=3, routed)           1.070     7.705    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2600_n_5
    SLICE_X10Y111        LUT5 (Prop_lut5_I0_O)        0.302     8.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552/O
                         net (fo=2, routed)           1.202     9.209    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2552_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556/O
                         net (fo=1, routed)           0.000     9.333    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2556_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.709 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970/CO[3]
                         net (fo=1, routed)           0.000     9.709    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1970_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.948 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192/O[2]
                         net (fo=2, routed)           1.101    11.049    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1192_n_5
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.301    11.350 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545/O
                         net (fo=2, routed)           0.820    12.170    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_545_n_0
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.124    12.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549/O
                         net (fo=1, routed)           0.000    12.294    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_549_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.844 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.844    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_210_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.157 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559/O[3]
                         net (fo=3, routed)           1.562    14.719    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_559_n_4
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.306    15.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989/O
                         net (fo=1, routed)           0.000    15.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2989_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903/CO[3]
                         net (fo=1, routed)           0.000    15.405    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2903_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[0]
                         net (fo=3, routed)           1.091    16.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_7
    SLICE_X11Y111        LUT4 (Prop_lut4_I0_O)        0.295    17.010 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897/O
                         net (fo=1, routed)           0.480    17.490    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2897_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    17.997    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    18.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    18.225    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.339 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    18.339    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.496 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.353    19.850    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.357    20.207 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215/O
                         net (fo=3, routed)           1.033    21.240    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_215_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.326    21.566 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_84/O
                         net (fo=70, routed)          2.077    23.643    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_5_2
    SLICE_X15Y116        LUT5 (Prop_lut5_I0_O)        0.124    23.767 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84/O
                         net (fo=3, routed)           2.063    25.830    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_84_n_0
    SLICE_X28Y116        LUT6 (Prop_lut6_I3_O)        0.124    25.954 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232/O
                         net (fo=1, routed)           0.544    26.499    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1232_n_0
    SLICE_X29Y117        LUT5 (Prop_lut5_I0_O)        0.124    26.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577/O
                         net (fo=1, routed)           0.858    27.481    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_577_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I4_O)        0.124    27.605 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225/O
                         net (fo=2, routed)           1.105    28.710    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_225_n_0
    SLICE_X14Y112        LUT5 (Prop_lut5_I4_O)        0.124    28.834 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.000    28.834    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_25_n_0
    SLICE_X14Y112        MUXF7 (Prop_muxf7_I0_O)      0.241    29.075 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11/O
                         net (fo=2, routed)           0.000    29.075    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_11_n_0
    SLICE_X14Y112        MUXF8 (Prop_muxf8_I0_O)      0.098    29.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.918    30.090    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_33_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I2_O)        0.319    30.409 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.162    30.571    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124    30.695 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.616    31.311    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    31.435 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.951    35.386    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    38.938 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.938    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.406ns (69.825%)  route 0.608ns (30.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.592    -0.770    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y117         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           0.608    -0.021    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.244 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.244    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.407ns (64.542%)  route 0.773ns (35.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y114         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           0.773     0.146    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.412 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.412    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.438ns (42.201%)  route 1.970ns (57.799%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.605    -0.019    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.026 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.365     1.391    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.643 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.643    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.440ns (41.995%)  route 1.990ns (58.005%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.658     0.034    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X12Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.079 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.332     1.411    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.665 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.665    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.665ns  (logic 1.455ns (39.707%)  route 2.210ns (60.293%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.423    -0.201    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.082    -0.073    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.704     1.676    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.901 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.901    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.708ns  (logic 1.498ns (40.403%)  route 2.210ns (59.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.423    -0.201    Inst_VGA_Manager/Inst_VGA_Draw/en
    SLICE_X13Y109        LUT3 (Prop_lut3_I2_O)        0.048    -0.153 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.786     1.634    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.309     2.943 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.943    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.730ns  (logic 1.435ns (38.471%)  route 2.295ns (61.529%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.759     0.135    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.537     1.716    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.965 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.965    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.795ns  (logic 1.422ns (37.470%)  route 2.373ns (62.530%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.550    -0.074    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.823     1.794    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.030 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.030    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.863ns  (logic 1.483ns (38.392%)  route 2.380ns (61.608%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.423    -0.201    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.082    -0.073    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.874     1.846    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.098 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.098    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.431ns (36.591%)  route 2.480ns (63.409%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597    -0.765    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y107         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.759     0.135    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.180 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.722     1.902    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.147 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.147    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.482ns  (logic 5.441ns (26.566%)  route 15.041ns (73.434%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.893    17.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.995    22.151    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    25.702 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.702    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.290ns  (logic 5.437ns (26.796%)  route 14.853ns (73.204%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.221    16.023    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.823    16.970    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    17.094 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.870    21.964    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    25.511 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.511    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.271ns  (logic 5.436ns (26.819%)  route 14.834ns (73.181%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.929    17.068    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.124    17.192 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.753    21.944    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    25.491 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.491    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.128ns  (logic 5.435ns (27.001%)  route 14.693ns (72.999%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.929    17.068    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.124    17.192 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.612    21.803    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    25.348 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.348    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.066ns  (logic 5.428ns (27.051%)  route 14.638ns (72.949%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.221    16.023    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.821    16.968    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    17.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.657    21.748    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    25.287 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.287    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.029ns  (logic 5.413ns (27.028%)  route 14.616ns (72.972%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.893    17.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    17.156 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.570    21.726    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.250 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.250    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.012ns  (logic 5.442ns (27.192%)  route 14.570ns (72.808%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.221    16.023    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.823    16.970    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I2_O)        0.124    17.094 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.587    21.680    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    25.232 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.232    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.010ns  (logic 5.425ns (27.112%)  route 14.585ns (72.888%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.611    16.750    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I2_O)        0.124    16.874 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.821    21.695    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    25.230 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.230    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.818ns  (logic 5.438ns (27.441%)  route 14.380ns (72.559%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.994    17.133    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I3_O)        0.124    17.257 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.234    21.490    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    25.038 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.038    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.161ns  (logic 5.442ns (28.399%)  route 13.720ns (71.601%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.618     5.220    Inst_ScaledString/scaling[4].Inst_Scaler/clk_TEC
    SLICE_X12Y119        FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.478     5.698 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/Q
                         net (fo=10, routed)          1.605     7.304    Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_499_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I5_O)        0.296     7.600 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_508/O
                         net (fo=12, routed)          1.590     9.189    Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]_1
    SLICE_X10Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.313 r  Inst_ScaledString/scaling[1].Inst_Scaler/Red_OBUF[3]_inst_i_504/O
                         net (fo=8, routed)           1.314    10.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_70_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.689    11.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I0_O)        0.124    11.564 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.651    12.216    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.441    12.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124    12.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.850    13.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.798    14.677    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.801 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           1.213    16.015    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.124    16.139 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.616    16.755    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I3_O)        0.124    16.879 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.951    20.830    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    24.381 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.381    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.192ns (31.829%)  route 0.411ns (68.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=17, routed)          0.352     2.007    Inst_Teclado/sevenSeg/Q[3]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.051     2.058 r  Inst_Teclado/sevenSeg/sreg_reg[1][0]_srl2_i_1/O
                         net (fo=1, routed)           0.059     2.117    Inst_Buttons_Sync/sreg[0]_0[0]
    SLICE_X2Y80          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.227ns (35.357%)  route 0.415ns (64.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          0.220     1.861    Inst_Teclado/sevenSeg/Q[2]
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.099     1.960 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[0]_i_1/O
                         net (fo=1, routed)           0.195     2.155    sig_buttons_lock__0[0]
    SLICE_X3Y80          LDCE                                         r  sig_buttons_lock_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.227ns (30.039%)  route 0.529ns (69.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          0.331     1.972    Inst_Teclado/sevenSeg/Q[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.099     2.071 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[1]_i_1/O
                         net (fo=1, routed)           0.198     2.269    sig_buttons_lock__0[1]
    SLICE_X3Y80          LDCE                                         r  sig_buttons_lock_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.230ns (30.167%)  route 0.532ns (69.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          0.331     1.972    Inst_Teclado/sevenSeg/Q[2]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.102     2.074 r  Inst_Teclado/sevenSeg/sreg_reg[1][1]_srl2_i_1/O
                         net (fo=1, routed)           0.202     2.276    Inst_Buttons_Sync/sreg[0]_0[1]
    SLICE_X2Y80          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.209ns (26.813%)  route 0.570ns (73.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.164     1.677 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.370     2.047    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_1/O
                         net (fo=1, routed)           0.201     2.293    sig_buttons_lock__0[2]
    SLICE_X3Y80          LDCE                                         r  sig_buttons_lock_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Sync/sreg_reg[1][2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.207ns (26.523%)  route 0.573ns (73.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.164     1.677 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=17, routed)          0.370     2.047    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.043     2.090 r  Inst_Teclado/sevenSeg/sreg_reg[1][2]_srl2_i_1/O
                         net (fo=1, routed)           0.204     2.294    Inst_Buttons_Sync/sreg[0]_0[2]
    SLICE_X2Y80          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ARRIBA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.397ns (74.242%)  route 0.485ns (25.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.591     1.510    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/Q
                         net (fo=18, routed)          0.485     2.136    SALIDA_ARRIBA_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.392 r  SALIDA_ARRIBA_OBUF_inst/O
                         net (fo=0)                   0.000     3.392    SALIDA_ARRIBA
    U16                                                               r  SALIDA_ARRIBA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_IZQUIERDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.396ns (73.731%)  route 0.497ns (26.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=17, routed)          0.497     2.152    SALIDA_IZQUIERDA_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.407 r  SALIDA_IZQUIERDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.407    SALIDA_IZQUIERDA
    T15                                                               r  SALIDA_IZQUIERDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ABAJO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.430ns (71.852%)  route 0.560ns (28.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.594     1.513    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=21, routed)          0.560     2.202    SALIDA_ABAJO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.302     3.504 r  SALIDA_ABAJO_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    SALIDA_ABAJO
    V16                                                               r  SALIDA_ABAJO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.437ns (71.394%)  route 0.576ns (28.606%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.595     1.514    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y79          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Inst_Teclado/sevenSeg/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.184     1.839    Inst_Teclado/sevenSeg/s[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  Inst_Teclado/sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.276    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.527 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.527    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.631ns (26.493%)  route 4.525ns (73.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.165     6.156    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591     5.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.631ns (26.493%)  route 4.525ns (73.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.165     6.156    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591     5.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.631ns (26.493%)  route 4.525ns (73.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.165     6.156    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591     5.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.631ns (26.493%)  route 4.525ns (73.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.165     6.156    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.591     5.014    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y77          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.706%)  route 4.476ns (73.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.116     6.107    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.593     5.016    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.706%)  route 4.476ns (73.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.116     6.107    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.593     5.016    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.706%)  route 4.476ns (73.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.116     6.107    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.593     5.016    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.706%)  route 4.476ns (73.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.116     6.107    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.593     5.016    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y78          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.631ns (27.495%)  route 4.301ns (72.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          0.940     5.932    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X3Y75          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.588     5.011    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 1.631ns (28.030%)  route 4.188ns (71.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.361     4.868    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     4.992 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          0.827     5.819    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X1Y79          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.594     5.017    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y79          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.380%)  route 0.252ns (60.620%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=8, routed)           0.252     0.416    Inst_edge/D[2]
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.716%)  route 0.239ns (56.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.239     0.380    Inst_Teclado/keyboard/keycode[7]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.425 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.425    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[3]
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.861     2.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.917%)  route 0.306ns (65.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.306     0.470    Inst_edge/D[0]
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.174%)  route 0.259ns (52.826%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[6]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.205     0.346    Inst_Teclado/keyboard/keycode[6]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     0.391 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_3/O
                         net (fo=1, routed)           0.054     0.445    Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.045     0.490 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.490    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.864     2.029    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.982%)  route 0.333ns (67.018%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.333     0.497    Inst_edge/D[1]
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.867     2.032    Inst_edge/clk_TEC
    SLICE_X6Y83          FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.729%)  route 0.419ns (69.271%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[0]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[0]/Q
                         net (fo=16, routed)          0.419     0.560    Inst_Teclado/keyboard/keycode[0]
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.045     0.605 r  Inst_Teclado/keyboard/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.605    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[2]
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.864     2.029    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.128%)  route 0.453ns (70.872%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[6]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.267     0.408    Inst_Teclado/keyboard/keycode[6]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.453 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.186     0.639    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[1]
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.864     2.029    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.222%)  route 0.534ns (67.778%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[3]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Teclado/keyboard/keycode_reg[3]/Q
                         net (fo=17, routed)          0.298     0.462    Inst_Teclado/keyboard/keycode[3]
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.507 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5/O
                         net (fo=1, routed)           0.056     0.563    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.608 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.180     0.788    Inst_Teclado/sevenSeg/E[0]
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.861     2.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y75          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.254ns (31.320%)  route 0.557ns (68.680%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[3]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Teclado/keyboard/keycode_reg[3]/Q
                         net (fo=17, routed)          0.298     0.462    Inst_Teclado/keyboard/keycode[3]
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.507 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5/O
                         net (fo=1, routed)           0.056     0.563    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.608 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.203     0.811    Inst_Teclado/sevenSeg/E[0]
    SLICE_X2Y77          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.864     2.029    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.254ns (31.320%)  route 0.557ns (68.680%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[3]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Teclado/keyboard/keycode_reg[3]/Q
                         net (fo=17, routed)          0.298     0.462    Inst_Teclado/keyboard/keycode[3]
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.507 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5/O
                         net (fo=1, routed)           0.056     0.563    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_5_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.608 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.203     0.811    Inst_Teclado/sevenSeg/E[0]
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.864     2.029    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y77          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C





