# MIPS-50_Instructions_Pipelined_CPU
A 5-level pipelined CPU described with Verilog, supports 50 MIPS instructions and interruption

MIPS_CPU
MIPS教学版CPU，有单周期、多周期、5级流水线。
