;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SPL -8, @-20
	SUB @121, 106
	SUB -7, <-119
	DJN -0, @-20
	SUB 0, -0
	SPL 0
	DJN -0, @-20
	SPL 0
	SUB @121, 106
	SLT 12, @10
	MOV -1, <-20
	MOV -1, <-20
	SLT 12, @10
	SUB @129, 143
	SUB 300, 90
	ADD 210, 20
	JMN <121, 103
	JMZ 121, 203
	JMZ 121, 203
	SUB @121, 103
	SUB #72, @201
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL <121, 103
	ADD 30, 9
	SPL <121, 103
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-20
	SPL @-127, 100
	SUB @121, 103
	SUB 0, -0
	SUB 0, -0
	MOV -1, <-20
	ADD 30, 9
	SLT 6, @302
	SLT 6, @302
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 106
	SUB -7, <-119
	DJN -0, @-20
	SUB 0, -0
	SUB 0, -0
