;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 153
	MOV -1, <-20
	SLT 710, @-10
	SLT 12, @-10
	SLT 12, @-10
	ADD #187, 9
	MOV -17, <-20
	SUB @121, 101
	SPL 7, -12
	MOV -17, <-20
	SPL 7, -12
	SPL 7, -12
	ADD #187, 9
	SUB <500, @2
	SUB @127, @106
	MOV -17, <-20
	SLT -1, <-20
	SLT -1, <-20
	MOV -17, <-20
	ADD 210, -30
	SLT -0, <-20
	DJN 1, @20
	SUB @120, 101
	SUB 1, <20
	SUB @121, 101
	DJN 1, @20
	SUB @21, 3
	SLT 721, 10
	SUB @781, 103
	ADD 210, 30
	SPL 7, -12
	SPL 7, -12
	DJN 1, @20
	DJN 1, @20
	ADD 210, 60
	DJN 1, @20
	SUB @781, 103
	DJN 1, @20
	DJN -801, <-30
	SUB #72, @200
	SUB #72, @200
	CMP -207, <-120
	SLT 721, 10
	SPL 0, <336
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <336
