<stg><name>k2c_dot.1</name>


<trans_list>

<trans id="534" from="1" to="2">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="2" to="3">
<condition id="242">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="5">
<condition id="249">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="3" to="4">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="4" to="2">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="5" to="7">
<condition id="250">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="5" to="6">
<condition id="252">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="6" to="5">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="7" to="8">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="8" to="9">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="9" to="10">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="10" to="11">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="11" to="12">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="12" to="13">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="13" to="14">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="14" to="15">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="15" to="16">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="16" to="17">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="17" to="18">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="18" to="19">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="19" to="20">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="20" to="21">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="21" to="22">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="22" to="23">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="23" to="24">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="24" to="25">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="25" to="26">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="26" to="27">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="27" to="28">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="28" to="29">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="29" to="30">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="30" to="31">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="31" to="32">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="32" to="33">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="33" to="34">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="34" to="35">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="35" to="36">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="36" to="37">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="37" to="38">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="38" to="39">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="39" to="40">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="40" to="41">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="41" to="42">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="42" to="43">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="43" to="44">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="44" to="45">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="45" to="46">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="46" to="47">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="47" to="48">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="48" to="49">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="49" to="50">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="50" to="51">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="51" to="52">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="52" to="53">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="53" to="54">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="54" to="55">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="55" to="56">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="56" to="57">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="57" to="58">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="58" to="59">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="59" to="60">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="60" to="61">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="61" to="62">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="62" to="63">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="63" to="64">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="64" to="65">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="65" to="66">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="66" to="67">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="67" to="68">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="68" to="69">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="69" to="70">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="70" to="71">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="71" to="72">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="72" to="73">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="73" to="74">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="74" to="75">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="75" to="76">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="76" to="77">
<condition id="328">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="76" to="78">
<condition id="333">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp><and_exp><literal name="exitcond8_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="77" to="75">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="78" to="78">
<condition id="335">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="78" to="79">
<condition id="337">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="79" to="80">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="80" to="81">
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="80" to="82">
<condition id="345">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="81" to="79">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="82" to="83">
<condition id="347">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="82" to="84">
<condition id="346">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="83" to="84">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="84" to="85">
<condition id="350">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="84" to="87">
<condition id="356">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp><and_exp><literal name="exitcond13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="85" to="86">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="86" to="82">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="87" to="88">
<condition id="358">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="87" to="89">
<condition id="357">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="88" to="89">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="89" to="90">
<condition id="361">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="89" to="92">
<condition id="367">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp><and_exp><literal name="exitcond12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="90" to="91">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="91" to="87">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="92" to="93">
<condition id="368">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="92" to="101">
<condition id="387">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="93" to="94">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="94" to="95">
<condition id="373">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="94" to="96">
<condition id="372">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="95" to="96">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="96" to="97">
<condition id="377">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="96" to="99">
<condition id="376">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="97" to="98">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="98" to="94">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="99" to="100">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="100" to="92">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="101" to="102">
<condition id="389">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="101" to="110">
<condition id="388">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="102" to="103">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="103" to="104">
<condition id="394">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="103" to="105">
<condition id="393">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="104" to="105">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="105" to="106">
<condition id="398">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="105" to="108">
<condition id="397">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="106" to="107">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="107" to="103">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="108" to="109">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="109" to="101">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="110" to="111">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="111" to="111">
<condition id="411">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="111" to="112">
<condition id="413">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="112" to="113">
<condition id="415">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="113" to="114">
<condition id="417">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="113" to="112">
<condition id="434">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="114" to="115">
<condition id="418">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="114" to="113">
<condition id="432">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="115" to="116">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="116" to="117">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="117" to="118">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="118" to="119">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="119" to="120">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="120" to="121">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="121" to="122">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="122" to="123">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="123" to="124">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="124" to="114">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %B_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)

]]></Node>
<StgValue><ssdm name="B_numel_read_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %B_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_dim)

]]></Node>
<StgValue><ssdm name="B_dim_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %A_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)

]]></Node>
<StgValue><ssdm name="A_numel_read_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %A_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_dim)

]]></Node>
<StgValue><ssdm name="A_dim_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
:5  %permA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permA"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
:6  %permB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permB"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
:7  %freeA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeA"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
:8  %freeB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeB"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
:9  %newshpA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpA"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
:10  %newshpB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpB"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
:11  %Asub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Asub"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:12  %Bsub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Bsub"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %count = phi i64 [ 0, %0 ], [ %count_1_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %i = phi i64 [ 0, %0 ], [ %i_12_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond1 = icmp eq i64 %i, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader36.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_9 = icmp eq i64 %i, %p_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_9, label %._crit_edge.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count

]]></Node>
<StgValue><ssdm name="freeA_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %i, i64* %freeA_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %count_4 = add i64 %count, 1

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %count_1 = phi i64 [ %count_4, %3 ], [ %count, %2 ]

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0:1  %i_12_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_12_s"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.0:2  %exitcond1_1 = icmp eq i64 %i_12_s, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:3  br i1 %exitcond1_1, label %.preheader36.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_1 = icmp eq i64 %i_12_s, %p_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %._crit_edge.1, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader36.preheader:0  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_7 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_1

]]></Node>
<StgValue><ssdm name="freeA_addr_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %i_12_s, i64* %freeA_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %count_4_1 = add i64 %count_1, 1

]]></Node>
<StgValue><ssdm name="count_4_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.1:1  %i_12_1 = add i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_12_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %count_1_1 = phi i64 [ %count_4_1, %5 ], [ %count_1, %4 ]

]]></Node>
<StgValue><ssdm name="count_1_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader36.0:0  %count_2 = phi i3 [ %count_5_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader36.0:1  %i_1 = phi i64 [ %i_15_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader36.0:2  %exitcond2 = icmp eq i64 %i_1, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36.0:3  br i1 %exitcond2, label %.preheader35.0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp = icmp eq i64 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %._crit_edge1.0, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
:0  %count_2_cast4 = zext i3 %count_2 to i64

]]></Node>
<StgValue><ssdm name="count_2_cast4"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_cast4

]]></Node>
<StgValue><ssdm name="freeB_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2  store i64 %i_1, i64* %freeB_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %count_5 = add i3 %count_2, 1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1.0:0  %count_3 = phi i3 [ %count_5, %7 ], [ %count_2, %6 ]

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge1.0:1  %count_3_cast = zext i3 %count_3 to i64

]]></Node>
<StgValue><ssdm name="count_3_cast"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.0:2  %i_15_s = or i64 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_15_s"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.0:3  %exitcond2_1 = icmp eq i64 %i_15_s, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.0:4  br i1 %exitcond2_1, label %.preheader35.0, label %._crit_edge1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1.1:2  %count_5_1 = add i3 %count_3, 1

]]></Node>
<StgValue><ssdm name="count_5_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1.1:3  %i_15_1 = add i64 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_15_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader35.0:0  %dense_13_output_shap_1 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %p_read

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
.preheader35.0:1  %dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1.1:0  %freeB_addr_7 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_3_cast

]]></Node>
<StgValue><ssdm name="freeB_addr_7"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
._crit_edge1.1:1  store i64 %i_15_s, i64* %freeB_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.1:4  br label %.preheader36.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="186" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
.preheader35.0:1  %dense_13_output_shap_2 = load i64* %dense_13_output_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_2"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="64">
<![CDATA[
.preheader35.0:2  %tmp_29 = trunc i64 %dense_13_output_shap_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="64">
<![CDATA[
.preheader35.0:3  %tmp_30 = trunc i64 %dense_13_output_shap_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="191" st_id="9" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="198" st_id="16" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="201" st_id="19" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="202" st_id="20" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="203" st_id="21" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="204" st_id="22" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="207" st_id="25" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="208" st_id="26" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="209" st_id="27" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="210" st_id="28" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="211" st_id="29" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="212" st_id="30" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="213" st_id="31" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="214" st_id="32" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="215" st_id="33" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="216" st_id="34" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="217" st_id="35" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="218" st_id="36" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="219" st_id="37" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="220" st_id="38" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="221" st_id="39" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="222" st_id="40" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="223" st_id="41" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="224" st_id="42" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="225" st_id="43" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="226" st_id="44" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="227" st_id="45" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="228" st_id="46" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="229" st_id="47" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="230" st_id="48" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="231" st_id="49" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="232" st_id="50" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="233" st_id="51" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="234" st_id="52" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="235" st_id="53" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="236" st_id="54" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="237" st_id="55" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="238" st_id="56" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="239" st_id="57" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="240" st_id="58" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="241" st_id="59" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="242" st_id="60" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="243" st_id="61" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="244" st_id="62" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="245" st_id="63" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="246" st_id="64" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="247" st_id="65" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="248" st_id="66" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="249" st_id="67" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="250" st_id="68" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="251" st_id="69" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="252" st_id="70" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="253" st_id="71" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="254" st_id="72" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="255" st_id="73" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="256" st_id="74" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:4  %free_axesA = udiv i64 %A_numel_read_3, %dense_13_output_shap_2

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="257" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="57" op_0_bw="57" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:5  %free_axesB = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 63)

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>

<operation id="258" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="57">
<![CDATA[
.preheader35.0:6  %free_axesB_3 = zext i57 %free_axesB to i64

]]></Node>
<StgValue><ssdm name="free_axesB_3"/></StgValue>
</operation>

<operation id="259" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:7  %free_axesB_cast6 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="free_axesB_cast6"/></StgValue>
</operation>

<operation id="260" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.0:8  %free_axesB_cast5 = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %B_numel_read_3, i32 7, i32 13)

]]></Node>
<StgValue><ssdm name="free_axesB_cast5"/></StgValue>
</operation>

<operation id="261" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="64">
<![CDATA[
.preheader35.0:9  %tmp_31 = trunc i64 %A_dim_read to i3

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="262" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.0:10  %i_16 = add i64 -1, %A_dim_read

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="263" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader35.0:11  %i_16_cast = add i3 -1, %tmp_31

]]></Node>
<StgValue><ssdm name="i_16_cast"/></StgValue>
</operation>

<operation id="264" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.0:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="265" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i3 [ 0, %.preheader35.0 ], [ %i_18_1, %10 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="266" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="3">
<![CDATA[
:1  %i_4_cast = zext i3 %i_4 to i64

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="267" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond8 = icmp eq i64 %i_4_cast, %i_16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="268" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond8, label %.preheader2.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_8 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="freeA_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_8, align 16

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="271" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_8, align 16

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>

<operation id="272" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="permA_addr"/></StgValue>
</operation>

<operation id="273" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeA_load, i64* %permA_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_18_s = or i3 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_18_s"/></StgValue>
</operation>

<operation id="275" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="3">
<![CDATA[
:5  %i_18_cast = zext i3 %i_18_s to i64

]]></Node>
<StgValue><ssdm name="i_18_cast"/></StgValue>
</operation>

<operation id="276" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %exitcond8_1 = icmp eq i64 %i_18_cast, %i_16

]]></Node>
<StgValue><ssdm name="exitcond8_1"/></StgValue>
</operation>

<operation id="277" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond8_1, label %.preheader2.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_9 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_18_cast

]]></Node>
<StgValue><ssdm name="freeA_addr_9"/></StgValue>
</operation>

<operation id="279" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load_1 = load i64* %freeA_addr_9, align 8

]]></Node>
<StgValue><ssdm name="freeA_load_1"/></StgValue>
</operation>

<operation id="280" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="exitcond8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_18_1 = add i3 %i_4, 2

]]></Node>
<StgValue><ssdm name="i_18_1"/></StgValue>
</operation>

<operation id="281" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp><and_exp><literal name="exitcond8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="282" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load_1 = load i64* %freeA_addr_9, align 8

]]></Node>
<StgValue><ssdm name="freeA_load_1"/></StgValue>
</operation>

<operation id="283" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permA_addr_15 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_18_cast

]]></Node>
<StgValue><ssdm name="permA_addr_15"/></StgValue>
</operation>

<operation id="284" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeA_load_1, i64* %permA_addr_15, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="286" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2.0:0  %i_5 = phi i3 [ %i_19_1, %11 ], [ %i_16_cast, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="287" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="3">
<![CDATA[
.preheader2.0:1  %i_5_cast = zext i3 %i_5 to i64

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="288" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.0:2  %tmp_2 = icmp ult i64 %i_5_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="289" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.0:3  br i1 %tmp_2, label %.preheader2.1, label %.preheader33.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.1:0  %permA_addr_16 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="permA_addr_16"/></StgValue>
</operation>

<operation id="291" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader2.1:1  store i64 %p_read, i64* %permA_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.1:2  %i_19 = add i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="293" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="3">
<![CDATA[
.preheader2.1:3  %i_19_cast = zext i3 %i_19 to i64

]]></Node>
<StgValue><ssdm name="i_19_cast"/></StgValue>
</operation>

<operation id="294" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.1:4  %tmp_2_1 = icmp ult i64 %i_19_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="295" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.1:5  br i1 %tmp_2_1, label %11, label %.preheader33.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_17 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_19_cast

]]></Node>
<StgValue><ssdm name="permA_addr_17"/></StgValue>
</operation>

<operation id="297" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %p_read, i64* %permA_addr_17, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %i_19_1 = add i3 %i_5, 2

]]></Node>
<StgValue><ssdm name="i_19_1"/></StgValue>
</operation>

<operation id="299" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader33.0:0  %permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="permB_addr"/></StgValue>
</operation>

<operation id="301" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader33.0:1  store i64 0, i64* %permB_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.0:2  br label %.preheader32.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="303" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader32.0:0  %i_7 = phi i3 [ %i_21_1, %12 ], [ 1, %.preheader33.0 ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="304" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader32.0:1  %j_3 = phi i64 [ %j_9_1, %12 ], [ 0, %.preheader33.0 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="305" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.0:2  %i_7_cast = zext i3 %i_7 to i64

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="306" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader32.0:3  %tmp_3 = icmp ult i64 %i_7_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="307" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32.0:4  br i1 %tmp_3, label %.preheader32.1, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader32.1:0  %freeB_addr_8 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_3

]]></Node>
<StgValue><ssdm name="freeB_addr_8"/></StgValue>
</operation>

<operation id="309" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:1  %freeB_load = load i64* %freeB_addr_8, align 16

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="310" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:1  %freeB_load = load i64* %freeB_addr_8, align 16

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>

<operation id="311" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader32.1:2  %permB_addr_13 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="permB_addr_13"/></StgValue>
</operation>

<operation id="312" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader32.1:3  store i64 %freeB_load, i64* %permB_addr_13, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader32.1:4  %i_21 = add i3 1, %i_7

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="314" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="3">
<![CDATA[
.preheader32.1:5  %i_21_cast = zext i3 %i_21 to i64

]]></Node>
<StgValue><ssdm name="i_21_cast"/></StgValue>
</operation>

<operation id="315" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="64">
<![CDATA[
.preheader32.1:6  %tmp_32 = trunc i64 %j_3 to i4

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="316" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader32.1:7  %j_9_s = or i4 %tmp_32, 1

]]></Node>
<StgValue><ssdm name="j_9_s"/></StgValue>
</operation>

<operation id="317" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="4">
<![CDATA[
.preheader32.1:8  %j_9_cast = zext i4 %j_9_s to i64

]]></Node>
<StgValue><ssdm name="j_9_cast"/></StgValue>
</operation>

<operation id="318" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader32.1:9  %tmp_3_1 = icmp ult i64 %i_21_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="319" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32.1:10  br i1 %tmp_3_1, label %12, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeB_addr_9 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_9_cast

]]></Node>
<StgValue><ssdm name="freeB_addr_9"/></StgValue>
</operation>

<operation id="321" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load_1 = load i64* %freeB_addr_9, align 8

]]></Node>
<StgValue><ssdm name="freeB_load_1"/></StgValue>
</operation>

<operation id="322" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_21_1 = add i3 %i_7, 2

]]></Node>
<StgValue><ssdm name="i_21_1"/></StgValue>
</operation>

<operation id="323" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_3_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %j_9_1 = add i64 %j_3, 2

]]></Node>
<StgValue><ssdm name="j_9_1"/></StgValue>
</operation>

<operation id="324" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:0  br label %.preheader31.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="325" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load_1 = load i64* %freeB_addr_9, align 8

]]></Node>
<StgValue><ssdm name="freeB_load_1"/></StgValue>
</operation>

<operation id="326" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permB_addr_14 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_21_cast

]]></Node>
<StgValue><ssdm name="permB_addr_14"/></StgValue>
</operation>

<operation id="327" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeB_load_1, i64* %permB_addr_14, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader32.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="329" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader31.0:0  %i_8 = phi i3 [ %i_22_1, %13 ], [ 0, %.preheader31.preheader ]

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="330" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.0:1  %i_8_cast = zext i3 %i_8 to i64

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="331" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader31.0:2  %exitcond13 = icmp eq i64 %i_8_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="332" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31.0:3  br i1 %exitcond13, label %.preheader30.preheader, label %.preheader31.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:0  %permA_addr_18 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="permA_addr_18"/></StgValue>
</operation>

<operation id="334" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:1  %permA_load = load i64* %permA_addr_18, align 16

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="335" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:1  %permA_load = load i64* %permA_addr_18, align 16

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>

<operation id="336" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:2  %dense_13_output_shap_3 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_3"/></StgValue>
</operation>

<operation id="337" st_id="83" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:3  %dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="338" st_id="84" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:3  %dense_13_output_shap_4 = load i64* %dense_13_output_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_4"/></StgValue>
</operation>

<operation id="339" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.1:4  %newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="newshpA_addr"/></StgValue>
</operation>

<operation id="340" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader31.1:5  store i64 %dense_13_output_shap_4, i64* %newshpA_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader31.1:6  %i_22_s = or i3 %i_8, 1

]]></Node>
<StgValue><ssdm name="i_22_s"/></StgValue>
</operation>

<operation id="342" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="3">
<![CDATA[
.preheader31.1:7  %i_22_cast = zext i3 %i_22_s to i64

]]></Node>
<StgValue><ssdm name="i_22_cast"/></StgValue>
</operation>

<operation id="343" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader31.1:8  %exitcond13_1 = icmp eq i64 %i_22_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond13_1"/></StgValue>
</operation>

<operation id="344" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31.1:9  br i1 %exitcond13_1, label %.preheader30.preheader, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_19 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_22_cast

]]></Node>
<StgValue><ssdm name="permA_addr_19"/></StgValue>
</operation>

<operation id="346" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_7 = load i64* %permA_addr_19, align 8

]]></Node>
<StgValue><ssdm name="permA_load_7"/></StgValue>
</operation>

<operation id="347" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
<literal name="exitcond13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %i_22_1 = add i3 %i_8, 2

]]></Node>
<StgValue><ssdm name="i_22_1"/></StgValue>
</operation>

<operation id="348" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp><and_exp><literal name="exitcond13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:0  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="349" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_7 = load i64* %permA_addr_19, align 8

]]></Node>
<StgValue><ssdm name="permA_load_7"/></StgValue>
</operation>

<operation id="350" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_13_output_shap_5 = getelementptr [5 x i64]* @dense_13_output_shap, i64 0, i64 %permA_load_7

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_5"/></StgValue>
</operation>

<operation id="351" st_id="85" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="352" st_id="86" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_13_output_shap_6 = load i64* %dense_13_output_shap_5, align 8

]]></Node>
<StgValue><ssdm name="dense_13_output_shap_6"/></StgValue>
</operation>

<operation id="353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpA_addr_1 = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_22_cast

]]></Node>
<StgValue><ssdm name="newshpA_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %dense_13_output_shap_6, i64* %newshpA_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader31.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="356" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader30.0:0  %i_9 = phi i3 [ %i_23_1, %14 ], [ 0, %.preheader30.preheader ]

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="357" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.0:1  %i_9_cast = zext i3 %i_9 to i64

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="358" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30.0:2  %exitcond12 = icmp eq i64 %i_9_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="359" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.0:3  br i1 %exitcond12, label %.preheader29.preheader, label %.preheader30.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:0  %permB_addr_15 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="permB_addr_15"/></StgValue>
</operation>

<operation id="361" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:1  %permB_load = load i64* %permB_addr_15, align 16

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="362" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:1  %permB_load = load i64* %permB_addr_15, align 16

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>

<operation id="363" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:2  %dense_14_kernel_shap_1 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_1"/></StgValue>
</operation>

<operation id="364" st_id="88" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:3  %dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="365" st_id="89" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:3  %dense_14_kernel_shap_2 = load i64* %dense_14_kernel_shap_1, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_2"/></StgValue>
</operation>

<operation id="366" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30.1:4  %newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="newshpB_addr"/></StgValue>
</operation>

<operation id="367" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader30.1:5  store i64 %dense_14_kernel_shap_2, i64* %newshpB_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader30.1:6  %i_23_s = or i3 %i_9, 1

]]></Node>
<StgValue><ssdm name="i_23_s"/></StgValue>
</operation>

<operation id="369" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="3">
<![CDATA[
.preheader30.1:7  %i_23_cast = zext i3 %i_23_s to i64

]]></Node>
<StgValue><ssdm name="i_23_cast"/></StgValue>
</operation>

<operation id="370" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30.1:8  %exitcond12_1 = icmp eq i64 %i_23_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond12_1"/></StgValue>
</operation>

<operation id="371" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.1:9  br i1 %exitcond12_1, label %.preheader29.preheader, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_16 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_23_cast

]]></Node>
<StgValue><ssdm name="permB_addr_16"/></StgValue>
</operation>

<operation id="373" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_7 = load i64* %permB_addr_16, align 8

]]></Node>
<StgValue><ssdm name="permB_load_7"/></StgValue>
</operation>

<operation id="374" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
<literal name="exitcond12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %i_23_1 = add i3 %i_9, 2

]]></Node>
<StgValue><ssdm name="i_23_1"/></StgValue>
</operation>

<operation id="375" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp><and_exp><literal name="exitcond12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="376" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_7 = load i64* %permB_addr_16, align 8

]]></Node>
<StgValue><ssdm name="permB_load_7"/></StgValue>
</operation>

<operation id="377" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_14_kernel_shap_3 = getelementptr [5 x i64]* @dense_14_kernel_shap, i64 0, i64 %permB_load_7

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_3"/></StgValue>
</operation>

<operation id="378" st_id="90" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="379" st_id="91" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_14_kernel_shap_4 = load i64* %dense_14_kernel_shap_3, align 8

]]></Node>
<StgValue><ssdm name="dense_14_kernel_shap_4"/></StgValue>
</operation>

<operation id="380" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpB_addr_1 = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_23_cast

]]></Node>
<StgValue><ssdm name="newshpB_addr_1"/></StgValue>
</operation>

<operation id="381" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %dense_14_kernel_shap_4, i64* %newshpB_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader30.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="383" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader29:0  %i_s = phi i64 [ %i_23, %19 ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="384" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader29:1  %exitcond9 = icmp eq i64 %i_s, %A_numel_read_3

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="385" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader29:2  %i_23 = add i64 %i_s, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="386" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:3  br i1 %exitcond9, label %.preheader28.preheader, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="64">
<![CDATA[
.preheader28.preheader:0  %tmp_33 = trunc i64 %A_numel_read_3 to i14

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="389" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:1  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="390" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* @dense_13_output_shap, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="392" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_4 = phi i3 [ 0, %15 ], [ %j_10_1, %18 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="393" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="3">
<![CDATA[
:1  %j_4_cast = zext i3 %j_4 to i64

]]></Node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="394" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond11 = icmp eq i64 %j_4_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="395" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond11, label %19, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_20 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_4_cast

]]></Node>
<StgValue><ssdm name="permA_addr_20"/></StgValue>
</operation>

<operation id="397" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_8 = load i64* %permA_addr_20, align 16

]]></Node>
<StgValue><ssdm name="permA_load_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="398" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_8 = load i64* %permA_addr_20, align 16

]]></Node>
<StgValue><ssdm name="permA_load_8"/></StgValue>
</operation>

<operation id="399" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_8

]]></Node>
<StgValue><ssdm name="Asub_addr"/></StgValue>
</operation>

<operation id="400" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="401" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>

<operation id="402" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_4_cast

]]></Node>
<StgValue><ssdm name="Bsub_addr"/></StgValue>
</operation>

<operation id="403" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Asub_load, i64* %Bsub_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_10_s = or i3 %j_4, 1

]]></Node>
<StgValue><ssdm name="j_10_s"/></StgValue>
</operation>

<operation id="405" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
:7  %j_10_cast = zext i3 %j_10_s to i64

]]></Node>
<StgValue><ssdm name="j_10_cast"/></StgValue>
</operation>

<operation id="406" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %exitcond11_1 = icmp eq i64 %j_10_cast, %A_dim_read

]]></Node>
<StgValue><ssdm name="exitcond11_1"/></StgValue>
</operation>

<operation id="407" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond11_1, label %19, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_21 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="permA_addr_21"/></StgValue>
</operation>

<operation id="409" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_9 = load i64* %permA_addr_21, align 8

]]></Node>
<StgValue><ssdm name="permA_load_9"/></StgValue>
</operation>

<operation id="410" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
<literal name="exitcond11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_10_1 = add i3 %j_4, 2

]]></Node>
<StgValue><ssdm name="j_10_1"/></StgValue>
</operation>

<operation id="411" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_array_addr = getelementptr [128 x float]* %A_array, i64 0, i64 %i_s

]]></Node>
<StgValue><ssdm name="A_array_addr"/></StgValue>
</operation>

<operation id="412" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp><and_exp><literal name="exitcond11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="7">
<![CDATA[
:2  %A_array_load = load float* %A_array_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="413" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_9 = load i64* %permA_addr_21, align 8

]]></Node>
<StgValue><ssdm name="permA_load_9"/></StgValue>
</operation>

<operation id="414" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Asub_addr_8 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_9

]]></Node>
<StgValue><ssdm name="Asub_addr_8"/></StgValue>
</operation>

<operation id="415" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load_1 = load i64* %Asub_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Asub_load_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="416" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load_1 = load i64* %Asub_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Asub_load_1"/></StgValue>
</operation>

<operation id="417" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr_8 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_10_cast

]]></Node>
<StgValue><ssdm name="Bsub_addr_8"/></StgValue>
</operation>

<operation id="418" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Asub_load_1, i64* %Bsub_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="420" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="421" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="7">
<![CDATA[
:2  %A_array_load = load float* %A_array_addr, align 4

]]></Node>
<StgValue><ssdm name="A_array_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="422" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="423" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %dense_14_fwork_addr = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %bidx

]]></Node>
<StgValue><ssdm name="dense_14_fwork_addr"/></StgValue>
</operation>

<operation id="424" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float %A_array_load, float* %dense_14_fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="426" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader28:0  %i_10 = phi i64 [ %i_24, %24 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="427" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader28:1  %exitcond10 = icmp eq i64 %i_10, %B_numel_read_3

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="428" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader28:2  %i_24 = add i64 %i_10, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="429" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:3  br i1 %exitcond10, label %.loopexit, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="101" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_3, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="432" st_id="102" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0  call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_14_kernel_shap, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="434" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_5 = phi i3 [ 0, %20 ], [ %j_11_1, %23 ]

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="435" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="3">
<![CDATA[
:1  %j_5_cast = zext i3 %j_5 to i64

]]></Node>
<StgValue><ssdm name="j_5_cast"/></StgValue>
</operation>

<operation id="436" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond14 = icmp eq i64 %j_5_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="437" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond14, label %24, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_17 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="permB_addr_17"/></StgValue>
</operation>

<operation id="439" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_8 = load i64* %permB_addr_17, align 16

]]></Node>
<StgValue><ssdm name="permB_load_8"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="440" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_8 = load i64* %permB_addr_17, align 16

]]></Node>
<StgValue><ssdm name="permB_load_8"/></StgValue>
</operation>

<operation id="441" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Bsub_addr_7 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_8

]]></Node>
<StgValue><ssdm name="Bsub_addr_7"/></StgValue>
</operation>

<operation id="442" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="443" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>

<operation id="444" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr_7 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_5_cast

]]></Node>
<StgValue><ssdm name="Asub_addr_7"/></StgValue>
</operation>

<operation id="445" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Bsub_load, i64* %Asub_addr_7, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_11_s = or i3 %j_5, 1

]]></Node>
<StgValue><ssdm name="j_11_s"/></StgValue>
</operation>

<operation id="447" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="3">
<![CDATA[
:7  %j_11_cast = zext i3 %j_11_s to i64

]]></Node>
<StgValue><ssdm name="j_11_cast"/></StgValue>
</operation>

<operation id="448" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %exitcond10_1 = icmp eq i64 %j_11_cast, %B_dim_read

]]></Node>
<StgValue><ssdm name="exitcond10_1"/></StgValue>
</operation>

<operation id="449" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond10_1, label %24, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_18 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="permB_addr_18"/></StgValue>
</operation>

<operation id="451" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_9 = load i64* %permB_addr_18, align 8

]]></Node>
<StgValue><ssdm name="permB_load_9"/></StgValue>
</operation>

<operation id="452" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
<literal name="exitcond10_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_11_1 = add i3 %j_5, 2

]]></Node>
<StgValue><ssdm name="j_11_1"/></StgValue>
</operation>

<operation id="453" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_14_kernel_arra_1 = getelementptr [4096 x float]* @dense_14_kernel_arra, i64 0, i64 %i_10

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_1"/></StgValue>
</operation>

<operation id="454" st_id="105" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp><and_exp><literal name="exitcond10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
:3  %dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="455" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_9 = load i64* %permB_addr_18, align 8

]]></Node>
<StgValue><ssdm name="permB_load_9"/></StgValue>
</operation>

<operation id="456" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Bsub_addr_9 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_9

]]></Node>
<StgValue><ssdm name="Bsub_addr_9"/></StgValue>
</operation>

<operation id="457" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load_1 = load i64* %Bsub_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="458" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load_1 = load i64* %Bsub_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load_1"/></StgValue>
</operation>

<operation id="459" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr_9 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_11_cast

]]></Node>
<StgValue><ssdm name="Asub_addr_9"/></StgValue>
</operation>

<operation id="460" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Bsub_load_1, i64* %Asub_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="462" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name="bidx_3"/></StgValue>
</operation>

<operation id="463" st_id="108" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
:3  %dense_14_kernel_arra_2 = load float* %dense_14_kernel_arra_1, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="464" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_3 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)

]]></Node>
<StgValue><ssdm name="bidx_3"/></StgValue>
</operation>

<operation id="465" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="64">
<![CDATA[
:1  %tmp_36 = trunc i64 %bidx_3 to i14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="466" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %sum = add i14 %tmp_36, %tmp_33

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="467" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="14">
<![CDATA[
:5  %sum_cast = zext i14 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="468" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dense_14_fwork_addr_1 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="dense_14_fwork_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %dense_14_kernel_arra_2, float* %dense_14_fwork_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="471" st_id="110" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:0  %tmp_6 = mul i64 %free_axesB_3, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="472" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="473" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_11 = phi i6 [ 0, %.loopexit ], [ %i_22, %26 ]

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="474" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="6">
<![CDATA[
:1  %i_11_cast = zext i6 %i_11 to i64

]]></Node>
<StgValue><ssdm name="i_11_cast"/></StgValue>
</operation>

<operation id="475" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond5 = icmp eq i64 %i_11_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="476" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_22 = add i6 %i_11, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="477" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %.preheader24.preheader, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C_array_addr = getelementptr [32 x float]* %C_array, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="C_array_addr"/></StgValue>
</operation>

<operation id="479" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store float 0.000000e+00, float* %C_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.preheader:0  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="482" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader24:0  %i_14 = phi i64 [ %i_25, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="483" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="64">
<![CDATA[
.preheader24:1  %tmp_34 = trunc i64 %i_14 to i14

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="484" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="64">
<![CDATA[
.preheader24:2  %tmp_35 = trunc i64 %i_14 to i7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="485" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader24:3  %tmp_7 = icmp ult i64 %i_14, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="486" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader24:4  %i_25 = add i64 1, %i_14

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="487" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:5  br i1 %tmp_7, label %27, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %outrowidx = mul i7 %tmp_35, %free_axesB_cast5

]]></Node>
<StgValue><ssdm name="outrowidx"/></StgValue>
</operation>

<operation id="489" st_id="112" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %inneridx = mul i14 %tmp_29, %tmp_34

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="490" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="492" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit11:0  %k = phi i8 [ 0, %27 ], [ %k_1, %.loopexit11.loopexit ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="493" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="8">
<![CDATA[
.loopexit11:1  %k_cast3 = zext i8 %k to i14

]]></Node>
<StgValue><ssdm name="k_cast3"/></StgValue>
</operation>

<operation id="494" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8">
<![CDATA[
.loopexit11:2  %k_cast = zext i8 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="495" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit11:3  %exitcond = icmp eq i9 %k_cast, %tmp_30

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="496" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit11:4  %k_1 = add i8 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="497" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit11:5  br i1 %exitcond, label %.preheader24.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:0  %sum6 = add i14 %k_cast3, %inneridx

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="499" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="14">
<![CDATA[
.preheader.preheader:1  %sum6_cast = zext i14 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="500" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %dense_14_fwork_addr_2 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="dense_14_fwork_addr_2"/></StgValue>
</operation>

<operation id="501" st_id="113" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  %tmp_1_11 = mul i14 %k_cast3, %free_axesB_cast6

]]></Node>
<StgValue><ssdm name="tmp_1_11"/></StgValue>
</operation>

<operation id="502" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.loopexit:0  br label %.preheader24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="504" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="57" op_0_bw="57" op_1_bw="0">
<![CDATA[
.preheader:0  %j_s = phi i57 [ %j, %28 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="505" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="57">
<![CDATA[
.preheader:1  %tmp_37 = trunc i57 %j_s to i14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="506" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="57">
<![CDATA[
.preheader:2  %tmp_38 = trunc i57 %j_s to i7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="507" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="57" op_1_bw="57">
<![CDATA[
.preheader:3  %exitcond3 = icmp eq i57 %j_s, %free_axesB

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="508" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
.preheader:4  %j = add i57 1, %j_s

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="509" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond3, label %.loopexit11.loopexit, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="13">
<![CDATA[
:0  %dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dense_14_fwork_load"/></StgValue>
</operation>

<operation id="511" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp1 = add i14 %tmp_37, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="512" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %sum7 = add i14 %tmp1, %tmp_1_11

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="513" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="14">
<![CDATA[
:3  %sum7_cast = zext i14 %sum7 to i64

]]></Node>
<StgValue><ssdm name="sum7_cast"/></StgValue>
</operation>

<operation id="514" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dense_14_fwork_addr_3 = getelementptr [4224 x float]* @dense_14_fwork, i64 0, i64 %sum7_cast

]]></Node>
<StgValue><ssdm name="dense_14_fwork_addr_3"/></StgValue>
</operation>

<operation id="515" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
:5  %dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dense_14_fwork_load_1"/></StgValue>
</operation>

<operation id="516" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %sum2 = add i7 %tmp_38, %outrowidx

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="517" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="7">
<![CDATA[
:8  %sum2_cast = zext i7 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="518" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C_array_addr_3 = getelementptr [32 x float]* %C_array, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="C_array_addr_3"/></StgValue>
</operation>

<operation id="519" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="520" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="13">
<![CDATA[
:0  %dense_14_fwork_load = load float* %dense_14_fwork_addr_2, align 4

]]></Node>
<StgValue><ssdm name="dense_14_fwork_load"/></StgValue>
</operation>

<operation id="521" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="13">
<![CDATA[
:5  %dense_14_fwork_load_1 = load float* %dense_14_fwork_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dense_14_fwork_load_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="522" st_id="116" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="523" st_id="117" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="524" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
:10  %C_array_load = load float* %C_array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_array_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="525" st_id="118" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_s = fmul float %dense_14_fwork_load, %dense_14_fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="526" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
:10  %C_array_load = load float* %C_array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="C_array_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="527" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fadd float %C_array_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="528" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fadd float %C_array_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="529" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fadd float %C_array_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="530" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fadd float %C_array_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="531" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fadd float %C_array_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="532" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store float %tmp_4, float* %C_array_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
