#--- source.hlsl

// This test verifies handling of resource arrays when the
// resource type has a counter.

RWStructuredBuffer<int> Out[4] : register(u0);

[numthreads(4,1,1)]
void main(uint GI : SV_GroupIndex) {
  for (int i = 0; i < GI; i++)
    Out[NonUniformResourceIndex(GI)].IncrementCounter();

  Out[NonUniformResourceIndex(GI)][0] = Out[NonUniformResourceIndex(GI)].IncrementCounter();
}

//--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: Out
    Format: Hex32
    Stride: 4
    ArraySize: 4
    FillSize: 4

DescriptorSets:
  - Resources:
    - Name: Out
      Kind: RWStructuredBuffer
      HasCounter: true
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
        CounterBinding: 1
...
#--- end

# Bug https://github.com/llvm/llvm-project/issues/162841
# XFAIL: Clang && Vulkan

# Offload tests are missing support for counters and resource arrays on Metal
# Unimplemented https://github.com/llvm/offload-test-suite/issues/304
# Unimplemented https://github.com/llvm/offload-test-suite/issues/305
# XFAIL: Metal

# Intel has an issue with counters in resource arrays
# Bug https://github.com/llvm/offload-test-suite/issues/376
# XFAIL: Intel

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o | FileCheck %s %if DirectX %{ --check-prefixes=CHECK,DX-CHECK %}

# DX-CHECK: Creating UAV: { Size = 4100, Register = u0, Space = 0, HasCounter = 1 }
# DX-CHECK: UAV: HeapIdx = 0 EltSize = 4 NumElts = 1 HasCounter = 1

# CHECK: Name: Out
# CHECK: Counters: [ 1, 2, 3, 4 ]
# CHECK: Data:
# CHECK-NEXT: - [ 0x0 ]
# CHECK-NEXT: - [ 0x1 ]
# CHECK-NEXT: - [ 0x2 ]
# CHECK-NEXT: - [ 0x3 ]
