Verilator Tree Dump (format 0x3900) from <e3762> to <e3876>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e6aea0 <e2135> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x555556ee5e00 <e2892> {c1ai}  add_4bit_structure -> add_4bit_structure [scopep=0]
    1:1: CELLINLINE 0x555556ec6c00 <e2894> {c11aq}  add_4bit_structure__DOT__add0 -> my_add1bit [scopep=0]
    1:1: CELLINLINE 0x555556eb5500 <e2896> {d6an}  add_4bit_structure__DOT__add0__DOT__i1 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556eb5600 <e2898> {d7am}  add_4bit_structure__DOT__add0__DOT__i2 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556eb5700 <e2900> {d8an}  add_4bit_structure__DOT__add0__DOT__i3 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556eb5800 <e2902> {d9am}  add_4bit_structure__DOT__add0__DOT__i4 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556eb5900 <e2904> {d10al}  add_4bit_structure__DOT__add0__DOT__i5 -> my_or [scopep=0]
    1:1: CELLINLINE 0x555556edc400 <e2906> {c12aq}  add_4bit_structure__DOT__add1 -> my_add1bit [scopep=0]
    1:1: CELLINLINE 0x555556ec6d00 <e2908> {d6an}  add_4bit_structure__DOT__add1__DOT__i1 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556ec6e00 <e2910> {d7am}  add_4bit_structure__DOT__add1__DOT__i2 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556ec6f00 <e2912> {d8an}  add_4bit_structure__DOT__add1__DOT__i3 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556ec7000 <e2914> {d9am}  add_4bit_structure__DOT__add1__DOT__i4 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556ec7100 <e2916> {d10al}  add_4bit_structure__DOT__add1__DOT__i5 -> my_or [scopep=0]
    1:1: CELLINLINE 0x555556ee5c00 <e2918> {c13aq}  add_4bit_structure__DOT__add2 -> my_add1bit [scopep=0]
    1:1: CELLINLINE 0x555556edc500 <e2920> {d6an}  add_4bit_structure__DOT__add2__DOT__i1 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556edc600 <e2922> {d7am}  add_4bit_structure__DOT__add2__DOT__i2 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556edc700 <e2924> {d8an}  add_4bit_structure__DOT__add2__DOT__i3 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556edc800 <e2926> {d9am}  add_4bit_structure__DOT__add2__DOT__i4 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556edc900 <e2928> {d10al}  add_4bit_structure__DOT__add2__DOT__i5 -> my_or [scopep=0]
    1:1: CELLINLINE 0x555556ee5d00 <e2930> {c14aq}  add_4bit_structure__DOT__add3 -> my_add1bit [scopep=0]
    1:1: CELLINLINE 0x555556eb4600 <e2932> {d6an}  add_4bit_structure__DOT__add3__DOT__i1 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556eb5100 <e2934> {d7am}  add_4bit_structure__DOT__add3__DOT__i2 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556eb5200 <e2936> {d8an}  add_4bit_structure__DOT__add3__DOT__i3 -> my_exor [scopep=0]
    1:1: CELLINLINE 0x555556eb5300 <e2938> {d9am}  add_4bit_structure__DOT__add3__DOT__i4 -> my_and [scopep=0]
    1:1: CELLINLINE 0x555556eb5400 <e2940> {d10al}  add_4bit_structure__DOT__add3__DOT__i5 -> my_or [scopep=0]
    1:2: VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec630 <e2949> {c2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eeefc0 <e2946> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eeeea0 <e2947> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [LV] => VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec6e0 <e2958> {c2aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eef200 <e2955> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eef0e0 <e2956> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [LV] => VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec790 <e2967> {c2av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eef440 <e2964> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eef320 <e2965> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [LV] => VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec840 <e2976> {c7am} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eef680 <e2973> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [RV] <- VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eef560 <e2974> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec8f0 <e2985> {c3al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eef8c0 <e2982> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eef7a0 <e2983> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [LV] => VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec9a0 <e2994> {c3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eefb00 <e2991> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eef9e0 <e2992> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [LV] => VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eeca50 <e3003> {c3av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eefd40 <e3000> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eefc20 <e3001> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [LV] => VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecb00 <e3012> {c7ar} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0000 <e3009> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [RV] <- VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eefe60 <e3010> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecbb0 <e3021> {c4al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0240 <e3018> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef0120 <e3019> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [LV] => VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecc60 <e3030> {c4aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0480 <e3027> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef0360 <e3028> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [LV] => VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecd10 <e3039> {c4av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef06c0 <e3036> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef05a0 <e3037> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [LV] => VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecdc0 <e3048> {c7aw} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0900 <e3045> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [RV] <- VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef07e0 <e3046> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eece70 <e3057> {c5al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0b40 <e3054> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef0a20 <e3055> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [LV] => VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecf20 <e3066> {c5aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0d80 <e3063> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef0c60 <e3064> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [LV] => VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eecfd0 <e3075> {c5av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef0fc0 <e3072> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef0ea0 <e3073> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [LV] => VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eed080 <e3084> {c7bb} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef1200 <e3081> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [RV] <- VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef10e0 <e3082> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eed130 <e3093> {c7bg} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ef1440 <e3090> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [RV] <- VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ef1320 <e3091> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2: VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ec8d10 <e2662> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec5440 <e2659> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [RV] <- VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec5320 <e2660> {d2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__c_i [LV] => VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec8dc0 <e2671> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec5680 <e2668> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [RV] <- VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec5560 <e2669> {d2aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__a_i [LV] => VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec8e70 <e2680> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec58c0 <e2677> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [RV] <- VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec57a0 <e2678> {d2av} @dt=0x555556e2e820@(G/w1)  add0__DOT__b_i [LV] => VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec8f20 <e2689> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec5b00 <e2686> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [RV] <- VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec59e0 <e2687> {d3am} @dt=0x555556e2e820@(G/w1)  add0__DOT__s_i [LV] => VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec8fd0 <e2698> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec5d40 <e2695> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec5c20 <e2696> {d3ar} @dt=0x555556e2e820@(G/w1)  add0__DOT__c_iplus1 [LV] => VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556eb8790 <e2480> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb7d40 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb7e60 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__i1__DOT__a [LV] => VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8840 <e2489> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ebc000 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ebc120 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add0__DOT__i1__DOT__b [LV] => VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb88f0 <e2498> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ebc240 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ebc360 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__i1__DOT__y [LV] => VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556eb89a0 <e463> {e5af}
    1:2:1: SENTREE 0x555556eb8a50 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556eb8b00 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ebc480 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556eb8bb0 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ebc5a0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1cb40 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556eb8c60 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ebc6c0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556eb8d10 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556eb5a00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1cc00 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556eb8dc0 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ebc7e0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556eb8e70 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556eb5b00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556eb8f20 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb5c00 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ebc900 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556eb8fd0 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556eb5d00 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556eb9080 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb5e00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ebca20 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556eb9130 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556eb5f00 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1ccc0 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556eb91e0 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ebcb40 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556eb9290 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556ebe000 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556eb9340 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebe100 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ebcc60 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556eb93f0 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556ebe200 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556eb94a0 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebe300 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ebcd80 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556eb9550 <e2514> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ebcea0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ebcfc0 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__i2__DOT__a [LV] => VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb9600 <e2523> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ebd0e0 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ebd200 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add0__DOT__i2__DOT__b [LV] => VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb96b0 <e2532> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ebd320 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ebd440 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__i2__DOT__y [LV] => VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556eb9760 <e594> {f5af}
    1:2:1: SENTREE 0x555556eb9810 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556eb98c0 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ebd560 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556eb9970 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ebd680 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1cd80 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556eb9a20 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ebd7a0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556eb9ad0 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556ebe400 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1ce40 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556eb9b80 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ebd8c0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556eb9c30 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556ebe500 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556eb9ce0 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebe600 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ebd9e0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556eb9d90 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556ebe700 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556eb9e40 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebe800 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ebdb00 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556eb9ef0 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556ebe900 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1cf00 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ec0000 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ebdc20 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec00b0 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556ebea00 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec0160 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebeb00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ebdd40 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec0210 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556ebec00 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec02c0 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebed00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ebde60 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ec0370 <e2549> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec2000 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec2120 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__i3__DOT__a [LV] => VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec0420 <e2558> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec2240 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec2360 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add0__DOT__i3__DOT__b [LV] => VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec04d0 <e2567> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec2480 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [RV] <- VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec25a0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__i3__DOT__y [LV] => VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ec0580 <e463> {e5af}
    1:2:1: SENTREE 0x555556ec0630 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556ec0790 <e3739> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec27e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ec06e0 <e3741> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec26c0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1cfc0 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556ec0840 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ec2900 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ec08f0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556ebee00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1d080 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556ec09a0 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec2a20 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec0a50 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556ebef00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec0b00 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebf000 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec2b40 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec0bb0 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556ebf100 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec0c60 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebf200 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec2c60 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ec0d10 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556ebf300 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1d140 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556ec0dc0 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec2d80 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec0e70 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556ebf400 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec0f20 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebf500 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec2ea0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec0fd0 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556ebf600 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec1080 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebf700 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec2fc0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec1130 <e2584> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec30e0 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec3200 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__i4__DOT__a [LV] => VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec11e0 <e2593> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec3320 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec3440 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add0__DOT__i4__DOT__b [LV] => VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec1290 <e2602> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec3560 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec3680 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__i4__DOT__y [LV] => VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ec1340 <e594> {f5af}
    1:2:1: SENTREE 0x555556ec13f0 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556ec14a0 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec37a0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ec1550 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec38c0 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1d200 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556ec1600 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ec39e0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ec16b0 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556ebf800 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1d2c0 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556ec1760 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec3b00 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec1810 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556ebf900 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec18c0 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebfa00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec3c20 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec1970 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556ebfb00 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec1a20 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebfc00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec3d40 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ec1ad0 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556ebfd00 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1d380 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ec1b80 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec3e60 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec1c30 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556ebfe00 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec1ce0 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ebff00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec4000 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec1d90 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556ec6000 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec1e40 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec6100 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec4120 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ec1ef0 <e2619> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec4240 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec4360 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add0__DOT__i5__DOT__a [LV] => VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec8000 <e2628> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec4480 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ec45a0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add0__DOT__i5__DOT__b [LV] => VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec80b0 <e2637> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ec46c0 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [RV] <- VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ec47e0 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add0__DOT__i5__DOT__y [LV] => VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ec8160 <e725> {g5af}
    1:2:1: SENTREE 0x555556ec8210 <e753> {g5am}
    1:2:1:1: SENITEM 0x555556ec8370 <e3742> {g5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec4a20 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ec82c0 <e3744> {g5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ec4900 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1d440 <e2248> {g7aj}
    1:2:2:1: EXTEND 0x555556ec8420 <e1356> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ec4b40 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ec84d0 <e675> {g8al}
    1:2:2:2:1: CONST 0x555556ec6200 <e2036> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1d500 <e638> {g8an}
    1:2:2:2:2:1: EXTEND 0x555556ec8580 <e1297> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec4c60 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec8630 <e656> {g9ap}
    1:2:2:2:2:2:1: CONST 0x555556ec6300 <e2046> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec86e0 <e2049> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec6400 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec4d80 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec8790 <e674> {g10ap}
    1:2:2:2:2:2:1: CONST 0x555556ec6500 <e2059> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec8840 <e2062> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec6600 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec4ea0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ec88f0 <e721> {g12al}
    1:2:2:2:1: CONST 0x555556ec6700 <e2072> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1d5c0 <e683> {g12an}
    1:2:2:2:2:1: EXTEND 0x555556ec89a0 <e1342> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ec4fc0 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec8a50 <e701> {g13ap}
    1:2:2:2:2:2:1: CONST 0x555556ec6800 <e2082> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec8b00 <e2085> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec6900 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ec50e0 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec8bb0 <e719> {g14ap}
    1:2:2:2:2:2:1: CONST 0x555556ec6a00 <e2095> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec8c60 <e2098> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec6b00 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ec5200 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ed5600 <e2724> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed7680 <e2721> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed7560 <e2722> {d2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__c_i [LV] => VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed56b0 <e2733> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed78c0 <e2730> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [RV] <- VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed77a0 <e2731> {d2aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__a_i [LV] => VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed5760 <e2742> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed7b00 <e2739> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [RV] <- VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed79e0 <e2740> {d2av} @dt=0x555556e2e820@(G/w1)  add1__DOT__b_i [LV] => VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed5810 <e2751> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed7d40 <e2748> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [RV] <- VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed7c20 <e2749> {d3am} @dt=0x555556e2e820@(G/w1)  add1__DOT__s_i [LV] => VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed58c0 <e2760> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ede000 <e2757> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed7e60 <e2758> {d3ar} @dt=0x555556e2e820@(G/w1)  add1__DOT__c_iplus1 [LV] => VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ec9080 <e2480> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecc000 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ecc120 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__i1__DOT__a [LV] => VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec9130 <e2489> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecc240 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ecc360 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add1__DOT__i1__DOT__b [LV] => VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec91e0 <e2498> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecc480 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ecc5a0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__i1__DOT__y [LV] => VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ec9290 <e463> {e5af}
    1:2:1: SENTREE 0x555556ec9340 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556ec93f0 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ecc6c0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556ec94a0 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ecc7e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1d680 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556ec9550 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ecc900 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ec9600 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556ec7200 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1d740 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556ec96b0 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ecca20 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec9760 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7300 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec9810 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec7400 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eccb40 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec98c0 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7500 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec9970 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec7600 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eccc60 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ec9a20 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556ec7700 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1d800 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556ec9ad0 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556eccd80 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ec9b80 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7800 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ec9c30 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec7900 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eccea0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ec9ce0 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7a00 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ec9d90 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec7b00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eccfc0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ec9e40 <e2514> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecd0e0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ecd200 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__i2__DOT__a [LV] => VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ec9ef0 <e2523> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecd320 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ecd440 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add1__DOT__i2__DOT__b [LV] => VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ece000 <e2532> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ecd560 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ecd680 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__i2__DOT__y [LV] => VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ece0b0 <e594> {f5af}
    1:2:1: SENTREE 0x555556ece160 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556ece210 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ecd7a0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556ece2c0 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ecd8c0 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1d8c0 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556ece370 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ecd9e0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ece420 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556ec7c00 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1d980 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556ece4d0 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ecdb00 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ece580 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7d00 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ece630 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ec7e00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ecdc20 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ece6e0 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556ec7f00 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ece790 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0000 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ecdd40 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ece840 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556ed0100 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1da40 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ece8f0 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ecde60 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ece9a0 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0200 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ecea50 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0300 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed2000 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556eceb00 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0400 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ecebb0 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0500 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed2120 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ecec60 <e2549> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed2240 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed2360 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__i3__DOT__a [LV] => VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eced10 <e2558> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed2480 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed25a0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add1__DOT__i3__DOT__b [LV] => VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ecedc0 <e2567> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed26c0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [RV] <- VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed27e0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__i3__DOT__y [LV] => VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ecee70 <e463> {e5af}
    1:2:1: SENTREE 0x555556ecef20 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556ecefd0 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed2900 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ecf080 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed2a20 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1db00 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556ecf130 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ed2b40 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ecf1e0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556ed0600 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1dbc0 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556ecf290 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed2c60 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ecf340 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0700 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ecf3f0 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0800 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed2d80 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ecf4a0 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0900 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ecf550 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0a00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed2ea0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ecf600 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556ed0b00 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1dc80 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556ecf6b0 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed2fc0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ecf760 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0c00 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ecf810 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0d00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed30e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ecf8c0 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556ed0e00 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ecf970 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed0f00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed3200 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ecfa20 <e2584> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed3320 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed3440 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__i4__DOT__a [LV] => VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ecfad0 <e2593> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed3560 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed3680 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add1__DOT__i4__DOT__b [LV] => VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ecfb80 <e2602> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed37a0 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed38c0 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__i4__DOT__y [LV] => VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ecfc30 <e594> {f5af}
    1:2:1: SENTREE 0x555556ecfce0 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556ecfe40 <e3745> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed3b00 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ecfd90 <e3747> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed39e0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1dd40 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556ecfef0 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ed3c20 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ed4000 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556ed1000 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1de00 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556ed40b0 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed3d40 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed4160 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1100 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ed4210 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1200 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed3e60 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed42c0 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1300 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ed4370 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1400 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed6000 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ed4420 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556ed1500 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1dec0 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ed44d0 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed6120 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed4580 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1600 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ed4630 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1700 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed6240 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed46e0 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1800 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ed4790 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1900 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed6360 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ed4840 <e2619> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed6480 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed65a0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add1__DOT__i5__DOT__a [LV] => VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed48f0 <e2628> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed66c0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ed67e0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add1__DOT__i5__DOT__b [LV] => VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed49a0 <e2637> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ed6900 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [RV] <- VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ed6a20 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add1__DOT__i5__DOT__y [LV] => VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ed4a50 <e725> {g5af}
    1:2:1: SENTREE 0x555556ed4b00 <e753> {g5am}
    1:2:1:1: SENITEM 0x555556ed4c60 <e3748> {g5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed6c60 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ed4bb0 <e3750> {g5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ed6b40 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: CASE 0x555556eda000 <e2248> {g7aj}
    1:2:2:1: EXTEND 0x555556ed4d10 <e1356> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ed6d80 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ed4dc0 <e675> {g8al}
    1:2:2:2:1: CONST 0x555556ed1a00 <e2036> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556eda0c0 <e638> {g8an}
    1:2:2:2:2:1: EXTEND 0x555556ed4e70 <e1297> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed6ea0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed4f20 <e656> {g9ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1b00 <e2046> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ed4fd0 <e2049> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1c00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed6fc0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed5080 <e674> {g10ap}
    1:2:2:2:2:2:1: CONST 0x555556ed1d00 <e2059> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ed5130 <e2062> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ed1e00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed70e0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ed51e0 <e721> {g12al}
    1:2:2:2:1: CONST 0x555556ed1f00 <e2072> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556eda180 <e683> {g12an}
    1:2:2:2:2:1: EXTEND 0x555556ed5290 <e1342> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ed7200 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed5340 <e701> {g13ap}
    1:2:2:2:2:2:1: CONST 0x555556edc000 <e2082> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ed53f0 <e2085> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edc100 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ed7320 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ed54a0 <e719> {g14ap}
    1:2:2:2:2:2:1: CONST 0x555556edc200 <e2095> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ed5550 <e2098> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edc300 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ed7440 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ee7ef0 <e2786> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eeb8c0 <e2783> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eeb7a0 <e2784> {d2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__c_i [LV] => VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec000 <e2795> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eebb00 <e2792> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [RV] <- VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eeb9e0 <e2793> {d2aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__a_i [LV] => VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec0b0 <e2804> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eebd40 <e2801> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [RV] <- VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eebc20 <e2802> {d2av} @dt=0x555556e2e820@(G/w1)  add2__DOT__b_i [LV] => VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec160 <e2813> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eee000 <e2810> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [RV] <- VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eebe60 <e2811> {d3am} @dt=0x555556e2e820@(G/w1)  add2__DOT__s_i [LV] => VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec210 <e2822> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eee240 <e2819> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eee120 <e2820> {d3ar} @dt=0x555556e2e820@(G/w1)  add2__DOT__c_iplus1 [LV] => VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ed5970 <e2480> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ede240 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ede360 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__i1__DOT__a [LV] => VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed5a20 <e2489> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ede480 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ede5a0 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add2__DOT__i1__DOT__b [LV] => VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ed5ad0 <e2498> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ede6c0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ede7e0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__i1__DOT__y [LV] => VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ed5b80 <e463> {e5af}
    1:2:1: SENTREE 0x555556ed5c30 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556ed5ce0 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ede900 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556ed5d90 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556edea20 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556eda240 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556ed5e40 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556edeb40 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ed5ef0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556edca00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556eda300 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556ee0000 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556edec60 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee00b0 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556edcb00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee0160 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edcc00 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eded80 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee0210 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556edcd00 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee02c0 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edce00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556edeea0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee0370 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556edcf00 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556eda3c0 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556ee0420 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556edefc0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee04d0 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556edd000 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee0580 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edd100 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556edf0e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee0630 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556edd200 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee06e0 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edd300 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556edf200 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ee0790 <e2514> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556edf320 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556edf440 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__i2__DOT__a [LV] => VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee0840 <e2523> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556edf560 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556edf680 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add2__DOT__i2__DOT__b [LV] => VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee08f0 <e2532> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556edf7a0 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556edf8c0 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__i2__DOT__y [LV] => VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ee09a0 <e594> {f5af}
    1:2:1: SENTREE 0x555556ee0a50 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556ee0b00 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556edf9e0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556ee0bb0 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556edfb00 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556eda480 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556ee0c60 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556edfc20 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ee0d10 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556edd400 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556eda540 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556ee0dc0 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556edfd40 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee0e70 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556edd500 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee0f20 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edd600 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556edfe60 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee0fd0 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556edd700 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee1080 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556edd800 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ee2000 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee1130 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556edd900 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556eda600 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ee11e0 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ee2120 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee1290 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556edda00 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee1340 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eddb00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ee2240 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee13f0 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556eddc00 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee14a0 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eddd00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ee2360 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ee1550 <e2549> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee2480 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ee25a0 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__i3__DOT__a [LV] => VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee1600 <e2558> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee26c0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ee27e0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add2__DOT__i3__DOT__b [LV] => VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee16b0 <e2567> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee2900 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [RV] <- VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ee2a20 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__i3__DOT__y [LV] => VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ee1760 <e463> {e5af}
    1:2:1: SENTREE 0x555556ee1810 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556ee18c0 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ee2b40 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ee1970 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ee2c60 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556eda6c0 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556ee1a20 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ee2d80 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee1ad0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556edde00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556eda780 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556ee1b80 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ee2ea0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee1c30 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556eddf00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee1ce0 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4000 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ee2fc0 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee1d90 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4100 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee1e40 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4200 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ee30e0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556ee1ef0 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556ee4300 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556eda840 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556ee6000 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556ee3200 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee60b0 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4400 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee6160 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4500 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556ee3320 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556ee6210 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4600 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee62c0 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4700 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556ee3440 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee6370 <e2584> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee3560 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ee3680 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__i4__DOT__a [LV] => VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee6420 <e2593> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee37a0 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556ee38c0 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add2__DOT__i4__DOT__b [LV] => VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee64d0 <e2602> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556ee39e0 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556ee3b00 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__i4__DOT__y [LV] => VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ee6580 <e594> {f5af}
    1:2:1: SENTREE 0x555556ee6630 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556ee6790 <e3751> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ee3d40 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ee66e0 <e3753> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556ee3c20 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556eda900 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556ee6840 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556ee3e60 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee68f0 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556ee4800 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556eda9c0 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556ee69a0 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556eea000 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee6a50 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4900 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee6b00 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4a00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eea120 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee6bb0 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4b00 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee6c60 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4c00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eea240 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee6d10 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556ee4d00 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556edaa80 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556ee6dc0 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556eea360 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee6e70 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556ee4e00 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee6f20 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee4f00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eea480 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee6fd0 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556ee5000 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee7080 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee5100 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eea5a0 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556ee7130 <e2619> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eea6c0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eea7e0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add2__DOT__i5__DOT__a [LV] => VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee71e0 <e2628> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eea900 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eeaa20 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add2__DOT__i5__DOT__b [LV] => VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556ee7290 <e2637> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eeab40 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [RV] <- VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eeac60 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add2__DOT__i5__DOT__y [LV] => VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556ee7340 <e725> {g5af}
    1:2:1: SENTREE 0x555556ee73f0 <e753> {g5am}
    1:2:1:1: SENITEM 0x555556ee7550 <e3754> {g5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556eeaea0 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556ee74a0 <e3756> {g5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556eead80 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: CASE 0x555556edab40 <e2248> {g7aj}
    1:2:2:1: EXTEND 0x555556ee7600 <e1356> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556eeafc0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee76b0 <e675> {g8al}
    1:2:2:2:1: CONST 0x555556ee5200 <e2036> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556edac00 <e638> {g8an}
    1:2:2:2:2:1: EXTEND 0x555556ee7760 <e1297> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556eeb0e0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee7810 <e656> {g9ap}
    1:2:2:2:2:2:1: CONST 0x555556ee5300 <e2046> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee78c0 <e2049> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee5400 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eeb200 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee7970 <e674> {g10ap}
    1:2:2:2:2:2:1: CONST 0x555556ee5500 <e2059> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee7a20 <e2062> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee5600 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eeb320 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556ee7ad0 <e721> {g12al}
    1:2:2:2:1: CONST 0x555556ee5700 <e2072> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556edacc0 <e683> {g12an}
    1:2:2:2:2:1: EXTEND 0x555556ee7b80 <e1342> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556eeb440 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee7c30 <e701> {g13ap}
    1:2:2:2:2:2:1: CONST 0x555556ee5800 <e2082> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556ee7ce0 <e2085> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee5900 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556eeb560 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556ee7d90 <e719> {g14ap}
    1:2:2:2:2:2:1: CONST 0x555556ee5a00 <e2095> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556ee7e40 <e2098> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556ee5b00 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eeb680 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556eec2c0 <e2849> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eee480 <e2846> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eee360 <e2847> {d2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__c_i [LV] => VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec370 <e2858> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eee6c0 <e2855> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [RV] <- VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eee5a0 <e2856> {d2aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__a_i [LV] => VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec420 <e2867> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eee900 <e2864> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [RV] <- VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eee7e0 <e2865> {d2av} @dt=0x555556e2e820@(G/w1)  add3__DOT__b_i [LV] => VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec4d0 <e2876> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eeeb40 <e2873> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [RV] <- VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eeea20 <e2874> {d3am} @dt=0x555556e2e820@(G/w1)  add3__DOT__s_i [LV] => VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eec580 <e2885> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eeed80 <e2882> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [RV] <- VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eeec60 <e2883> {d3ar} @dt=0x555556e2e820@(G/w1)  add3__DOT__c_iplus1 [LV] => VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556e91130 <e2480> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556e98fc0 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e98ea0 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__i1__DOT__a [LV] => VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e911e0 <e2489> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556e99200 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e990e0 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add3__DOT__i1__DOT__b [LV] => VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e91290 <e2498> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556e99440 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556e99320 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__i1__DOT__y [LV] => VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556e90580 <e463> {e5af}
    1:2:1: SENTREE 0x555556e90630 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556e906e0 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556e98480 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556e90790 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556e985a0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1c6c0 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556e90840 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556e986c0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556e908f0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556e8fd00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1c780 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556e909a0 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e987e0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e90a50 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556e8fb00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e90b00 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8fe00 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e98900 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e90bb0 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556e8ff00 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e90c60 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4000 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556e98a20 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e90d10 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556eb4100 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1c840 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556e90dc0 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e98b40 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e90e70 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4200 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e90f20 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4300 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556e98c60 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e90fd0 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4400 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e91080 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4500 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e98d80 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556e91ef0 <e2514> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6240 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb6120 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__i2__DOT__a [LV] => VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8000 <e2523> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6480 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb6360 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add3__DOT__i2__DOT__b [LV] => VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb80b0 <e2532> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb66c0 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb65a0 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__i2__DOT__y [LV] => VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556e91340 <e594> {f5af}
    1:2:1: SENTREE 0x555556e913f0 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556e914a0 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556e99680 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556e91550 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556e997a0 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0x555556e1c900 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556e91600 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556e998c0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556e916b0 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556eb4700 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1c9c0 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556e91760 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e999e0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e91810 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4800 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e918c0 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4900 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556e99b00 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e91970 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4a00 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e91a20 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4b00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e99c20 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e91ad0 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556eb4c00 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1ca80 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556e91b80 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e99d40 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e91c30 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4d00 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e91ce0 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb4e00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e99e60 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e91d90 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556eb4f00 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e91e40 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556eb5000 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556eb6000 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556eb8160 <e2549> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6900 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb67e0 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__i3__DOT__a [LV] => VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8210 <e2558> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6b40 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb6a20 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add3__DOT__i3__DOT__b [LV] => VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb82c0 <e2567> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6d80 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [RV] <- VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb6c60 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__i3__DOT__y [LV] => VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556e289a0 <e463> {e5af}
    1:2:1: SENTREE 0x555556e28160 <e739> {e5am}
    1:2:1:1: SENITEM 0x555556e28000 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9c20 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556e280b0 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9d40 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1c000 <e2242> {e7aj}
    1:2:2:1: EXTEND 0x555556e904d0 <e1608> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556de9e60 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e284d0 <e413> {e8al}
    1:2:2:2:1: CONST 0x555556e8ea00 <e1890> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1c0c0 <e376> {e8an}
    1:2:2:2:2:1: EXTEND 0x555556e90370 <e1549> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e68000 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e282c0 <e394> {e9ap}
    1:2:2:2:2:2:1: CONST 0x555556e8eb00 <e1900> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e28210 <e1903> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e600 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e68120 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e28420 <e412> {e10ap}
    1:2:2:2:2:2:1: CONST 0x555556e8ec00 <e1913> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e28370 <e1916> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e700 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556e68240 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556e28840 <e459> {e12al}
    1:2:2:2:1: CONST 0x555556e8ed00 <e1926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1c180 <e421> {e12an}
    1:2:2:2:2:1: EXTEND 0x555556e90420 <e1594> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556e68360 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e28630 <e439> {e13ap}
    1:2:2:2:2:2:1: CONST 0x555556e8ee00 <e1936> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e28580 <e1939> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e800 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556e68480 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e28790 <e457> {e14ap}
    1:2:2:2:2:2:1: CONST 0x555556e8ef00 <e1949> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e286e0 <e1952> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e900 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556e685a0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8370 <e2584> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb6fc0 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb6ea0 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__i4__DOT__a [LV] => VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8420 <e2593> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb7200 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb70e0 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add3__DOT__i4__DOT__b [LV] => VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb84d0 <e2602> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb7440 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb7320 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__i4__DOT__y [LV] => VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556e293f0 <e594> {f5af}
    1:2:1: SENTREE 0x555556e28bb0 <e746> {f5am}
    1:2:1:1: SENITEM 0x555556e28b00 <e3757> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9320 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556e28a50 <e3759> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9200 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1c240 <e2245> {f7aj}
    1:2:2:1: EXTEND 0x555556e902c0 <e1482> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556de9440 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e28f20 <e544> {f8al}
    1:2:2:2:1: CONST 0x555556e8f000 <e1963> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1c300 <e507> {f8an}
    1:2:2:2:2:1: EXTEND 0x555556e90160 <e1423> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556de9560 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e28d10 <e525> {f9ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f100 <e1973> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e28c60 <e1976> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e200 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556de9680 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e28e70 <e543> {f10ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f200 <e1986> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e28dc0 <e1989> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e300 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556de97a0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e29290 <e590> {f12al}
    1:2:2:2:1: CONST 0x555556e8f300 <e1999> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1c3c0 <e552> {f12an}
    1:2:2:2:2:1: EXTEND 0x555556e90210 <e1468> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556de98c0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e29080 <e570> {f13ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f400 <e2009> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e28fd0 <e2012> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e400 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556de99e0 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e291e0 <e588> {f14ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f500 <e2022> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e29130 <e2025> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e500 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556de9b00 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: ASSIGNALIAS 0x555556eb8580 <e2619> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb7680 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb7560 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add3__DOT__i5__DOT__a [LV] => VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb8630 <e2628> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb78c0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2: VARREF 0x555556eb77a0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add3__DOT__i5__DOT__b [LV] => VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556eb86e0 <e2637> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:1: VARREF 0x555556eb7b00 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [RV] <- VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2: VARREF 0x555556eb79e0 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add3__DOT__i5__DOT__y [LV] => VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: ALWAYS 0x555556e29e40 <e725> {g5af}
    1:2:1: SENTREE 0x555556e29600 <e753> {g5am}
    1:2:1:1: SENITEM 0x555556e29550 <e3760> {g5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de8900 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1:1: SENITEM 0x555556e294a0 <e3762#> {g5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de87e0 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2: CASE 0x555556e1c480 <e2248> {g7aj}
    1:2:2:1: EXTEND 0x555556e900b0 <e1356> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:1:1: VARREF 0x555556de8a20 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: CASEITEM 0x555556e29970 <e675> {g8al}
    1:2:2:2:1: CONST 0x555556e8f600 <e2036> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2: CASE 0x555556e1c540 <e638> {g8an}
    1:2:2:2:2:1: EXTEND 0x555556e29ef0 <e1297> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556de8b40 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e29760 <e656> {g9ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f700 <e2046> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e296b0 <e2049> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e17e00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556de8c60 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e298c0 <e674> {g10ap}
    1:2:2:2:2:2:1: CONST 0x555556e8f800 <e2059> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e29810 <e2062> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e17f00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556de8d80 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0x555556e29ce0 <e721> {g12al}
    1:2:2:2:1: CONST 0x555556e8f900 <e2072> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2: CASE 0x555556e1c600 <e683> {g12an}
    1:2:2:2:2:1: EXTEND 0x555556e90000 <e1342> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x555556de8ea0 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2: CASEITEM 0x555556e29ad0 <e701> {g13ap}
    1:2:2:2:2:2:1: CONST 0x555556e8fa00 <e2082> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: ASSIGN 0x555556e29a20 <e2085> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e000 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556de8fc0 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: CASEITEM 0x555556e29c30 <e719> {g14ap}
    1:2:2:2:2:2:1: CONST 0x555556e8fc00 <e2095> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2: ASSIGN 0x555556e29b80 <e2098> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556e8e100 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556de90e0 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
