
V2X_OBU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a40  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08008b80  08008b80  00009b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008e78  08008e78  00009e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008e80  08008e80  00009e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008e84  08008e84  00009e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  20000008  08008e88  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001ccc  20000084  08008f04  0000a084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001d50  08008f04  0000ad50  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023111  00000000  00000000  0000a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000451b  00000000  00000000  0002d1c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002298  00000000  00000000  000316e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001aaf  00000000  00000000  00033978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005475  00000000  00000000  00035427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f301  00000000  00000000  0003a89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f0600  00000000  00000000  00059b9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0014a19d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009b2c  00000000  00000000  0014a1e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  00153d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000084 	.word	0x20000084
 800015c:	00000000 	.word	0x00000000
 8000160:	08008b68 	.word	0x08008b68

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000088 	.word	0x20000088
 800017c:	08008b68 	.word	0x08008b68

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000554:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000558:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d013      	beq.n	800058c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000564:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000568:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800056c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000570:	2b00      	cmp	r3, #0
 8000572:	d00b      	beq.n	800058c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000574:	e000      	b.n	8000578 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000576:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000578:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0f9      	beq.n	8000576 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000582:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	b2d2      	uxtb	r2, r2
 800058a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800058c:	687b      	ldr	r3, [r7, #4]
}
 800058e:	4618      	mov	r0, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800059a:	b480      	push	{r7}
 800059c:	b085      	sub	sp, #20
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4013      	ands	r3, r2
 80005bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005be:	68fb      	ldr	r3, [r7, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <ValidateReceivedData>:
#define SPI_TIMEOUT_MS 1000
volatile Item receivedData;
uint32_t spi_timeout_counter = 0;

// Function to validate received data
uint8_t ValidateReceivedData(Item *data) {
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 6; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e00b      	b.n	80005f2 <ValidateReceivedData+0x26>
        if (data->MacAddress[i] != 0) {
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	3304      	adds	r3, #4
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <ValidateReceivedData+0x20>
            return 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e006      	b.n	80005fa <ValidateReceivedData+0x2e>
    for (int i = 0; i < 6; i++) {
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3301      	adds	r3, #1
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	ddf0      	ble.n	80005da <ValidateReceivedData+0xe>
        }
    }
    return 0;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
	...

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fdc6 	bl	800119c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f870 	bl	80006f4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000614:	f000 f8c6 	bl	80007a4 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 f91c 	bl	8000854 <MX_GPIO_Init>
  MX_SPI1_Init();
 800061c:	f000 f8e0 	bl	80007e0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  printf("STM32 will start receiving data via SPI...\n");
 8000620:	4828      	ldr	r0, [pc, #160]	@ (80006c4 <main+0xbc>)
 8000622:	f007 fbd3 	bl	8007dcc <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000626:	f004 fcbb 	bl	8004fa0 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  SPIQueue = xQueueCreate(8, sizeof(Item));
 800062a:	2200      	movs	r2, #0
 800062c:	210c      	movs	r1, #12
 800062e:	2008      	movs	r0, #8
 8000630:	f004 ff7d 	bl	800552e <xQueueGenericCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a24      	ldr	r2, [pc, #144]	@ (80006c8 <main+0xc0>)
 8000638:	6013      	str	r3, [r2, #0]
  if (SPIQueue == NULL) {
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <main+0xc0>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d101      	bne.n	8000646 <main+0x3e>
      Error_Handler(); // Handle queue creation failure
 8000642:	f000 fa36 	bl	8000ab2 <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SenderTask */
  SenderTaskHandle = osThreadNew(StartSenderTask, NULL, &SenderTask_attributes);
 8000646:	4a21      	ldr	r2, [pc, #132]	@ (80006cc <main+0xc4>)
 8000648:	2100      	movs	r1, #0
 800064a:	4821      	ldr	r0, [pc, #132]	@ (80006d0 <main+0xc8>)
 800064c:	f004 fcf2 	bl	8005034 <osThreadNew>
 8000650:	4603      	mov	r3, r0
 8000652:	4a20      	ldr	r2, [pc, #128]	@ (80006d4 <main+0xcc>)
 8000654:	6013      	str	r3, [r2, #0]

  /* creation of TskSPI */
  TskSPIHandle = osThreadNew(StartTskSPI, NULL, &TskSPI_attributes);
 8000656:	4a20      	ldr	r2, [pc, #128]	@ (80006d8 <main+0xd0>)
 8000658:	2100      	movs	r1, #0
 800065a:	4820      	ldr	r0, [pc, #128]	@ (80006dc <main+0xd4>)
 800065c:	f004 fcea 	bl	8005034 <osThreadNew>
 8000660:	4603      	mov	r3, r0
 8000662:	4a1f      	ldr	r2, [pc, #124]	@ (80006e0 <main+0xd8>)
 8000664:	6013      	str	r3, [r2, #0]

  /* creation of TskQueueCtrl */
  TskQueueCtrlHandle = osThreadNew(StartTskQueueCtl, NULL, &TskQueueCtrl_attributes);
 8000666:	4a1f      	ldr	r2, [pc, #124]	@ (80006e4 <main+0xdc>)
 8000668:	2100      	movs	r1, #0
 800066a:	481f      	ldr	r0, [pc, #124]	@ (80006e8 <main+0xe0>)
 800066c:	f004 fce2 	bl	8005034 <osThreadNew>
 8000670:	4603      	mov	r3, r0
 8000672:	4a1e      	ldr	r2, [pc, #120]	@ (80006ec <main+0xe4>)
 8000674:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8000676:	2000      	movs	r0, #0
 8000678:	f000 fcaa 	bl	8000fd0 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800067c:	2001      	movs	r0, #1
 800067e:	f000 fca7 	bl	8000fd0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000682:	2002      	movs	r0, #2
 8000684:	f000 fca4 	bl	8000fd0 <BSP_LED_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <main+0xe8>)
 800068a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800068e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000690:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <main+0xe8>)
 8000692:	2200      	movs	r2, #0
 8000694:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000696:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <main+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800069c:	4b14      	ldr	r3, [pc, #80]	@ (80006f0 <main+0xe8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80006a2:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <main+0xe8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80006a8:	4911      	ldr	r1, [pc, #68]	@ (80006f0 <main+0xe8>)
 80006aa:	2000      	movs	r0, #0
 80006ac:	f000 fce4 	bl	8001078 <BSP_COM_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <main+0xb2>
  {
    Error_Handler();
 80006b6:	f000 f9fc 	bl	8000ab2 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80006ba:	f004 fc95 	bl	8004fe8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006be:	bf00      	nop
 80006c0:	e7fd      	b.n	80006be <main+0xb6>
 80006c2:	bf00      	nop
 80006c4:	08008ba4 	.word	0x08008ba4
 80006c8:	20000130 	.word	0x20000130
 80006cc:	08008d18 	.word	0x08008d18
 80006d0:	08000931 	.word	0x08000931
 80006d4:	20000114 	.word	0x20000114
 80006d8:	08008d3c 	.word	0x08008d3c
 80006dc:	08000959 	.word	0x08000959
 80006e0:	20000118 	.word	0x20000118
 80006e4:	08008d60 	.word	0x08008d60
 80006e8:	08000a29 	.word	0x08000a29
 80006ec:	2000011c 	.word	0x2000011c
 80006f0:	200000a0 	.word	0x200000a0

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b09a      	sub	sp, #104	@ 0x68
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0320 	add.w	r3, r7, #32
 80006fe:	2248      	movs	r2, #72	@ 0x48
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f007 fc42 	bl	8007f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	611a      	str	r2, [r3, #16]
 8000716:	615a      	str	r2, [r3, #20]
 8000718:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071a:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <SystemClock_Config+0xac>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000722:	4a1f      	ldr	r2, [pc, #124]	@ (80007a0 <SystemClock_Config+0xac>)
 8000724:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000728:	6013      	str	r3, [r2, #0]
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <SystemClock_Config+0xac>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000736:	2322      	movs	r3, #34	@ 0x22
 8000738:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800073e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000740:	2301      	movs	r3, #1
 8000742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000744:	2340      	movs	r3, #64	@ 0x40
 8000746:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000748:	2300      	movs	r3, #0
 800074a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800074c:	23a0      	movs	r3, #160	@ 0xa0
 800074e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000750:	2300      	movs	r3, #0
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0320 	add.w	r3, r7, #32
 8000758:	4618      	mov	r0, r3
 800075a:	f001 fc6b 	bl	8002034 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000764:	f000 f9a5 	bl	8000ab2 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000768:	236f      	movs	r3, #111	@ 0x6f
 800076a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800076c:	2300      	movs	r3, #0
 800076e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	2101      	movs	r1, #1
 8000788:	4618      	mov	r0, r3
 800078a:	f001 ffc7 	bl	800271c <HAL_RCC_ClockConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000794:	f000 f98d 	bl	8000ab2 <Error_Handler>
  }
}
 8000798:	bf00      	nop
 800079a:	3768      	adds	r7, #104	@ 0x68
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	58000400 	.word	0x58000400

080007a4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b094      	sub	sp, #80	@ 0x50
 80007a8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007aa:	463b      	mov	r3, r7
 80007ac:	2250      	movs	r2, #80	@ 0x50
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f007 fbeb 	bl	8007f8c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80007b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ba:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80007bc:	2300      	movs	r3, #0
 80007be:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007c4:	463b      	mov	r3, r7
 80007c6:	4618      	mov	r0, r3
 80007c8:	f002 fc17 	bl	8002ffa <HAL_RCCEx_PeriphCLKConfig>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80007d2:	f000 f96e 	bl	8000ab2 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  /* USER CODE END Smps */
}
 80007d6:	bf00      	nop
 80007d8:	3750      	adds	r7, #80	@ 0x50
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007e4:	4b19      	ldr	r3, [pc, #100]	@ (800084c <MX_SPI1_Init+0x6c>)
 80007e6:	4a1a      	ldr	r2, [pc, #104]	@ (8000850 <MX_SPI1_Init+0x70>)
 80007e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <MX_SPI1_Init+0x6c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007f0:	4b16      	ldr	r3, [pc, #88]	@ (800084c <MX_SPI1_Init+0x6c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007f6:	4b15      	ldr	r3, [pc, #84]	@ (800084c <MX_SPI1_Init+0x6c>)
 80007f8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000806:	2200      	movs	r2, #0
 8000808:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800080a:	4b10      	ldr	r3, [pc, #64]	@ (800084c <MX_SPI1_Init+0x6c>)
 800080c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000810:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000814:	2200      	movs	r2, #0
 8000816:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_SPI1_Init+0x6c>)
 800081a:	2200      	movs	r2, #0
 800081c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800081e:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000820:	2200      	movs	r2, #0
 8000822:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000824:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000826:	2207      	movs	r2, #7
 8000828:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800082a:	4b08      	ldr	r3, [pc, #32]	@ (800084c <MX_SPI1_Init+0x6c>)
 800082c:	2200      	movs	r2, #0
 800082e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000830:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000832:	2200      	movs	r2, #0
 8000834:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000836:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_SPI1_Init+0x6c>)
 8000838:	f002 fe66 	bl	8003508 <HAL_SPI_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000842:	f000 f936 	bl	8000ab2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000b0 	.word	0x200000b0
 8000850:	40013000 	.word	0x40013000

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000868:	2004      	movs	r0, #4
 800086a:	f7ff fe96 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff fe93 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000874:	2008      	movs	r0, #8
 8000876:	f7ff fe90 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	2002      	movs	r0, #2
 800087c:	f7ff fe8d 	bl	800059a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000880:	2310      	movs	r3, #16
 8000882:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000884:	2300      	movs	r3, #0
 8000886:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4816      	ldr	r0, [pc, #88]	@ (80008ec <MX_GPIO_Init+0x98>)
 8000892:	f000 fdaf 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000896:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800089a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80008a8:	230a      	movs	r3, #10
 80008aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	4619      	mov	r1, r3
 80008b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b4:	f000 fd9e 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80008b8:	2303      	movs	r3, #3
 80008ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008bc:	2300      	movs	r3, #0
 80008be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	4619      	mov	r1, r3
 80008c8:	4809      	ldr	r0, [pc, #36]	@ (80008f0 <MX_GPIO_Init+0x9c>)
 80008ca:	f000 fd93 	bl	80013f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008ce:	2310      	movs	r3, #16
 80008d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4619      	mov	r1, r3
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_GPIO_Init+0xa0>)
 80008e0:	f000 fd88 	bl	80013f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80008e4:	bf00      	nop
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	48000800 	.word	0x48000800
 80008f0:	48000c00 	.word	0x48000c00
 80008f4:	48000400 	.word	0x48000400

080008f8 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000904:	2300      	movs	r3, #0
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e009      	b.n	800091e <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	1c5a      	adds	r2, r3, #1
 800090e:	60ba      	str	r2, [r7, #8]
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fe1a 	bl	800054c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	3301      	adds	r3, #1
 800091c:	617b      	str	r3, [r7, #20]
 800091e:	697a      	ldr	r2, [r7, #20]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	429a      	cmp	r2, r3
 8000924:	dbf1      	blt.n	800090a <_write+0x12>
  }
  return len;
 8000926:	687b      	ldr	r3, [r7, #4]
}
 8000928:	4618      	mov	r0, r3
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <StartSenderTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSenderTask */
void StartSenderTask(void *argument)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int i = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	printf("i : %d\n",i++);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	1c5a      	adds	r2, r3, #1
 8000940:	60fa      	str	r2, [r7, #12]
 8000942:	4619      	mov	r1, r3
 8000944:	4803      	ldr	r0, [pc, #12]	@ (8000954 <StartSenderTask+0x24>)
 8000946:	f007 f9d9 	bl	8007cfc <iprintf>
    osDelay(10);
 800094a:	200a      	movs	r0, #10
 800094c:	f004 fc04 	bl	8005158 <osDelay>
	printf("i : %d\n",i++);
 8000950:	bf00      	nop
 8000952:	e7f3      	b.n	800093c <StartSenderTask+0xc>
 8000954:	08008bd0 	.word	0x08008bd0

08000958 <StartTskSPI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTskSPI */
void StartTskSPI(void *argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTskSPI */
  /* Infinite loop */
  for(;;)
  {
		HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi1, (uint8_t *)&receivedData, sizeof(Item), 1000);
 8000960:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000964:	220c      	movs	r2, #12
 8000966:	4928      	ldr	r1, [pc, #160]	@ (8000a08 <StartTskSPI+0xb0>)
 8000968:	4828      	ldr	r0, [pc, #160]	@ (8000a0c <StartTskSPI+0xb4>)
 800096a:	f002 fe98 	bl	800369e <HAL_SPI_Receive>
 800096e:	4603      	mov	r3, r0
 8000970:	73fb      	strb	r3, [r7, #15]
		if (status == HAL_OK) {
 8000972:	7bfb      	ldrb	r3, [r7, #15]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d11a      	bne.n	80009ae <StartTskSPI+0x56>
			BSP_LED_Toggle(LED_BLUE);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 fb63 	bl	8001044 <BSP_LED_Toggle>
			osDelay(20);
 800097e:	2014      	movs	r0, #20
 8000980:	f004 fbea 	bl	8005158 <osDelay>
			spi_timeout_counter = 0;
 8000984:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <StartTskSPI+0xb8>)
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
			if (ValidateReceivedData((Item*)&receivedData)) {
 800098a:	481f      	ldr	r0, [pc, #124]	@ (8000a08 <StartTskSPI+0xb0>)
 800098c:	f7ff fe1e 	bl	80005cc <ValidateReceivedData>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d007      	beq.n	80009a6 <StartTskSPI+0x4e>
				xQueueSend(SPIQueue, &receivedData, 0);
 8000996:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <StartTskSPI+0xbc>)
 8000998:	6818      	ldr	r0, [r3, #0]
 800099a:	2300      	movs	r3, #0
 800099c:	2200      	movs	r2, #0
 800099e:	491a      	ldr	r1, [pc, #104]	@ (8000a08 <StartTskSPI+0xb0>)
 80009a0:	f004 fe24 	bl	80055ec <xQueueGenericSend>
 80009a4:	e7dc      	b.n	8000960 <StartTskSPI+0x8>
			} else {
				printf("SPI Warning - Received corrupted data with invalid MAC\n");
 80009a6:	481c      	ldr	r0, [pc, #112]	@ (8000a18 <StartTskSPI+0xc0>)
 80009a8:	f007 fa10 	bl	8007dcc <puts>
 80009ac:	e7d8      	b.n	8000960 <StartTskSPI+0x8>
			}
		}
		else if (status == HAL_TIMEOUT) {
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	2b03      	cmp	r3, #3
 80009b2:	d118      	bne.n	80009e6 <StartTskSPI+0x8e>
			spi_timeout_counter++;
 80009b4:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <StartTskSPI+0xb8>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	4a15      	ldr	r2, [pc, #84]	@ (8000a10 <StartTskSPI+0xb8>)
 80009bc:	6013      	str	r3, [r2, #0]
			if (spi_timeout_counter % 10 == 0) {
 80009be:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <StartTskSPI+0xb8>)
 80009c0:	6819      	ldr	r1, [r3, #0]
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <StartTskSPI+0xc4>)
 80009c4:	fba3 2301 	umull	r2, r3, r3, r1
 80009c8:	08da      	lsrs	r2, r3, #3
 80009ca:	4613      	mov	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	1aca      	subs	r2, r1, r3
 80009d4:	2a00      	cmp	r2, #0
 80009d6:	d1c3      	bne.n	8000960 <StartTskSPI+0x8>
				printf("SPI Waiting for data... (%lu)\n", spi_timeout_counter);
 80009d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <StartTskSPI+0xb8>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	4810      	ldr	r0, [pc, #64]	@ (8000a20 <StartTskSPI+0xc8>)
 80009e0:	f007 f98c 	bl	8007cfc <iprintf>
 80009e4:	e7bc      	b.n	8000960 <StartTskSPI+0x8>
			}
		}
		else {
			printf("SPI Error: %d, resetting...\n", status);
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	4619      	mov	r1, r3
 80009ea:	480e      	ldr	r0, [pc, #56]	@ (8000a24 <StartTskSPI+0xcc>)
 80009ec:	f007 f986 	bl	8007cfc <iprintf>
			HAL_SPI_DeInit(&hspi1);
 80009f0:	4806      	ldr	r0, [pc, #24]	@ (8000a0c <StartTskSPI+0xb4>)
 80009f2:	f002 fe2c 	bl	800364e <HAL_SPI_DeInit>
			osDelay(10);
 80009f6:	200a      	movs	r0, #10
 80009f8:	f004 fbae 	bl	8005158 <osDelay>
			MX_SPI1_Init();
 80009fc:	f7ff fef0 	bl	80007e0 <MX_SPI1_Init>
			spi_timeout_counter = 0;
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <StartTskSPI+0xb8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
  {
 8000a06:	e7ab      	b.n	8000960 <StartTskSPI+0x8>
 8000a08:	20000120 	.word	0x20000120
 8000a0c:	200000b0 	.word	0x200000b0
 8000a10:	2000012c 	.word	0x2000012c
 8000a14:	20000130 	.word	0x20000130
 8000a18:	08008bd8 	.word	0x08008bd8
 8000a1c:	cccccccd 	.word	0xcccccccd
 8000a20:	08008c10 	.word	0x08008c10
 8000a24:	08008c30 	.word	0x08008c30

08000a28 <StartTskQueueCtl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTskQueueCtl */
void StartTskQueueCtl(void *argument)
{
 8000a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2a:	b08b      	sub	sp, #44	@ 0x2c
 8000a2c:	af04      	add	r7, sp, #16
 8000a2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTskQueueCtl */
	Item QueueData;
  /* Infinite loop */
  for(;;)
  {
	if (xQueueReceive(SPIQueue, &QueueData, portMAX_DELAY) != pdTRUE)
 8000a30:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <StartTskQueueCtl+0x5c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f107 010c 	add.w	r1, r7, #12
 8000a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f004 ff75 	bl	800592c <xQueueReceive>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d003      	beq.n	8000a50 <StartTskQueueCtl+0x28>
		{
			printf("Error in Receiving from Queue\n");
 8000a48:	480f      	ldr	r0, [pc, #60]	@ (8000a88 <StartTskQueueCtl+0x60>)
 8000a4a:	f007 f9bf 	bl	8007dcc <puts>
 8000a4e:	e7ef      	b.n	8000a30 <StartTskQueueCtl+0x8>
		}
	else
	{
		BSP_LED_Toggle(LED_GREEN);
 8000a50:	2001      	movs	r0, #1
 8000a52:	f000 faf7 	bl	8001044 <BSP_LED_Toggle>
		printf("Successfully RECEIVED the queue data \n");
 8000a56:	480d      	ldr	r0, [pc, #52]	@ (8000a8c <StartTskQueueCtl+0x64>)
 8000a58:	f007 f9b8 	bl	8007dcc <puts>
		printf("SPI OK - Received: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a5c:	68f9      	ldr	r1, [r7, #12]
				QueueData.value,
				QueueData.MacAddress[0], QueueData.MacAddress[1],
 8000a5e:	7c3b      	ldrb	r3, [r7, #16]
		printf("SPI OK - Received: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a60:	461d      	mov	r5, r3
				QueueData.MacAddress[0], QueueData.MacAddress[1],
 8000a62:	7c7b      	ldrb	r3, [r7, #17]
		printf("SPI OK - Received: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a64:	461e      	mov	r6, r3
				QueueData.MacAddress[2], QueueData.MacAddress[3],
 8000a66:	7cbb      	ldrb	r3, [r7, #18]
 8000a68:	7cfa      	ldrb	r2, [r7, #19]
				QueueData.MacAddress[4], QueueData.MacAddress[5]);
 8000a6a:	7d38      	ldrb	r0, [r7, #20]
 8000a6c:	7d7c      	ldrb	r4, [r7, #21]
		printf("SPI OK - Received: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000a6e:	9403      	str	r4, [sp, #12]
 8000a70:	9002      	str	r0, [sp, #8]
 8000a72:	9201      	str	r2, [sp, #4]
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	4633      	mov	r3, r6
 8000a78:	462a      	mov	r2, r5
 8000a7a:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <StartTskQueueCtl+0x68>)
 8000a7c:	f007 f93e 	bl	8007cfc <iprintf>
	if (xQueueReceive(SPIQueue, &QueueData, portMAX_DELAY) != pdTRUE)
 8000a80:	e7d6      	b.n	8000a30 <StartTskQueueCtl+0x8>
 8000a82:	bf00      	nop
 8000a84:	20000130 	.word	0x20000130
 8000a88:	08008c50 	.word	0x08008c50
 8000a8c:	08008c70 	.word	0x08008c70
 8000a90:	08008c98 	.word	0x08008c98

08000a94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000aa4:	d101      	bne.n	8000aaa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000aa6:	f000 fb99 	bl	80011dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab6:	b672      	cpsid	i
}
 8000ab8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aba:	bf00      	nop
 8000abc:	e7fd      	b.n	8000aba <Error_Handler+0x8>

08000abe <LL_AHB2_GRP1_EnableClock>:
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b085      	sub	sp, #20
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ac6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000acc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ad6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ada:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000afc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000afe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4013      	ands	r3, r2
 8000b12:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b14:	68fb      	ldr	r3, [r7, #12]
}
 8000b16:	bf00      	nop
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000b2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b2e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	43db      	mvns	r3, r3
 8000b34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b38:	4013      	ands	r3, r2
 8000b3a:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	210f      	movs	r1, #15
 8000b50:	f06f 0001 	mvn.w	r0, #1
 8000b54:	f000 fc26 	bl	80013a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b088      	sub	sp, #32
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 030c 	add.w	r3, r7, #12
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb8 <HAL_SPI_MspInit+0x5c>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d117      	bne.n	8000bae <HAL_SPI_MspInit+0x52>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b7e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000b82:	f7ff ffb5 	bl	8000af0 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	2001      	movs	r0, #1
 8000b88:	f7ff ff99 	bl	8000abe <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000b8c:	23c2      	movs	r3, #194	@ 0xc2
 8000b8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b90:	2302      	movs	r3, #2
 8000b92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b9c:	2305      	movs	r3, #5
 8000b9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000baa:	f000 fc23 	bl	80013f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bae:	bf00      	nop
 8000bb0:	3720      	adds	r7, #32
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40013000 	.word	0x40013000

08000bbc <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a07      	ldr	r2, [pc, #28]	@ (8000be8 <HAL_SPI_MspDeInit+0x2c>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d108      	bne.n	8000be0 <HAL_SPI_MspDeInit+0x24>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000bce:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000bd2:	f7ff ffa6 	bl	8000b22 <LL_APB2_GRP1_DisableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7);
 8000bd6:	21c2      	movs	r1, #194	@ 0xc2
 8000bd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bdc:	f000 fd7a 	bl	80016d4 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI1_MspDeInit 1 */

    /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40013000 	.word	0x40013000

08000bec <LL_APB1_GRP1_EnableClock>:
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000bf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bf8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000bfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c10:	68fb      	ldr	r3, [r7, #12]
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
	...

08000c20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08e      	sub	sp, #56	@ 0x38
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	201c      	movs	r0, #28
 8000c3c:	f000 fbb2 	bl	80013a4 <HAL_NVIC_SetPriority>
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c40:	201c      	movs	r0, #28
 8000c42:	f000 fbc9 	bl	80013d8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000c46:	2001      	movs	r0, #1
 8000c48:	f7ff ffd0 	bl	8000bec <LL_APB1_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c4c:	f107 020c 	add.w	r2, r7, #12
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	4611      	mov	r1, r2
 8000c56:	4618      	mov	r0, r3
 8000c58:	f001 ff4c 	bl	8002af4 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c5c:	f001 ff1e 	bl	8002a9c <HAL_RCC_GetPCLK1Freq>
 8000c60:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c64:	4a21      	ldr	r2, [pc, #132]	@ (8000cec <HAL_InitTick+0xcc>)
 8000c66:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6a:	0c9b      	lsrs	r3, r3, #18
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000c70:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000c78:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c7e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000c80:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c84:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8c:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8000c92:	4817      	ldr	r0, [pc, #92]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c94:	f003 fa16 	bl	80040c4 <HAL_TIM_Base_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000c9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d11b      	bne.n	8000cde <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000ca6:	4812      	ldr	r0, [pc, #72]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000ca8:	f003 fa6e 	bl	8004188 <HAL_TIM_Base_Start_IT>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d111      	bne.n	8000cde <HAL_InitTick+0xbe>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cba:	201c      	movs	r0, #28
 8000cbc:	f000 fb8c 	bl	80013d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b0f      	cmp	r3, #15
 8000cc4:	d808      	bhi.n	8000cd8 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	201c      	movs	r0, #28
 8000ccc:	f000 fb6a 	bl	80013a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd0:	4a08      	ldr	r2, [pc, #32]	@ (8000cf4 <HAL_InitTick+0xd4>)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	e002      	b.n	8000cde <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8000cde:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3738      	adds	r7, #56	@ 0x38
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	431bde83 	.word	0x431bde83
 8000cf0:	20000134 	.word	0x20000134
 8000cf4:	2000001c 	.word	0x2000001c

08000cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <NMI_Handler+0x4>

08000d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <HardFault_Handler+0x4>

08000d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <MemManage_Handler+0x4>

08000d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <BusFault_Handler+0x4>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <UsageFault_Handler+0x4>

08000d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d34:	4802      	ldr	r0, [pc, #8]	@ (8000d40 <TIM2_IRQHandler+0x10>)
 8000d36:	f003 fa75 	bl	8004224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000134 	.word	0x20000134

08000d44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
 8000d54:	e00a      	b.n	8000d6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d56:	f3af 8000 	nop.w
 8000d5a:	4601      	mov	r1, r0
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	1c5a      	adds	r2, r3, #1
 8000d60:	60ba      	str	r2, [r7, #8]
 8000d62:	b2ca      	uxtb	r2, r1
 8000d64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dbf0      	blt.n	8000d56 <_read+0x12>
  }

  return len;
 8000d74:	687b      	ldr	r3, [r7, #4]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3718      	adds	r7, #24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b083      	sub	sp, #12
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
 8000d9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000da6:	605a      	str	r2, [r3, #4]
  return 0;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <_isatty>:

int _isatty(int file)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dbe:	2301      	movs	r3, #1
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3714      	adds	r7, #20
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df0:	4a14      	ldr	r2, [pc, #80]	@ (8000e44 <_sbrk+0x5c>)
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <_sbrk+0x60>)
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dfc:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d102      	bne.n	8000e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e04:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <_sbrk+0x64>)
 8000e06:	4a12      	ldr	r2, [pc, #72]	@ (8000e50 <_sbrk+0x68>)
 8000e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e0a:	4b10      	ldr	r3, [pc, #64]	@ (8000e4c <_sbrk+0x64>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d207      	bcs.n	8000e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e18:	f007 f964 	bl	80080e4 <__errno>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	220c      	movs	r2, #12
 8000e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e26:	e009      	b.n	8000e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e28:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <_sbrk+0x64>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e2e:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <_sbrk+0x64>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	4a05      	ldr	r2, [pc, #20]	@ (8000e4c <_sbrk+0x64>)
 8000e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3718      	adds	r7, #24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20030000 	.word	0x20030000
 8000e48:	00000400 	.word	0x00000400
 8000e4c:	20000180 	.word	0x20000180
 8000e50:	20001d50 	.word	0x20001d50

08000e54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000e58:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <SystemInit+0x98>)
 8000e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e5e:	4a23      	ldr	r2, [pc, #140]	@ (8000eec <SystemInit+0x98>)
 8000e60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000e78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e7c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000e80:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <SystemInit+0x9c>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000e92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000e9e:	f023 0305 	bic.w	r3, r3, #5
 8000ea2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000eae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000eb2:	f023 0301 	bic.w	r3, r3, #1
 8000eb6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef4 <SystemInit+0xa0>)
 8000ec0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000ec2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ec6:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef4 <SystemInit+0xa0>)
 8000ec8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ed4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ed8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000eda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ede:	2200      	movs	r2, #0
 8000ee0:	619a      	str	r2, [r3, #24]
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	faf6fefb 	.word	0xfaf6fefb
 8000ef4:	22041000 	.word	0x22041000

08000ef8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000ef8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000efa:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efc:	3304      	adds	r3, #4

08000efe <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efe:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f00:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000f02:	d3f9      	bcc.n	8000ef8 <CopyDataInit>
  bx lr
 8000f04:	4770      	bx	lr

08000f06 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000f06:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000f08:	3004      	adds	r0, #4

08000f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000f0a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000f0c:	d3fb      	bcc.n	8000f06 <FillZerobss>
  bx lr
 8000f0e:	4770      	bx	lr

08000f10 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f10:	480c      	ldr	r0, [pc, #48]	@ (8000f44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f12:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f14:	f7ff ff9e 	bl	8000e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000f18:	480b      	ldr	r0, [pc, #44]	@ (8000f48 <LoopForever+0x6>)
 8000f1a:	490c      	ldr	r1, [pc, #48]	@ (8000f4c <LoopForever+0xa>)
 8000f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8000f50 <LoopForever+0xe>)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f7ff ffed 	bl	8000efe <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000f24:	480b      	ldr	r0, [pc, #44]	@ (8000f54 <LoopForever+0x12>)
 8000f26:	490c      	ldr	r1, [pc, #48]	@ (8000f58 <LoopForever+0x16>)
 8000f28:	4a0c      	ldr	r2, [pc, #48]	@ (8000f5c <LoopForever+0x1a>)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f7ff ffe7 	bl	8000efe <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000f30:	480b      	ldr	r0, [pc, #44]	@ (8000f60 <LoopForever+0x1e>)
 8000f32:	490c      	ldr	r1, [pc, #48]	@ (8000f64 <LoopForever+0x22>)
 8000f34:	2300      	movs	r3, #0
 8000f36:	f7ff ffe8 	bl	8000f0a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f3a:	f007 f8d9 	bl	80080f0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f3e:	f7ff fb63 	bl	8000608 <main>

08000f42 <LoopForever>:

LoopForever:
  b LoopForever
 8000f42:	e7fe      	b.n	8000f42 <LoopForever>
  ldr   r0, =_estack
 8000f44:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000084 	.word	0x20000084
 8000f50:	08008e88 	.word	0x08008e88
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000f54:	20030000 	.word	0x20030000
 8000f58:	20030000 	.word	0x20030000
 8000f5c:	08008f04 	.word	0x08008f04
  INIT_BSS _sbss, _ebss
 8000f60:	20000084 	.word	0x20000084
 8000f64:	20001d50 	.word	0x20001d50

08000f68 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f68:	e7fe      	b.n	8000f68 <ADC1_IRQHandler>

08000f6a <LL_AHB2_GRP1_EnableClock>:
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b085      	sub	sp, #20
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	bf00      	nop
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <LL_APB2_GRP1_EnableClock>:
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000faa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fb8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
}
 8000fc2:	bf00      	nop
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
	...

08000fd0 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b088      	sub	sp, #32
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000fda:	f107 030c 	add.w	r3, r7, #12
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000fea:	2002      	movs	r0, #2
 8000fec:	f7ff ffbd 	bl	8000f6a <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BSP_LED_Init+0x6c>)
 8000ff4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ff8:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001002:	2302      	movs	r3, #2
 8001004:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	4a0d      	ldr	r2, [pc, #52]	@ (8001040 <BSP_LED_Init+0x70>)
 800100a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800100e:	f107 020c 	add.w	r2, r7, #12
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f9ed 	bl	80013f4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	4a08      	ldr	r2, [pc, #32]	@ (8001040 <BSP_LED_Init+0x70>)
 800101e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	4a05      	ldr	r2, [pc, #20]	@ (800103c <BSP_LED_Init+0x6c>)
 8001026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800102a:	2200      	movs	r2, #0
 800102c:	4619      	mov	r1, r3
 800102e:	f000 fc2f 	bl	8001890 <HAL_GPIO_WritePin>
}
 8001032:	bf00      	nop
 8001034:	3720      	adds	r7, #32
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	08008e24 	.word	0x08008e24
 8001040:	2000000c 	.word	0x2000000c

08001044 <BSP_LED_Toggle>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4a07      	ldr	r2, [pc, #28]	@ (8001070 <BSP_LED_Toggle+0x2c>)
 8001052:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4906      	ldr	r1, [pc, #24]	@ (8001074 <BSP_LED_Toggle+0x30>)
 800105a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800105e:	4619      	mov	r1, r3
 8001060:	4610      	mov	r0, r2
 8001062:	f000 fc2d 	bl	80018c0 <HAL_GPIO_TogglePin>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2000000c 	.word	0x2000000c
 8001074:	08008e24 	.word	0x08008e24

08001078 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	6039      	str	r1, [r7, #0]
 8001082:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d903      	bls.n	8001096 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800108e:	f06f 0301 	mvn.w	r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	e018      	b.n	80010c8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2294      	movs	r2, #148	@ 0x94
 800109a:	fb02 f303 	mul.w	r3, r2, r3
 800109e:	4a0d      	ldr	r2, [pc, #52]	@ (80010d4 <BSP_COM_Init+0x5c>)
 80010a0:	4413      	add	r3, r2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f84a 	bl	800113c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	2294      	movs	r2, #148	@ 0x94
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a08      	ldr	r2, [pc, #32]	@ (80010d4 <BSP_COM_Init+0x5c>)
 80010b2:	4413      	add	r3, r2
 80010b4:	6839      	ldr	r1, [r7, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f80e 	bl	80010d8 <MX_LPUART1_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80010c2:	f06f 0303 	mvn.w	r3, #3
 80010c6:	e000      	b.n	80010ca <BSP_COM_Init+0x52>
    }
  }

  return ret;
 80010c8:	68fb      	ldr	r3, [r7, #12]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000184 	.word	0x20000184

080010d8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <MX_LPUART1_Init+0x60>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	220c      	movs	r2, #12
 80010f6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	895b      	ldrh	r3, [r3, #10]
 80010fc:	461a      	mov	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	891b      	ldrh	r3, [r3, #8]
 800110e:	461a      	mov	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	899b      	ldrh	r3, [r3, #12]
 8001118:	461a      	mov	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001124:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f003 fa54 	bl	80045d4 <HAL_UART_Init>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000018 	.word	0x20000018

0800113c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001144:	2002      	movs	r0, #2
 8001146:	f7ff ff10 	bl	8000f6a <LL_AHB2_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
 800114a:	2002      	movs	r0, #2
 800114c:	f7ff ff0d 	bl	8000f6a <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001150:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001154:	f7ff ff22 	bl	8000f9c <LL_APB2_GRP1_EnableClock>

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001158:	2340      	movs	r3, #64	@ 0x40
 800115a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001160:	2302      	movs	r3, #2
 8001162:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001164:	2301      	movs	r3, #1
 8001166:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001168:	2307      	movs	r3, #7
 800116a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	4619      	mov	r1, r3
 8001172:	4809      	ldr	r0, [pc, #36]	@ (8001198 <COM1_MspInit+0x5c>)
 8001174:	f000 f93e 	bl	80013f4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001180:	2307      	movs	r3, #7
 8001182:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	4619      	mov	r1, r3
 800118a:	4803      	ldr	r0, [pc, #12]	@ (8001198 <COM1_MspInit+0x5c>)
 800118c:	f000 f932 	bl	80013f4 <HAL_GPIO_Init>
}
 8001190:	bf00      	nop
 8001192:	3720      	adds	r7, #32
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	48000400 	.word	0x48000400

0800119c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <HAL_Init+0x3c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <HAL_Init+0x3c>)
 80011ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b2:	2003      	movs	r0, #3
 80011b4:	f000 f8eb 	bl	800138e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011b8:	200f      	movs	r0, #15
 80011ba:	f7ff fd31 	bl	8000c20 <HAL_InitTick>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d002      	beq.n	80011ca <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	71fb      	strb	r3, [r7, #7]
 80011c8:	e001      	b.n	80011ce <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011ca:	f7ff fcbd 	bl	8000b48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011ce:	79fb      	ldrb	r3, [r7, #7]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	58004000 	.word	0x58004000

080011dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <HAL_IncTick+0x20>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_IncTick+0x24>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <HAL_IncTick+0x24>)
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000020 	.word	0x20000020
 8001200:	20000218 	.word	0x20000218

08001204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return uwTick;
 8001208:	4b03      	ldr	r3, [pc, #12]	@ (8001218 <HAL_GetTick+0x14>)
 800120a:	681b      	ldr	r3, [r3, #0]
}
 800120c:	4618      	mov	r0, r3
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000218 	.word	0x20000218

0800121c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <HAL_GetTickPrio+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2000001c 	.word	0x2000001c

08001234 <__NVIC_SetPriorityGrouping>:
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <__NVIC_SetPriorityGrouping+0x44>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001250:	4013      	ands	r3, r2
 8001252:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800125c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001264:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001266:	4a04      	ldr	r2, [pc, #16]	@ (8001278 <__NVIC_SetPriorityGrouping+0x44>)
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	60d3      	str	r3, [r2, #12]
}
 800126c:	bf00      	nop
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <__NVIC_GetPriorityGrouping>:
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001280:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <__NVIC_GetPriorityGrouping+0x18>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	0a1b      	lsrs	r3, r3, #8
 8001286:	f003 0307 	and.w	r3, r3, #7
}
 800128a:	4618      	mov	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <__NVIC_EnableIRQ>:
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	db0b      	blt.n	80012c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	f003 021f 	and.w	r2, r3, #31
 80012b0:	4907      	ldr	r1, [pc, #28]	@ (80012d0 <__NVIC_EnableIRQ+0x38>)
 80012b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b6:	095b      	lsrs	r3, r3, #5
 80012b8:	2001      	movs	r0, #1
 80012ba:	fa00 f202 	lsl.w	r2, r0, r2
 80012be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	e000e100 	.word	0xe000e100

080012d4 <__NVIC_SetPriority>:
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	6039      	str	r1, [r7, #0]
 80012de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	db0a      	blt.n	80012fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	490c      	ldr	r1, [pc, #48]	@ (8001320 <__NVIC_SetPriority+0x4c>)
 80012ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f2:	0112      	lsls	r2, r2, #4
 80012f4:	b2d2      	uxtb	r2, r2
 80012f6:	440b      	add	r3, r1
 80012f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012fc:	e00a      	b.n	8001314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4908      	ldr	r1, [pc, #32]	@ (8001324 <__NVIC_SetPriority+0x50>)
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	f003 030f 	and.w	r3, r3, #15
 800130a:	3b04      	subs	r3, #4
 800130c:	0112      	lsls	r2, r2, #4
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	440b      	add	r3, r1
 8001312:	761a      	strb	r2, [r3, #24]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	e000e100 	.word	0xe000e100
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <NVIC_EncodePriority>:
{
 8001328:	b480      	push	{r7}
 800132a:	b089      	sub	sp, #36	@ 0x24
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	f1c3 0307 	rsb	r3, r3, #7
 8001342:	2b04      	cmp	r3, #4
 8001344:	bf28      	it	cs
 8001346:	2304      	movcs	r3, #4
 8001348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	3304      	adds	r3, #4
 800134e:	2b06      	cmp	r3, #6
 8001350:	d902      	bls.n	8001358 <NVIC_EncodePriority+0x30>
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3b03      	subs	r3, #3
 8001356:	e000      	b.n	800135a <NVIC_EncodePriority+0x32>
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800135c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43da      	mvns	r2, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	401a      	ands	r2, r3
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001370:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	fa01 f303 	lsl.w	r3, r1, r3
 800137a:	43d9      	mvns	r1, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001380:	4313      	orrs	r3, r2
}
 8001382:	4618      	mov	r0, r3
 8001384:	3724      	adds	r7, #36	@ 0x24
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ff4c 	bl	8001234 <__NVIC_SetPriorityGrouping>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013b2:	f7ff ff63 	bl	800127c <__NVIC_GetPriorityGrouping>
 80013b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	68b9      	ldr	r1, [r7, #8]
 80013bc:	6978      	ldr	r0, [r7, #20]
 80013be:	f7ff ffb3 	bl	8001328 <NVIC_EncodePriority>
 80013c2:	4602      	mov	r2, r0
 80013c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ff82 	bl	80012d4 <__NVIC_SetPriority>
}
 80013d0:	bf00      	nop
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff ff56 	bl	8001298 <__NVIC_EnableIRQ>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001402:	e14c      	b.n	800169e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	2101      	movs	r1, #1
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	4013      	ands	r3, r2
 8001412:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	f000 813e 	beq.w	8001698 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	2b01      	cmp	r3, #1
 8001426:	d005      	beq.n	8001434 <HAL_GPIO_Init+0x40>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d130      	bne.n	8001496 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	68da      	ldr	r2, [r3, #12]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800146a:	2201      	movs	r2, #1
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	091b      	lsrs	r3, r3, #4
 8001480:	f003 0201 	and.w	r2, r3, #1
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	4313      	orrs	r3, r2
 800148e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d017      	beq.n	80014d2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	2203      	movs	r2, #3
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	4013      	ands	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	689a      	ldr	r2, [r3, #8]
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d123      	bne.n	8001526 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	08da      	lsrs	r2, r3, #3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3208      	adds	r2, #8
 80014e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	f003 0307 	and.w	r3, r3, #7
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	220f      	movs	r2, #15
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	4013      	ands	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	691a      	ldr	r2, [r3, #16]
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	f003 0307 	and.w	r3, r3, #7
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4313      	orrs	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	08da      	lsrs	r2, r3, #3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3208      	adds	r2, #8
 8001520:	6939      	ldr	r1, [r7, #16]
 8001522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	2203      	movs	r2, #3
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	4013      	ands	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f003 0203 	and.w	r2, r3, #3
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001562:	2b00      	cmp	r3, #0
 8001564:	f000 8098 	beq.w	8001698 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001568:	4a54      	ldr	r2, [pc, #336]	@ (80016bc <HAL_GPIO_Init+0x2c8>)
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	089b      	lsrs	r3, r3, #2
 800156e:	3302      	adds	r3, #2
 8001570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001574:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	f003 0303 	and.w	r3, r3, #3
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	220f      	movs	r2, #15
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001592:	d019      	beq.n	80015c8 <HAL_GPIO_Init+0x1d4>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a4a      	ldr	r2, [pc, #296]	@ (80016c0 <HAL_GPIO_Init+0x2cc>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d013      	beq.n	80015c4 <HAL_GPIO_Init+0x1d0>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4a49      	ldr	r2, [pc, #292]	@ (80016c4 <HAL_GPIO_Init+0x2d0>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d00d      	beq.n	80015c0 <HAL_GPIO_Init+0x1cc>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a48      	ldr	r2, [pc, #288]	@ (80016c8 <HAL_GPIO_Init+0x2d4>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d007      	beq.n	80015bc <HAL_GPIO_Init+0x1c8>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a47      	ldr	r2, [pc, #284]	@ (80016cc <HAL_GPIO_Init+0x2d8>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d101      	bne.n	80015b8 <HAL_GPIO_Init+0x1c4>
 80015b4:	2304      	movs	r3, #4
 80015b6:	e008      	b.n	80015ca <HAL_GPIO_Init+0x1d6>
 80015b8:	2307      	movs	r3, #7
 80015ba:	e006      	b.n	80015ca <HAL_GPIO_Init+0x1d6>
 80015bc:	2303      	movs	r3, #3
 80015be:	e004      	b.n	80015ca <HAL_GPIO_Init+0x1d6>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0x1d6>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <HAL_GPIO_Init+0x1d6>
 80015c8:	2300      	movs	r3, #0
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	f002 0203 	and.w	r2, r2, #3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	4093      	lsls	r3, r2
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015da:	4938      	ldr	r1, [pc, #224]	@ (80016bc <HAL_GPIO_Init+0x2c8>)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	089b      	lsrs	r3, r3, #2
 80015e0:	3302      	adds	r3, #2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015e8:	4b39      	ldr	r3, [pc, #228]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	4013      	ands	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d003      	beq.n	800160c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800160c:	4a30      	ldr	r2, [pc, #192]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001612:	4b2f      	ldr	r3, [pc, #188]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	43db      	mvns	r3, r3
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4013      	ands	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d003      	beq.n	8001636 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4313      	orrs	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001636:	4a26      	ldr	r2, [pc, #152]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800163c:	4b24      	ldr	r3, [pc, #144]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 800163e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	43db      	mvns	r3, r3
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	4013      	ands	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001662:	4a1b      	ldr	r2, [pc, #108]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 800166c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	43db      	mvns	r3, r3
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001690:	4a0f      	ldr	r2, [pc, #60]	@ (80016d0 <HAL_GPIO_Init+0x2dc>)
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	3301      	adds	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	fa22 f303 	lsr.w	r3, r2, r3
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	f47f aeab 	bne.w	8001404 <HAL_GPIO_Init+0x10>
  }
}
 80016ae:	bf00      	nop
 80016b0:	bf00      	nop
 80016b2:	371c      	adds	r7, #28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40010000 	.word	0x40010000
 80016c0:	48000400 	.word	0x48000400
 80016c4:	48000800 	.word	0x48000800
 80016c8:	48000c00 	.word	0x48000c00
 80016cc:	48001000 	.word	0x48001000
 80016d0:	58000800 	.word	0x58000800

080016d4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b087      	sub	sp, #28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80016e2:	e0bb      	b.n	800185c <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80016e4:	2201      	movs	r2, #1
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f000 80ae 	beq.w	8001856 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80016fa:	4a5f      	ldr	r2, [pc, #380]	@ (8001878 <HAL_GPIO_DeInit+0x1a4>)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	089b      	lsrs	r3, r3, #2
 8001700:	3302      	adds	r3, #2
 8001702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001706:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	f003 0303 	and.w	r3, r3, #3
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	220f      	movs	r2, #15
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4013      	ands	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001722:	d019      	beq.n	8001758 <HAL_GPIO_DeInit+0x84>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a55      	ldr	r2, [pc, #340]	@ (800187c <HAL_GPIO_DeInit+0x1a8>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d013      	beq.n	8001754 <HAL_GPIO_DeInit+0x80>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a54      	ldr	r2, [pc, #336]	@ (8001880 <HAL_GPIO_DeInit+0x1ac>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d00d      	beq.n	8001750 <HAL_GPIO_DeInit+0x7c>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a53      	ldr	r2, [pc, #332]	@ (8001884 <HAL_GPIO_DeInit+0x1b0>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d007      	beq.n	800174c <HAL_GPIO_DeInit+0x78>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a52      	ldr	r2, [pc, #328]	@ (8001888 <HAL_GPIO_DeInit+0x1b4>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d101      	bne.n	8001748 <HAL_GPIO_DeInit+0x74>
 8001744:	2304      	movs	r3, #4
 8001746:	e008      	b.n	800175a <HAL_GPIO_DeInit+0x86>
 8001748:	2307      	movs	r3, #7
 800174a:	e006      	b.n	800175a <HAL_GPIO_DeInit+0x86>
 800174c:	2303      	movs	r3, #3
 800174e:	e004      	b.n	800175a <HAL_GPIO_DeInit+0x86>
 8001750:	2302      	movs	r3, #2
 8001752:	e002      	b.n	800175a <HAL_GPIO_DeInit+0x86>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <HAL_GPIO_DeInit+0x86>
 8001758:	2300      	movs	r3, #0
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	f002 0203 	and.w	r2, r2, #3
 8001760:	0092      	lsls	r2, r2, #2
 8001762:	4093      	lsls	r3, r2
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	429a      	cmp	r2, r3
 8001768:	d136      	bne.n	80017d8 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800176a:	4b48      	ldr	r3, [pc, #288]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 800176c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	43db      	mvns	r3, r3
 8001774:	4945      	ldr	r1, [pc, #276]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 8001776:	4013      	ands	r3, r2
 8001778:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800177c:	4b43      	ldr	r3, [pc, #268]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 800177e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	43db      	mvns	r3, r3
 8001786:	4941      	ldr	r1, [pc, #260]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 8001788:	4013      	ands	r3, r2
 800178a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800178e:	4b3f      	ldr	r3, [pc, #252]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	43db      	mvns	r3, r3
 8001796:	493d      	ldr	r1, [pc, #244]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 8001798:	4013      	ands	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800179c:	4b3b      	ldr	r3, [pc, #236]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	43db      	mvns	r3, r3
 80017a4:	4939      	ldr	r1, [pc, #228]	@ (800188c <HAL_GPIO_DeInit+0x1b8>)
 80017a6:	4013      	ands	r3, r2
 80017a8:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	220f      	movs	r2, #15
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80017ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001878 <HAL_GPIO_DeInit+0x1a4>)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	3302      	adds	r3, #2
 80017c2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	43da      	mvns	r2, r3
 80017ca:	482b      	ldr	r0, [pc, #172]	@ (8001878 <HAL_GPIO_DeInit+0x1a4>)
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	400a      	ands	r2, r1
 80017d2:	3302      	adds	r3, #2
 80017d4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	2103      	movs	r1, #3
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	431a      	orrs	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	08da      	lsrs	r2, r3, #3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3208      	adds	r2, #8
 80017f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	220f      	movs	r2, #15
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	08d2      	lsrs	r2, r2, #3
 800180c:	4019      	ands	r1, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3208      	adds	r2, #8
 8001812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	2103      	movs	r1, #3
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	401a      	ands	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	2101      	movs	r1, #1
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	2103      	movs	r1, #3
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	401a      	ands	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3301      	adds	r3, #1
 800185a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	fa22 f303 	lsr.w	r3, r2, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	f47f af3d 	bne.w	80016e4 <HAL_GPIO_DeInit+0x10>
  }
}
 800186a:	bf00      	nop
 800186c:	bf00      	nop
 800186e:	371c      	adds	r7, #28
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	40010000 	.word	0x40010000
 800187c:	48000400 	.word	0x48000400
 8001880:	48000800 	.word	0x48000800
 8001884:	48000c00 	.word	0x48000c00
 8001888:	48001000 	.word	0x48001000
 800188c:	58000800 	.word	0x58000800

08001890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	807b      	strh	r3, [r7, #2]
 800189c:	4613      	mov	r3, r2
 800189e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a0:	787b      	ldrb	r3, [r7, #1]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018a6:	887a      	ldrh	r2, [r7, #2]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018ac:	e002      	b.n	80018b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018ae:	887a      	ldrh	r2, [r7, #2]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018d2:	887a      	ldrh	r2, [r7, #2]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4013      	ands	r3, r2
 80018d8:	041a      	lsls	r2, r3, #16
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	43d9      	mvns	r1, r3
 80018de:	887b      	ldrh	r3, [r7, #2]
 80018e0:	400b      	ands	r3, r1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	619a      	str	r2, [r3, #24]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018f8:	4b05      	ldr	r3, [pc, #20]	@ (8001910 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a04      	ldr	r2, [pc, #16]	@ (8001910 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80018fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	58000400 	.word	0x58000400

08001914 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001918:	4b04      	ldr	r3, [pc, #16]	@ (800192c <HAL_PWREx_GetVoltageRange+0x18>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001920:	4618      	mov	r0, r3
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	58000400 	.word	0x58000400

08001930 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800193e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001942:	d101      	bne.n	8001948 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001962:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001966:	6013      	str	r3, [r2, #0]
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001976:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001980:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001984:	6013      	str	r3, [r2, #0]
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80019a2:	d101      	bne.n	80019a8 <LL_RCC_HSE_IsReady+0x18>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <LL_RCC_HSE_IsReady+0x1a>
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80019b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c6:	6013      	str	r3, [r2, #0]
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80019d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019e4:	6013      	str	r3, [r2, #0]
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80019f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a02:	d101      	bne.n	8001a08 <LL_RCC_HSI_IsReady+0x18>
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <LL_RCC_HSI_IsReady+0x1a>
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	061b      	lsls	r3, r3, #24
 8001a2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	604b      	str	r3, [r1, #4]
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001a42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d101      	bne.n	8001a9a <LL_RCC_HSI48_IsReady+0x18>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <LL_RCC_HSI48_IsReady+0x1a>
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001aee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001af6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001afa:	f043 0304 	orr.w	r3, r3, #4
 8001afe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001b10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b1c:	f023 0304 	bic.w	r3, r3, #4
 8001b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001b32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d101      	bne.n	8001b46 <LL_RCC_LSE_IsReady+0x18>
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <LL_RCC_LSE_IsReady+0x1a>
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001b56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001b6a:	bf00      	nop
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001b9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d101      	bne.n	8001bae <LL_RCC_LSI1_IsReady+0x18>
 8001baa:	2301      	movs	r3, #1
 8001bac:	e000      	b.n	8001bb0 <LL_RCC_LSI1_IsReady+0x1a>
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bca:	f043 0304 	orr.w	r3, r3, #4
 8001bce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001be0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bec:	f023 0304 	bic.w	r3, r3, #4
 8001bf0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	2b08      	cmp	r3, #8
 8001c10:	d101      	bne.n	8001c16 <LL_RCC_LSI2_IsReady+0x18>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <LL_RCC_LSI2_IsReady+0x1a>
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001c2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c32:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001c54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001c72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	6013      	str	r3, [r2, #0]
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001c90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d101      	bne.n	8001ca2 <LL_RCC_MSI_IsReady+0x16>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <LL_RCC_MSI_IsReady+0x18>
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001cb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cc0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ce6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2bb0      	cmp	r3, #176	@ 0xb0
 8001cec:	d901      	bls.n	8001cf2 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001cee:	23b0      	movs	r3, #176	@ 0xb0
 8001cf0:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001cf2:	687b      	ldr	r3, [r7, #4]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001d08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	021b      	lsls	r3, r3, #8
 8001d16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	604b      	str	r3, [r1, #4]
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f023 0203 	bic.w	r2, r3, #3
 8001d3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	608b      	str	r3, [r1, #8]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001d72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	608b      	str	r3, [r1, #8]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001da2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001dc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dca:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001dce:	f023 020f 	bic.w	r2, r3, #15
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001df4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001dfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	608b      	str	r3, [r1, #8]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	608b      	str	r3, [r1, #8]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e5c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001e60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001e72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e76:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001e7a:	011b      	lsls	r3, r3, #4
 8001e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001e8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ec8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ecc:	6013      	str	r3, [r2, #0]
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ee6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001eea:	6013      	str	r3, [r2, #0]
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f08:	d101      	bne.n	8001f0e <LL_RCC_PLL_IsReady+0x18>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <LL_RCC_PLL_IsReady+0x1a>
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001f68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f8e:	d101      	bne.n	8001f94 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fa8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001fb4:	d101      	bne.n	8001fba <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001fca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001fd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fda:	d101      	bne.n	8001fe0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e000      	b.n	8001fe2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ffe:	d101      	bne.n	8002004 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800201e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002022:	d101      	bne.n	8002028 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002024:	2301      	movs	r3, #1
 8002026:	e000      	b.n	800202a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b08d      	sub	sp, #52	@ 0x34
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e363      	b.n	800270e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	2b00      	cmp	r3, #0
 8002050:	f000 808d 	beq.w	800216e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002054:	f7ff fe7d 	bl	8001d52 <LL_RCC_GetSysClkSource>
 8002058:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800205a:	f7ff ff83 	bl	8001f64 <LL_RCC_PLL_GetMainSource>
 800205e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d005      	beq.n	8002072 <HAL_RCC_OscConfig+0x3e>
 8002066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002068:	2b0c      	cmp	r3, #12
 800206a:	d147      	bne.n	80020fc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800206c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800206e:	2b01      	cmp	r3, #1
 8002070:	d144      	bne.n	80020fc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e347      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002082:	f7ff fe28 	bl	8001cd6 <LL_RCC_MSI_GetRange>
 8002086:	4603      	mov	r3, r0
 8002088:	429c      	cmp	r4, r3
 800208a:	d914      	bls.n	80020b6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002090:	4618      	mov	r0, r3
 8002092:	f000 fd61 	bl	8002b58 <RCC_SetFlashLatencyFromMSIRange>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e336      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fe02 	bl	8001cae <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fe26 	bl	8001d00 <LL_RCC_MSI_SetCalibTrimming>
 80020b4:	e013      	b.n	80020de <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff fdf7 	bl	8001cae <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fe1b 	bl	8001d00 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 fd42 	bl	8002b58 <RCC_SetFlashLatencyFromMSIRange>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e317      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80020de:	f000 fcc9 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4aa4      	ldr	r2, [pc, #656]	@ (8002378 <HAL_RCC_OscConfig+0x344>)
 80020e6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020e8:	4ba4      	ldr	r3, [pc, #656]	@ (800237c <HAL_RCC_OscConfig+0x348>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fd97 	bl	8000c20 <HAL_InitTick>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d039      	beq.n	800216c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e308      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d01e      	beq.n	8002142 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002104:	f7ff fda4 	bl	8001c50 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002108:	f7ff f87c 	bl	8001204 <HAL_GetTick>
 800210c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002110:	f7ff f878 	bl	8001204 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e2f5      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002122:	f7ff fdb3 	bl	8001c8c <LL_RCC_MSI_IsReady>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d0f1      	beq.n	8002110 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fdbc 	bl	8001cae <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff fde0 	bl	8001d00 <LL_RCC_MSI_SetCalibTrimming>
 8002140:	e015      	b.n	800216e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002142:	f7ff fd94 	bl	8001c6e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002146:	f7ff f85d 	bl	8001204 <HAL_GetTick>
 800214a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800214e:	f7ff f859 	bl	8001204 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e2d6      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002160:	f7ff fd94 	bl	8001c8c <LL_RCC_MSI_IsReady>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f1      	bne.n	800214e <HAL_RCC_OscConfig+0x11a>
 800216a:	e000      	b.n	800216e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800216c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d047      	beq.n	800220a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800217a:	f7ff fdea 	bl	8001d52 <LL_RCC_GetSysClkSource>
 800217e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002180:	f7ff fef0 	bl	8001f64 <LL_RCC_PLL_GetMainSource>
 8002184:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	2b08      	cmp	r3, #8
 800218a:	d005      	beq.n	8002198 <HAL_RCC_OscConfig+0x164>
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	2b0c      	cmp	r3, #12
 8002190:	d108      	bne.n	80021a4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	2b03      	cmp	r3, #3
 8002196:	d105      	bne.n	80021a4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d134      	bne.n	800220a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e2b4      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ac:	d102      	bne.n	80021b4 <HAL_RCC_OscConfig+0x180>
 80021ae:	f7ff fbd1 	bl	8001954 <LL_RCC_HSE_Enable>
 80021b2:	e001      	b.n	80021b8 <HAL_RCC_OscConfig+0x184>
 80021b4:	f7ff fbdd 	bl	8001972 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c0:	f7ff f820 	bl	8001204 <HAL_GetTick>
 80021c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c8:	f7ff f81c 	bl	8001204 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b64      	cmp	r3, #100	@ 0x64
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e299      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80021da:	f7ff fbd9 	bl	8001990 <LL_RCC_HSE_IsReady>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f1      	beq.n	80021c8 <HAL_RCC_OscConfig+0x194>
 80021e4:	e011      	b.n	800220a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e6:	f7ff f80d 	bl	8001204 <HAL_GetTick>
 80021ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ee:	f7ff f809 	bl	8001204 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b64      	cmp	r3, #100	@ 0x64
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e286      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002200:	f7ff fbc6 	bl	8001990 <LL_RCC_HSE_IsReady>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f1      	bne.n	80021ee <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d04c      	beq.n	80022b0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002216:	f7ff fd9c 	bl	8001d52 <LL_RCC_GetSysClkSource>
 800221a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800221c:	f7ff fea2 	bl	8001f64 <LL_RCC_PLL_GetMainSource>
 8002220:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	2b04      	cmp	r3, #4
 8002226:	d005      	beq.n	8002234 <HAL_RCC_OscConfig+0x200>
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	2b0c      	cmp	r3, #12
 800222c:	d10e      	bne.n	800224c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	2b02      	cmp	r3, #2
 8002232:	d10b      	bne.n	800224c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e266      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691b      	ldr	r3, [r3, #16]
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fbe5 	bl	8001a14 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800224a:	e031      	b.n	80022b0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d019      	beq.n	8002288 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002254:	f7ff fbae 	bl	80019b4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7fe ffd4 	bl	8001204 <HAL_GetTick>
 800225c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002260:	f7fe ffd0 	bl	8001204 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e24d      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002272:	f7ff fbbd 	bl	80019f0 <LL_RCC_HSI_IsReady>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f1      	beq.n	8002260 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fbc7 	bl	8001a14 <LL_RCC_HSI_SetCalibTrimming>
 8002286:	e013      	b.n	80022b0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002288:	f7ff fba3 	bl	80019d2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228c:	f7fe ffba 	bl	8001204 <HAL_GetTick>
 8002290:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002294:	f7fe ffb6 	bl	8001204 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e233      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80022a6:	f7ff fba3 	bl	80019f0 <LL_RCC_HSI_IsReady>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f1      	bne.n	8002294 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d106      	bne.n	80022ca <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 80a3 	beq.w	8002410 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d076      	beq.n	80023c0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0310 	and.w	r3, r3, #16
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d046      	beq.n	800236c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80022de:	f7ff fc5a 	bl	8001b96 <LL_RCC_LSI1_IsReady>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d113      	bne.n	8002310 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80022e8:	f7ff fc33 	bl	8001b52 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022ec:	f7fe ff8a 	bl	8001204 <HAL_GetTick>
 80022f0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80022f4:	f7fe ff86 	bl	8001204 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e203      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002306:	f7ff fc46 	bl	8001b96 <LL_RCC_LSI1_IsReady>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f1      	beq.n	80022f4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002310:	f7ff fc53 	bl	8001bba <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe ff76 	bl	8001204 <HAL_GetTick>
 8002318:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800231c:	f7fe ff72 	bl	8001204 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b03      	cmp	r3, #3
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e1ef      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800232e:	f7ff fc66 	bl	8001bfe <LL_RCC_LSI2_IsReady>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f1      	beq.n	800231c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fc70 	bl	8001c22 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002342:	f7ff fc17 	bl	8001b74 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002346:	f7fe ff5d 	bl	8001204 <HAL_GetTick>
 800234a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800234e:	f7fe ff59 	bl	8001204 <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e1d6      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002360:	f7ff fc19 	bl	8001b96 <LL_RCC_LSI1_IsReady>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f1      	bne.n	800234e <HAL_RCC_OscConfig+0x31a>
 800236a:	e051      	b.n	8002410 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800236c:	f7ff fbf1 	bl	8001b52 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002370:	f7fe ff48 	bl	8001204 <HAL_GetTick>
 8002374:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002376:	e00c      	b.n	8002392 <HAL_RCC_OscConfig+0x35e>
 8002378:	20000008 	.word	0x20000008
 800237c:	2000001c 	.word	0x2000001c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002380:	f7fe ff40 	bl	8001204 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1bd      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002392:	f7ff fc00 	bl	8001b96 <LL_RCC_LSI1_IsReady>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0f1      	beq.n	8002380 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800239c:	f7ff fc1e 	bl	8001bdc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80023a2:	f7fe ff2f 	bl	8001204 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e1ac      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80023b4:	f7ff fc23 	bl	8001bfe <LL_RCC_LSI2_IsReady>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f1      	bne.n	80023a2 <HAL_RCC_OscConfig+0x36e>
 80023be:	e027      	b.n	8002410 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80023c0:	f7ff fc0c 	bl	8001bdc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c4:	f7fe ff1e 	bl	8001204 <HAL_GetTick>
 80023c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80023cc:	f7fe ff1a 	bl	8001204 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e197      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80023de:	f7ff fc0e 	bl	8001bfe <LL_RCC_LSI2_IsReady>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1f1      	bne.n	80023cc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80023e8:	f7ff fbc4 	bl	8001b74 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ec:	f7fe ff0a 	bl	8001204 <HAL_GetTick>
 80023f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80023f2:	e008      	b.n	8002406 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023f4:	f7fe ff06 	bl	8001204 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d901      	bls.n	8002406 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e183      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002406:	f7ff fbc6 	bl	8001b96 <LL_RCC_LSI1_IsReady>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1f1      	bne.n	80023f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	d05b      	beq.n	80024d4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800241c:	4ba7      	ldr	r3, [pc, #668]	@ (80026bc <HAL_RCC_OscConfig+0x688>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d114      	bne.n	8002452 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002428:	f7ff fa64 	bl	80018f4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242c:	f7fe feea 	bl	8001204 <HAL_GetTick>
 8002430:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002434:	f7fe fee6 	bl	8001204 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e163      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002446:	4b9d      	ldr	r3, [pc, #628]	@ (80026bc <HAL_RCC_OscConfig+0x688>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d102      	bne.n	8002460 <HAL_RCC_OscConfig+0x42c>
 800245a:	f7ff fb24 	bl	8001aa6 <LL_RCC_LSE_Enable>
 800245e:	e00c      	b.n	800247a <HAL_RCC_OscConfig+0x446>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2b05      	cmp	r3, #5
 8002466:	d104      	bne.n	8002472 <HAL_RCC_OscConfig+0x43e>
 8002468:	f7ff fb3f 	bl	8001aea <LL_RCC_LSE_EnableBypass>
 800246c:	f7ff fb1b 	bl	8001aa6 <LL_RCC_LSE_Enable>
 8002470:	e003      	b.n	800247a <HAL_RCC_OscConfig+0x446>
 8002472:	f7ff fb29 	bl	8001ac8 <LL_RCC_LSE_Disable>
 8002476:	f7ff fb49 	bl	8001b0c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d014      	beq.n	80024ac <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002482:	f7fe febf 	bl	8001204 <HAL_GetTick>
 8002486:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002488:	e00a      	b.n	80024a0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248a:	f7fe febb 	bl	8001204 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002498:	4293      	cmp	r3, r2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e136      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80024a0:	f7ff fb45 	bl	8001b2e <LL_RCC_LSE_IsReady>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0ef      	beq.n	800248a <HAL_RCC_OscConfig+0x456>
 80024aa:	e013      	b.n	80024d4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ac:	f7fe feaa 	bl	8001204 <HAL_GetTick>
 80024b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80024b2:	e00a      	b.n	80024ca <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7fe fea6 	bl	8001204 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e121      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80024ca:	f7ff fb30 	bl	8001b2e <LL_RCC_LSE_IsReady>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1ef      	bne.n	80024b4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d02c      	beq.n	800253a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d014      	beq.n	8002512 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80024e8:	f7ff faa9 	bl	8001a3e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ec:	f7fe fe8a 	bl	8001204 <HAL_GetTick>
 80024f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024f4:	f7fe fe86 	bl	8001204 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e103      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002506:	f7ff fabc 	bl	8001a82 <LL_RCC_HSI48_IsReady>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0f1      	beq.n	80024f4 <HAL_RCC_OscConfig+0x4c0>
 8002510:	e013      	b.n	800253a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002512:	f7ff faa5 	bl	8001a60 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002516:	f7fe fe75 	bl	8001204 <HAL_GetTick>
 800251a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800251e:	f7fe fe71 	bl	8001204 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e0ee      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002530:	f7ff faa7 	bl	8001a82 <LL_RCC_HSI48_IsReady>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f1      	bne.n	800251e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253e:	2b00      	cmp	r3, #0
 8002540:	f000 80e4 	beq.w	800270c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002544:	f7ff fc05 	bl	8001d52 <LL_RCC_GetSysClkSource>
 8002548:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800254a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002556:	2b02      	cmp	r3, #2
 8002558:	f040 80b4 	bne.w	80026c4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 0203 	and.w	r2, r3, #3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	429a      	cmp	r2, r3
 8002568:	d123      	bne.n	80025b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002574:	429a      	cmp	r2, r3
 8002576:	d11c      	bne.n	80025b2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	0a1b      	lsrs	r3, r3, #8
 800257c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002584:	429a      	cmp	r2, r3
 8002586:	d114      	bne.n	80025b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002592:	429a      	cmp	r2, r3
 8002594:	d10d      	bne.n	80025b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d106      	bne.n	80025b2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d05d      	beq.n	800266e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	2b0c      	cmp	r3, #12
 80025b6:	d058      	beq.n	800266a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e0a1      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025ca:	f7ff fc85 	bl	8001ed8 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025ce:	f7fe fe19 	bl	8001204 <HAL_GetTick>
 80025d2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d6:	f7fe fe15 	bl	8001204 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e092      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1ef      	bne.n	80025d6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	4b30      	ldr	r3, [pc, #192]	@ (80026c0 <HAL_RCC_OscConfig+0x68c>)
 80025fe:	4013      	ands	r3, r2
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002608:	4311      	orrs	r1, r2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800260e:	0212      	lsls	r2, r2, #8
 8002610:	4311      	orrs	r1, r2
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002616:	4311      	orrs	r1, r2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800261c:	4311      	orrs	r1, r2
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002622:	430a      	orrs	r2, r1
 8002624:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002628:	4313      	orrs	r3, r2
 800262a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800262c:	f7ff fc45 	bl	8001eba <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800263a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002640:	f7fe fde0 	bl	8001204 <HAL_GetTick>
 8002644:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002648:	f7fe fddc 	bl	8001204 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e059      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800265a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0ef      	beq.n	8002648 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002668:	e050      	b.n	800270c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e04f      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800266e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d147      	bne.n	800270c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800267c:	f7ff fc1d 	bl	8001eba <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800268a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002690:	f7fe fdb8 	bl	8001204 <HAL_GetTick>
 8002694:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fdb4 	bl	8001204 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e031      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d0ef      	beq.n	8002698 <HAL_RCC_OscConfig+0x664>
 80026b8:	e028      	b.n	800270c <HAL_RCC_OscConfig+0x6d8>
 80026ba:	bf00      	nop
 80026bc:	58000400 	.word	0x58000400
 80026c0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	2b0c      	cmp	r3, #12
 80026c8:	d01e      	beq.n	8002708 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ca:	f7ff fc05 	bl	8001ed8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ce:	f7fe fd99 	bl	8001204 <HAL_GetTick>
 80026d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d6:	f7fe fd95 	bl	8001204 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e012      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1ef      	bne.n	80026d6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80026f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002700:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <HAL_RCC_OscConfig+0x6e4>)
 8002702:	4013      	ands	r3, r2
 8002704:	60cb      	str	r3, [r1, #12]
 8002706:	e001      	b.n	800270c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3734      	adds	r7, #52	@ 0x34
 8002712:	46bd      	mov	sp, r7
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	bf00      	nop
 8002718:	eefefffc 	.word	0xeefefffc

0800271c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e12d      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002730:	4b98      	ldr	r3, [pc, #608]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d91b      	bls.n	8002776 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273e:	4b95      	ldr	r3, [pc, #596]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 0207 	bic.w	r2, r3, #7
 8002746:	4993      	ldr	r1, [pc, #588]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800274e:	f7fe fd59 	bl	8001204 <HAL_GetTick>
 8002752:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002754:	e008      	b.n	8002768 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002756:	f7fe fd55 	bl	8001204 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e111      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002768:	4b8a      	ldr	r3, [pc, #552]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d1ef      	bne.n	8002756 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d016      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff faef 	bl	8001d6a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800278c:	f7fe fd3a 	bl	8001204 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002794:	f7fe fd36 	bl	8001204 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e0f2      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80027a6:	f7ff fbe9 	bl	8001f7c <LL_RCC_IsActiveFlag_HPRE>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f1      	beq.n	8002794 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0320 	and.w	r3, r3, #32
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d016      	beq.n	80027ea <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff fae6 	bl	8001d92 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80027c6:	f7fe fd1d 	bl	8001204 <HAL_GetTick>
 80027ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027ce:	f7fe fd19 	bl	8001204 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e0d5      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80027e0:	f7ff fbde 	bl	8001fa0 <LL_RCC_IsActiveFlag_C2HPRE>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f1      	beq.n	80027ce <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fadf 	bl	8001dbe <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002800:	f7fe fd00 	bl	8001204 <HAL_GetTick>
 8002804:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002808:	f7fe fcfc 	bl	8001204 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b02      	cmp	r3, #2
 8002814:	d901      	bls.n	800281a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e0b8      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800281a:	f7ff fbd4 	bl	8001fc6 <LL_RCC_IsActiveFlag_SHDHPRE>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f1      	beq.n	8002808 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b00      	cmp	r3, #0
 800282e:	d016      	beq.n	800285e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fad9 	bl	8001dec <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800283a:	f7fe fce3 	bl	8001204 <HAL_GetTick>
 800283e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002840:	e008      	b.n	8002854 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002842:	f7fe fcdf 	bl	8001204 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d901      	bls.n	8002854 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e09b      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002854:	f7ff fbca 	bl	8001fec <LL_RCC_IsActiveFlag_PPRE1>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f1      	beq.n	8002842 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b00      	cmp	r3, #0
 8002868:	d017      	beq.n	800289a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff facf 	bl	8001e14 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002876:	f7fe fcc5 	bl	8001204 <HAL_GetTick>
 800287a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800287c:	e008      	b.n	8002890 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800287e:	f7fe fcc1 	bl	8001204 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e07d      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002890:	f7ff fbbe 	bl	8002010 <LL_RCC_IsActiveFlag_PPRE2>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f1      	beq.n	800287e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d043      	beq.n	800292e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d106      	bne.n	80028bc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80028ae:	f7ff f86f 	bl	8001990 <LL_RCC_HSE_IsReady>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d11e      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e067      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d106      	bne.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80028c4:	f7ff fb17 	bl	8001ef6 <LL_RCC_PLL_IsReady>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d113      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e05c      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d106      	bne.n	80028e8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80028da:	f7ff f9d7 	bl	8001c8c <LL_RCC_MSI_IsReady>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d108      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e051      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80028e8:	f7ff f882 	bl	80019f0 <LL_RCC_HSI_IsReady>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e04a      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fa15 	bl	8001d2a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002900:	f7fe fc80 	bl	8001204 <HAL_GetTick>
 8002904:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002906:	e00a      	b.n	800291e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002908:	f7fe fc7c 	bl	8001204 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e036      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	f7ff fa18 	bl	8001d52 <LL_RCC_GetSysClkSource>
 8002922:	4602      	mov	r2, r0
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	429a      	cmp	r2, r3
 800292c:	d1ec      	bne.n	8002908 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800292e:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d21b      	bcs.n	8002974 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293c:	4b15      	ldr	r3, [pc, #84]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 0207 	bic.w	r2, r3, #7
 8002944:	4913      	ldr	r1, [pc, #76]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800294c:	f7fe fc5a 	bl	8001204 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	e008      	b.n	8002966 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002954:	f7fe fc56 	bl	8001204 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e012      	b.n	800298c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002966:	4b0b      	ldr	r3, [pc, #44]	@ (8002994 <HAL_RCC_ClockConfig+0x278>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d1ef      	bne.n	8002954 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002974:	f000 f87e 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002978:	4603      	mov	r3, r0
 800297a:	4a07      	ldr	r2, [pc, #28]	@ (8002998 <HAL_RCC_ClockConfig+0x27c>)
 800297c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800297e:	f7fe fc4d 	bl	800121c <HAL_GetTickPrio>
 8002982:	4603      	mov	r3, r0
 8002984:	4618      	mov	r0, r3
 8002986:	f7fe f94b 	bl	8000c20 <HAL_InitTick>
 800298a:	4603      	mov	r3, r0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	58004000 	.word	0x58004000
 8002998:	20000008 	.word	0x20000008

0800299c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029a2:	f7ff f9d6 	bl	8001d52 <LL_RCC_GetSysClkSource>
 80029a6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10a      	bne.n	80029c4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80029ae:	f7ff f992 	bl	8001cd6 <LL_RCC_MSI_GetRange>
 80029b2:	4603      	mov	r3, r0
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0xcc>)
 80029bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e04b      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d102      	bne.n	80029d0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029ca:	4b28      	ldr	r3, [pc, #160]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0xd0>)
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	e045      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d10a      	bne.n	80029ec <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80029d6:	f7fe ffab 	bl	8001930 <LL_RCC_HSE_IsEnabledDiv2>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d102      	bne.n	80029e6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80029e0:	4b22      	ldr	r3, [pc, #136]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0xd0>)
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	e03a      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80029e6:	4b22      	ldr	r3, [pc, #136]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0xd4>)
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	e037      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80029ec:	f7ff faba 	bl	8001f64 <LL_RCC_PLL_GetMainSource>
 80029f0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d003      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0x64>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	d003      	beq.n	8002a06 <HAL_RCC_GetSysClockFreq+0x6a>
 80029fe:	e00d      	b.n	8002a1c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002a00:	4b1a      	ldr	r3, [pc, #104]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a02:	60bb      	str	r3, [r7, #8]
        break;
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002a06:	f7fe ff93 	bl	8001930 <LL_RCC_HSE_IsEnabledDiv2>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d102      	bne.n	8002a16 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002a10:	4b16      	ldr	r3, [pc, #88]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a12:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002a14:	e00d      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a18:	60bb      	str	r3, [r7, #8]
        break;
 8002a1a:	e00a      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002a1c:	f7ff f95b 	bl	8001cd6 <LL_RCC_MSI_GetRange>
 8002a20:	4603      	mov	r3, r0
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	f003 030f 	and.w	r3, r3, #15
 8002a28:	4a0f      	ldr	r2, [pc, #60]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2e:	60bb      	str	r3, [r7, #8]
        break;
 8002a30:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002a32:	f7ff fa72 	bl	8001f1a <LL_RCC_PLL_GetN>
 8002a36:	4602      	mov	r2, r0
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	fb03 f402 	mul.w	r4, r3, r2
 8002a3e:	f7ff fa85 	bl	8001f4c <LL_RCC_PLL_GetDivider>
 8002a42:	4603      	mov	r3, r0
 8002a44:	091b      	lsrs	r3, r3, #4
 8002a46:	3301      	adds	r3, #1
 8002a48:	fbb4 f4f3 	udiv	r4, r4, r3
 8002a4c:	f7ff fa72 	bl	8001f34 <LL_RCC_PLL_GetR>
 8002a50:	4603      	mov	r3, r0
 8002a52:	0f5b      	lsrs	r3, r3, #29
 8002a54:	3301      	adds	r3, #1
 8002a56:	fbb4 f3f3 	udiv	r3, r4, r3
 8002a5a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd90      	pop	{r4, r7, pc}
 8002a66:	bf00      	nop
 8002a68:	08008de4 	.word	0x08008de4
 8002a6c:	00f42400 	.word	0x00f42400
 8002a70:	01e84800 	.word	0x01e84800

08002a74 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a74:	b598      	push	{r3, r4, r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002a78:	f7ff ff90 	bl	800299c <HAL_RCC_GetSysClockFreq>
 8002a7c:	4604      	mov	r4, r0
 8002a7e:	f7ff f9dd 	bl	8001e3c <LL_RCC_GetAHBPrescaler>
 8002a82:	4603      	mov	r3, r0
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	4a03      	ldr	r2, [pc, #12]	@ (8002a98 <HAL_RCC_GetHCLKFreq+0x24>)
 8002a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a90:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	bd98      	pop	{r3, r4, r7, pc}
 8002a98:	08008d84 	.word	0x08008d84

08002a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a9c:	b598      	push	{r3, r4, r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002aa0:	f7ff ffe8 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	f7ff f9f0 	bl	8001e8a <LL_RCC_GetAPB1Prescaler>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	0a1b      	lsrs	r3, r3, #8
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab8:	f003 031f 	and.w	r3, r3, #31
 8002abc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	bd98      	pop	{r3, r4, r7, pc}
 8002ac4:	08008dc4 	.word	0x08008dc4

08002ac8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ac8:	b598      	push	{r3, r4, r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002acc:	f7ff ffd2 	bl	8002a74 <HAL_RCC_GetHCLKFreq>
 8002ad0:	4604      	mov	r4, r0
 8002ad2:	f7ff f9e6 	bl	8001ea2 <LL_RCC_GetAPB2Prescaler>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	0adb      	lsrs	r3, r3, #11
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	4a04      	ldr	r2, [pc, #16]	@ (8002af0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	bd98      	pop	{r3, r4, r7, pc}
 8002af0:	08008dc4 	.word	0x08008dc4

08002af4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	226f      	movs	r2, #111	@ 0x6f
 8002b02:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002b04:	f7ff f925 	bl	8001d52 <LL_RCC_GetSysClkSource>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002b0e:	f7ff f995 	bl	8001e3c <LL_RCC_GetAHBPrescaler>
 8002b12:	4602      	mov	r2, r0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002b18:	f7ff f9b7 	bl	8001e8a <LL_RCC_GetAPB1Prescaler>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002b22:	f7ff f9be 	bl	8001ea2 <LL_RCC_GetAPB2Prescaler>
 8002b26:	4602      	mov	r2, r0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002b2c:	f7ff f992 	bl	8001e54 <LL_C2_RCC_GetAHBPrescaler>
 8002b30:	4602      	mov	r2, r0
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002b36:	f7ff f99a 	bl	8001e6e <LL_RCC_GetAHB4Prescaler>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002b40:	4b04      	ldr	r3, [pc, #16]	@ (8002b54 <HAL_RCC_GetClockConfig+0x60>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0207 	and.w	r2, r3, #7
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	601a      	str	r2, [r3, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	58004000 	.word	0x58004000

08002b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002b58:	b590      	push	{r4, r7, lr}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2bb0      	cmp	r3, #176	@ 0xb0
 8002b64:	d903      	bls.n	8002b6e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002b66:	4b15      	ldr	r3, [pc, #84]	@ (8002bbc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	e007      	b.n	8002b7e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	091b      	lsrs	r3, r3, #4
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	4a11      	ldr	r2, [pc, #68]	@ (8002bbc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b7c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002b7e:	f7ff f976 	bl	8001e6e <LL_RCC_GetAHB4Prescaler>
 8002b82:	4603      	mov	r3, r0
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002bc0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba0:	0c9c      	lsrs	r4, r3, #18
 8002ba2:	f7fe feb7 	bl	8001914 <HAL_PWREx_GetVoltageRange>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4620      	mov	r0, r4
 8002bac:	f000 f80c 	bl	8002bc8 <RCC_SetFlashLatency>
 8002bb0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3714      	adds	r7, #20
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd90      	pop	{r4, r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	08008de4 	.word	0x08008de4
 8002bc0:	08008d84 	.word	0x08008d84
 8002bc4:	431bde83 	.word	0x431bde83

08002bc8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002bc8:	b590      	push	{r4, r7, lr}
 8002bca:	b093      	sub	sp, #76	@ 0x4c
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002bd2:	4b37      	ldr	r3, [pc, #220]	@ (8002cb0 <RCC_SetFlashLatency+0xe8>)
 8002bd4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002bd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002bde:	4a35      	ldr	r2, [pc, #212]	@ (8002cb4 <RCC_SetFlashLatency+0xec>)
 8002be0:	f107 031c 	add.w	r3, r7, #28
 8002be4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002be6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002bea:	4b33      	ldr	r3, [pc, #204]	@ (8002cb8 <RCC_SetFlashLatency+0xf0>)
 8002bec:	f107 040c 	add.w	r4, r7, #12
 8002bf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bf2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c00:	d11a      	bne.n	8002c38 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002c02:	2300      	movs	r3, #0
 8002c04:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c06:	e013      	b.n	8002c30 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	3348      	adds	r3, #72	@ 0x48
 8002c0e:	443b      	add	r3, r7
 8002c10:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d807      	bhi.n	8002c2a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	3348      	adds	r3, #72	@ 0x48
 8002c20:	443b      	add	r3, r7
 8002c22:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002c26:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002c28:	e020      	b.n	8002c6c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d9e8      	bls.n	8002c08 <RCC_SetFlashLatency+0x40>
 8002c36:	e019      	b.n	8002c6c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002c38:	2300      	movs	r3, #0
 8002c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c3c:	e013      	b.n	8002c66 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	3348      	adds	r3, #72	@ 0x48
 8002c44:	443b      	add	r3, r7
 8002c46:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d807      	bhi.n	8002c60 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	3348      	adds	r3, #72	@ 0x48
 8002c56:	443b      	add	r3, r7
 8002c58:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002c5c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002c5e:	e005      	b.n	8002c6c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c62:	3301      	adds	r3, #1
 8002c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d9e8      	bls.n	8002c3e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002c6c:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <RCC_SetFlashLatency+0xf4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f023 0207 	bic.w	r2, r3, #7
 8002c74:	4911      	ldr	r1, [pc, #68]	@ (8002cbc <RCC_SetFlashLatency+0xf4>)
 8002c76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002c7c:	f7fe fac2 	bl	8001204 <HAL_GetTick>
 8002c80:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c82:	e008      	b.n	8002c96 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c84:	f7fe fabe 	bl	8001204 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e007      	b.n	8002ca6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c96:	4b09      	ldr	r3, [pc, #36]	@ (8002cbc <RCC_SetFlashLatency+0xf4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d1ef      	bne.n	8002c84 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	374c      	adds	r7, #76	@ 0x4c
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd90      	pop	{r4, r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	08008cd4 	.word	0x08008cd4
 8002cb4:	08008ce4 	.word	0x08008ce4
 8002cb8:	08008cf0 	.word	0x08008cf0
 8002cbc:	58004000 	.word	0x58004000

08002cc0 <LL_RCC_LSE_IsEnabled>:
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002cc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d101      	bne.n	8002cd8 <LL_RCC_LSE_IsEnabled+0x18>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <LL_RCC_LSE_IsEnabled+0x1a>
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <LL_RCC_LSE_IsReady>:
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d101      	bne.n	8002cfc <LL_RCC_LSE_IsReady+0x18>
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <LL_RCC_LSE_IsReady+0x1a>
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <LL_RCC_SetRFWKPClockSource>:
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d18:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <LL_RCC_SetSMPSClockSource>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002d3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	f023 0203 	bic.w	r2, r3, #3
 8002d46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <LL_RCC_SetSMPSPrescaler>:
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002d6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <LL_RCC_SetUSARTClockSource>:
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002d8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d94:	f023 0203 	bic.w	r2, r3, #3
 8002d98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <LL_RCC_SetLPUARTClockSource>:
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002dc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <LL_RCC_SetI2CClockSource>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002de4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002de8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	091b      	lsrs	r3, r3, #4
 8002df0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002df4:	43db      	mvns	r3, r3
 8002df6:	401a      	ands	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002e00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <LL_RCC_SetLPTIMClockSource>:
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002e1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e22:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	0c1b      	lsrs	r3, r3, #16
 8002e2a:	041b      	lsls	r3, r3, #16
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	401a      	ands	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	041b      	lsls	r3, r3, #16
 8002e34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <LL_RCC_SetSAIClockSource>:
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <LL_RCC_SetRNGClockSource>:
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e86:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002e8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <LL_RCC_SetCLK48ClockSource>:
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002eaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002eb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <LL_RCC_SetUSBClockSource>:
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b082      	sub	sp, #8
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff ffe3 	bl	8002ea2 <LL_RCC_SetCLK48ClockSource>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <LL_RCC_SetADCClockSource>:
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002ef8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <LL_RCC_SetRTCClockSource>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <LL_RCC_GetRTCClockSource>:
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_RCC_ForceBackupDomainReset>:
{
 8002f56:	b480      	push	{r7}
 8002f58:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002f6e:	bf00      	nop
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <LL_RCC_PLLSAI1_Enable>:
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002f9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fac:	6013      	str	r3, [r2, #0]
}
 8002fae:	bf00      	nop
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <LL_RCC_PLLSAI1_Disable>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002fca:	6013      	str	r3, [r2, #0]
}
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <LL_RCC_PLLSAI1_IsReady>:
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002fda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fe4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fe8:	d101      	bne.n	8002fee <LL_RCC_PLLSAI1_IsReady+0x18>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr

08002ffa <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b088      	sub	sp, #32
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003002:	2300      	movs	r3, #0
 8003004:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003006:	2300      	movs	r3, #0
 8003008:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003012:	2b00      	cmp	r3, #0
 8003014:	d034      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800301e:	d021      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003020:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003024:	d81b      	bhi.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003026:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800302a:	d01d      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800302c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003030:	d815      	bhi.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00b      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003036:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800303a:	d110      	bne.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800303c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800304a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800304c:	e00d      	b.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	3304      	adds	r3, #4
 8003052:	4618      	mov	r0, r3
 8003054:	f000 f947 	bl	80032e6 <RCCEx_PLLSAI1_ConfigNP>
 8003058:	4603      	mov	r3, r0
 800305a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800305c:	e005      	b.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	77fb      	strb	r3, [r7, #31]
        break;
 8003062:	e002      	b.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003064:	bf00      	nop
 8003066:	e000      	b.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003068:	bf00      	nop
    }

    if (ret == HAL_OK)
 800306a:	7ffb      	ldrb	r3, [r7, #31]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d105      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fee8 	bl	8002e4a <LL_RCC_SetSAIClockSource>
 800307a:	e001      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800307c:	7ffb      	ldrb	r3, [r7, #31]
 800307e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003088:	2b00      	cmp	r3, #0
 800308a:	d046      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800308c:	f7ff ff56 	bl	8002f3c <LL_RCC_GetRTCClockSource>
 8003090:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	429a      	cmp	r2, r3
 800309a:	d03c      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800309c:	f7fe fc2a 	bl	80018f4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d105      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff ff30 	bl	8002f10 <LL_RCC_SetRTCClockSource>
 80030b0:	e02e      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80030b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ba:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80030bc:	f7ff ff4b 	bl	8002f56 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80030c0:	f7ff ff5a 	bl	8002f78 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	4313      	orrs	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80030d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80030dc:	f7ff fdf0 	bl	8002cc0 <LL_RCC_LSE_IsEnabled>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d114      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030e6:	f7fe f88d 	bl	8001204 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80030ec:	e00b      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ee:	f7fe f889 	bl	8001204 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d902      	bls.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	77fb      	strb	r3, [r7, #31]
              break;
 8003104:	e004      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003106:	f7ff fded 	bl	8002ce4 <LL_RCC_LSE_IsReady>
 800310a:	4603      	mov	r3, r0
 800310c:	2b01      	cmp	r3, #1
 800310e:	d1ee      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003110:	7ffb      	ldrb	r3, [r7, #31]
 8003112:	77bb      	strb	r3, [r7, #30]
 8003114:	e001      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003116:	7ffb      	ldrb	r3, [r7, #31]
 8003118:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d004      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fe2a 	bl	8002d84 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d004      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69db      	ldr	r3, [r3, #28]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fe35 	bl	8002db0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d004      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fe5d 	bl	8002e16 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b00      	cmp	r3, #0
 8003166:	d004      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fe52 	bl	8002e16 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d004      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff fe2a 	bl	8002ddc <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b00      	cmp	r3, #0
 8003192:	d004      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fe1f 	bl	8002ddc <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d022      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fe8d 	bl	8002ece <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031bc:	d107      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80031be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031cc:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031d6:	d10b      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f8dd 	bl	800339c <RCCEx_PLLSAI1_ConfigNQ>
 80031e2:	4603      	mov	r3, r0
 80031e4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80031e6:	7ffb      	ldrb	r3, [r7, #31]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80031ec:	7ffb      	ldrb	r3, [r7, #31]
 80031ee:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d02b      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003204:	d008      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800320e:	d003      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003214:	2b00      	cmp	r3, #0
 8003216:	d105      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fe2a 	bl	8002e76 <LL_RCC_SetRNGClockSource>
 8003222:	e00a      	b.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003228:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	2000      	movs	r0, #0
 8003230:	f7ff fe21 	bl	8002e76 <LL_RCC_SetRNGClockSource>
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f7ff fe34 	bl	8002ea2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003242:	d107      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800324e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003252:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325c:	2b00      	cmp	r3, #0
 800325e:	d022      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fe3d 	bl	8002ee4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003272:	d107      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800327e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003282:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003288:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800328c:	d10b      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3304      	adds	r3, #4
 8003292:	4618      	mov	r0, r3
 8003294:	f000 f8dd 	bl	8003452 <RCCEx_PLLSAI1_ConfigNR>
 8003298:	4603      	mov	r3, r0
 800329a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800329c:	7ffb      	ldrb	r3, [r7, #31]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80032a2:	7ffb      	ldrb	r3, [r7, #31]
 80032a4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff fd26 	bl	8002d08 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d009      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff fd45 	bl	8002d5c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff fd2c 	bl	8002d34 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80032dc:	7fbb      	ldrb	r3, [r7, #30]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3720      	adds	r7, #32
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032ee:	2300      	movs	r3, #0
 80032f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80032f2:	f7ff fe61 	bl	8002fb8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80032f6:	f7fd ff85 	bl	8001204 <HAL_GetTick>
 80032fa:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032fc:	e009      	b.n	8003312 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032fe:	f7fd ff81 	bl	8001204 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d902      	bls.n	8003312 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	73fb      	strb	r3, [r7, #15]
      break;
 8003310:	e004      	b.n	800331c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003312:	f7ff fe60 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1f0      	bne.n	80032fe <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d137      	bne.n	8003392 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003336:	4313      	orrs	r3, r2
 8003338:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800333a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800334c:	4313      	orrs	r3, r2
 800334e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003350:	f7ff fe23 	bl	8002f9a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003354:	f7fd ff56 	bl	8001204 <HAL_GetTick>
 8003358:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800335a:	e009      	b.n	8003370 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800335c:	f7fd ff52 	bl	8001204 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d902      	bls.n	8003370 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	73fb      	strb	r3, [r7, #15]
        break;
 800336e:	e004      	b.n	800337a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003370:	f7ff fe31 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 8003374:	4603      	mov	r3, r0
 8003376:	2b01      	cmp	r3, #1
 8003378:	d1f0      	bne.n	800335c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d108      	bne.n	8003392 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800338e:	4313      	orrs	r3, r2
 8003390:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80033a8:	f7ff fe06 	bl	8002fb8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033ac:	f7fd ff2a 	bl	8001204 <HAL_GetTick>
 80033b0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033b2:	e009      	b.n	80033c8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033b4:	f7fd ff26 	bl	8001204 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d902      	bls.n	80033c8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	73fb      	strb	r3, [r7, #15]
      break;
 80033c6:	e004      	b.n	80033d2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80033c8:	f7ff fe05 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1f0      	bne.n	80033b4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d137      	bne.n	8003448 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80033d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80033ec:	4313      	orrs	r3, r2
 80033ee:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80033f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003402:	4313      	orrs	r3, r2
 8003404:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003406:	f7ff fdc8 	bl	8002f9a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800340a:	f7fd fefb 	bl	8001204 <HAL_GetTick>
 800340e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003410:	e009      	b.n	8003426 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003412:	f7fd fef7 	bl	8001204 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d902      	bls.n	8003426 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	73fb      	strb	r3, [r7, #15]
        break;
 8003424:	e004      	b.n	8003430 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003426:	f7ff fdd6 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 800342a:	4603      	mov	r3, r0
 800342c:	2b01      	cmp	r3, #1
 800342e:	d1f0      	bne.n	8003412 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d108      	bne.n	8003448 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003444:	4313      	orrs	r3, r2
 8003446:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003448:	7bfb      	ldrb	r3, [r7, #15]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b084      	sub	sp, #16
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800345e:	f7ff fdab 	bl	8002fb8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003462:	f7fd fecf 	bl	8001204 <HAL_GetTick>
 8003466:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003468:	e009      	b.n	800347e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800346a:	f7fd fecb 	bl	8001204 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d902      	bls.n	800347e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	73fb      	strb	r3, [r7, #15]
      break;
 800347c:	e004      	b.n	8003488 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800347e:	f7ff fdaa 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f0      	bne.n	800346a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003488:	7bfb      	ldrb	r3, [r7, #15]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d137      	bne.n	80034fe <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800348e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034a2:	4313      	orrs	r3, r2
 80034a4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80034a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034b8:	4313      	orrs	r3, r2
 80034ba:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80034bc:	f7ff fd6d 	bl	8002f9a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034c0:	f7fd fea0 	bl	8001204 <HAL_GetTick>
 80034c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80034c6:	e009      	b.n	80034dc <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034c8:	f7fd fe9c 	bl	8001204 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d902      	bls.n	80034dc <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	73fb      	strb	r3, [r7, #15]
        break;
 80034da:	e004      	b.n	80034e6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80034dc:	f7ff fd7b 	bl	8002fd6 <LL_RCC_PLLSAI1_IsReady>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d1f0      	bne.n	80034c8 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d108      	bne.n	80034fe <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80034ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034fa:	4313      	orrs	r3, r2
 80034fc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e095      	b.n	8003646 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351e:	2b00      	cmp	r3, #0
 8003520:	d108      	bne.n	8003534 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800352a:	d009      	beq.n	8003540 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	61da      	str	r2, [r3, #28]
 8003532:	e005      	b.n	8003540 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fd fafe 	bl	8000b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003576:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003580:	d902      	bls.n	8003588 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	e002      	b.n	800358e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003588:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800358c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003596:	d007      	beq.n	80035a8 <HAL_SPI_Init+0xa0>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035a0:	d002      	beq.n	80035a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80035b8:	431a      	orrs	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	431a      	orrs	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035e0:	431a      	orrs	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ea:	ea42 0103 	orr.w	r1, r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	0c1b      	lsrs	r3, r3, #16
 8003604:	f003 0204 	and.w	r2, r3, #4
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003624:	ea42 0103 	orr.w	r1, r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b082      	sub	sp, #8
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e01a      	b.n	8003696 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003676:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7fd fa9f 	bl	8000bbc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b088      	sub	sp, #32
 80036a2:	af02      	add	r7, sp, #8
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	603b      	str	r3, [r7, #0]
 80036aa:	4613      	mov	r3, r2
 80036ac:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d001      	beq.n	80036be <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80036ba:	2302      	movs	r3, #2
 80036bc:	e123      	b.n	8003906 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d002      	beq.n	80036ca <HAL_SPI_Receive+0x2c>
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e11b      	b.n	8003906 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036d6:	d112      	bne.n	80036fe <HAL_SPI_Receive+0x60>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10e      	bne.n	80036fe <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2204      	movs	r2, #4
 80036e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036e8:	88fa      	ldrh	r2, [r7, #6]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	4613      	mov	r3, r2
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f90a 	bl	800390e <HAL_SPI_TransmitReceive>
 80036fa:	4603      	mov	r3, r0
 80036fc:	e103      	b.n	8003906 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036fe:	f7fd fd81 	bl	8001204 <HAL_GetTick>
 8003702:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_SPI_Receive+0x74>
 800370e:	2302      	movs	r3, #2
 8003710:	e0f9      	b.n	8003906 <HAL_SPI_Receive+0x268>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2204      	movs	r2, #4
 800371e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	88fa      	ldrh	r2, [r7, #6]
 8003732:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	88fa      	ldrh	r2, [r7, #6]
 800373a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003764:	d908      	bls.n	8003778 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003774:	605a      	str	r2, [r3, #4]
 8003776:	e007      	b.n	8003788 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003786:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003790:	d10f      	bne.n	80037b2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037bc:	2b40      	cmp	r3, #64	@ 0x40
 80037be:	d007      	beq.n	80037d0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037d8:	d875      	bhi.n	80038c6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037da:	e037      	b.n	800384c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d117      	bne.n	800381a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f103 020c 	add.w	r2, r3, #12
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f6:	7812      	ldrb	r2, [r2, #0]
 80037f8:	b2d2      	uxtb	r2, r2
 80037fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003818:	e018      	b.n	800384c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800381a:	f7fd fcf3 	bl	8001204 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	429a      	cmp	r2, r3
 8003828:	d803      	bhi.n	8003832 <HAL_SPI_Receive+0x194>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003830:	d102      	bne.n	8003838 <HAL_SPI_Receive+0x19a>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d109      	bne.n	800384c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e05c      	b.n	8003906 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003852:	b29b      	uxth	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1c1      	bne.n	80037dc <HAL_SPI_Receive+0x13e>
 8003858:	e03b      	b.n	80038d2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b01      	cmp	r3, #1
 8003866:	d115      	bne.n	8003894 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	b292      	uxth	r2, r2
 8003874:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	1c9a      	adds	r2, r3, #2
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003892:	e018      	b.n	80038c6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003894:	f7fd fcb6 	bl	8001204 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d803      	bhi.n	80038ac <HAL_SPI_Receive+0x20e>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038aa:	d102      	bne.n	80038b2 <HAL_SPI_Receive+0x214>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d109      	bne.n	80038c6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e01f      	b.n	8003906 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1c3      	bne.n	800385a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	6839      	ldr	r1, [r7, #0]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fb56 	bl	8003f88 <SPI_EndRxTransaction>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003904:	2300      	movs	r3, #0
  }
}
 8003906:	4618      	mov	r0, r3
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b08a      	sub	sp, #40	@ 0x28
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	607a      	str	r2, [r7, #4]
 800391a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800391c:	2301      	movs	r3, #1
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003920:	f7fd fc70 	bl	8001204 <HAL_GetTick>
 8003924:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800392c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003934:	887b      	ldrh	r3, [r7, #2]
 8003936:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003938:	887b      	ldrh	r3, [r7, #2]
 800393a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800393c:	7ffb      	ldrb	r3, [r7, #31]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d00c      	beq.n	800395c <HAL_SPI_TransmitReceive+0x4e>
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003948:	d106      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d102      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x4a>
 8003952:	7ffb      	ldrb	r3, [r7, #31]
 8003954:	2b04      	cmp	r3, #4
 8003956:	d001      	beq.n	800395c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003958:	2302      	movs	r3, #2
 800395a:	e1f3      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d005      	beq.n	800396e <HAL_SPI_TransmitReceive+0x60>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <HAL_SPI_TransmitReceive+0x60>
 8003968:	887b      	ldrh	r3, [r7, #2]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e1e8      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_SPI_TransmitReceive+0x72>
 800397c:	2302      	movs	r3, #2
 800397e:	e1e1      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b04      	cmp	r3, #4
 8003992:	d003      	beq.n	800399c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2205      	movs	r2, #5
 8003998:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	887a      	ldrh	r2, [r7, #2]
 80039ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	887a      	ldrh	r2, [r7, #2]
 80039b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	887a      	ldrh	r2, [r7, #2]
 80039c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	887a      	ldrh	r2, [r7, #2]
 80039c8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039de:	d802      	bhi.n	80039e6 <HAL_SPI_TransmitReceive+0xd8>
 80039e0:	8abb      	ldrh	r3, [r7, #20]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d908      	bls.n	80039f8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	e007      	b.n	8003a08 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a06:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a12:	2b40      	cmp	r3, #64	@ 0x40
 8003a14:	d007      	beq.n	8003a26 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a2e:	f240 8083 	bls.w	8003b38 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_SPI_TransmitReceive+0x132>
 8003a3a:	8afb      	ldrh	r3, [r7, #22]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d16f      	bne.n	8003b20 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a44:	881a      	ldrh	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a50:	1c9a      	adds	r2, r3, #2
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a64:	e05c      	b.n	8003b20 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d11b      	bne.n	8003aac <HAL_SPI_TransmitReceive+0x19e>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d016      	beq.n	8003aac <HAL_SPI_TransmitReceive+0x19e>
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d113      	bne.n	8003aac <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a88:	881a      	ldrh	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a94:	1c9a      	adds	r2, r3, #2
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d11c      	bne.n	8003af4 <HAL_SPI_TransmitReceive+0x1e6>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d016      	beq.n	8003af4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	b292      	uxth	r2, r2
 8003ad2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	1c9a      	adds	r2, r3, #2
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003af0:	2301      	movs	r3, #1
 8003af2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003af4:	f7fd fb86 	bl	8001204 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d80d      	bhi.n	8003b20 <HAL_SPI_TransmitReceive+0x212>
 8003b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b0a:	d009      	beq.n	8003b20 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e111      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d19d      	bne.n	8003a66 <HAL_SPI_TransmitReceive+0x158>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d197      	bne.n	8003a66 <HAL_SPI_TransmitReceive+0x158>
 8003b36:	e0e5      	b.n	8003d04 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <HAL_SPI_TransmitReceive+0x23a>
 8003b40:	8afb      	ldrh	r3, [r7, #22]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	f040 80d1 	bne.w	8003cea <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d912      	bls.n	8003b78 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b56:	881a      	ldrh	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b62:	1c9a      	adds	r2, r3, #2
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b02      	subs	r3, #2
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b76:	e0b8      	b.n	8003cea <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	330c      	adds	r3, #12
 8003b82:	7812      	ldrb	r2, [r2, #0]
 8003b84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	3b01      	subs	r3, #1
 8003b98:	b29a      	uxth	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b9e:	e0a4      	b.n	8003cea <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d134      	bne.n	8003c18 <HAL_SPI_TransmitReceive+0x30a>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d02f      	beq.n	8003c18 <HAL_SPI_TransmitReceive+0x30a>
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d12c      	bne.n	8003c18 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d912      	bls.n	8003bee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bcc:	881a      	ldrh	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd8:	1c9a      	adds	r2, r3, #2
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b02      	subs	r3, #2
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bec:	e012      	b.n	8003c14 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	330c      	adds	r3, #12
 8003bf8:	7812      	ldrb	r2, [r2, #0]
 8003bfa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d148      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x3aa>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d042      	beq.n	8003cb8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d923      	bls.n	8003c86 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68da      	ldr	r2, [r3, #12]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c48:	b292      	uxth	r2, r2
 8003c4a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c50:	1c9a      	adds	r2, r3, #2
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	3b02      	subs	r3, #2
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d81f      	bhi.n	8003cb4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c82:	605a      	str	r2, [r3, #4]
 8003c84:	e016      	b.n	8003cb4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f103 020c 	add.w	r2, r3, #12
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	7812      	ldrb	r2, [r2, #0]
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003cb8:	f7fd faa4 	bl	8001204 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d803      	bhi.n	8003cd0 <HAL_SPI_TransmitReceive+0x3c2>
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cce:	d102      	bne.n	8003cd6 <HAL_SPI_TransmitReceive+0x3c8>
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d109      	bne.n	8003cea <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e02c      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f47f af55 	bne.w	8003ba0 <HAL_SPI_TransmitReceive+0x292>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f47f af4e 	bne.w	8003ba0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d04:	6a3a      	ldr	r2, [r7, #32]
 8003d06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f995 	bl	8004038 <SPI_EndRxTxTransaction>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d008      	beq.n	8003d26 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00e      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003d42:	2300      	movs	r3, #0
  }
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3728      	adds	r7, #40	@ 0x28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b088      	sub	sp, #32
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	603b      	str	r3, [r7, #0]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d5c:	f7fd fa52 	bl	8001204 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	4413      	add	r3, r2
 8003d6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d6c:	f7fd fa4a 	bl	8001204 <HAL_GetTick>
 8003d70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d72:	4b39      	ldr	r3, [pc, #228]	@ (8003e58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	015b      	lsls	r3, r3, #5
 8003d78:	0d1b      	lsrs	r3, r3, #20
 8003d7a:	69fa      	ldr	r2, [r7, #28]
 8003d7c:	fb02 f303 	mul.w	r3, r2, r3
 8003d80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d82:	e054      	b.n	8003e2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d8a:	d050      	beq.n	8003e2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d8c:	f7fd fa3a 	bl	8001204 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	69fa      	ldr	r2, [r7, #28]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d902      	bls.n	8003da2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d13d      	bne.n	8003e1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003db0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dba:	d111      	bne.n	8003de0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dc4:	d004      	beq.n	8003dd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dce:	d107      	bne.n	8003de0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de8:	d10f      	bne.n	8003e0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e017      	b.n	8003e4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	4013      	ands	r3, r2
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	bf0c      	ite	eq
 8003e3e:	2301      	moveq	r3, #1
 8003e40:	2300      	movne	r3, #0
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	461a      	mov	r2, r3
 8003e46:	79fb      	ldrb	r3, [r7, #7]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d19b      	bne.n	8003d84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	20000008 	.word	0x20000008

08003e5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	@ 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e6e:	f7fd f9c9 	bl	8001204 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e76:	1a9b      	subs	r3, r3, r2
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003e7e:	f7fd f9c1 	bl	8001204 <HAL_GetTick>
 8003e82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	330c      	adds	r3, #12
 8003e8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e8c:	4b3d      	ldr	r3, [pc, #244]	@ (8003f84 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	00da      	lsls	r2, r3, #3
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	0d1b      	lsrs	r3, r3, #20
 8003e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ea4:	e060      	b.n	8003f68 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003eac:	d107      	bne.n	8003ebe <SPI_WaitFifoStateUntilTimeout+0x62>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d104      	bne.n	8003ebe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ebc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec4:	d050      	beq.n	8003f68 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ec6:	f7fd f99d 	bl	8001204 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d902      	bls.n	8003edc <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d13d      	bne.n	8003f58 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003eea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef4:	d111      	bne.n	8003f1a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003efe:	d004      	beq.n	8003f0a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f08:	d107      	bne.n	8003f1a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f22:	d10f      	bne.n	8003f44 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e010      	b.n	8003f7a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	3b01      	subs	r3, #1
 8003f66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689a      	ldr	r2, [r3, #8]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d196      	bne.n	8003ea6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3728      	adds	r7, #40	@ 0x28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20000008 	.word	0x20000008

08003f88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f9c:	d111      	bne.n	8003fc2 <SPI_EndRxTransaction+0x3a>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fa6:	d004      	beq.n	8003fb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb0:	d107      	bne.n	8003fc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fc0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2180      	movs	r1, #128	@ 0x80
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f7ff febd 	bl	8003d4c <SPI_WaitFlagStateUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d007      	beq.n	8003fe8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e023      	b.n	8004030 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff0:	d11d      	bne.n	800402e <SPI_EndRxTransaction+0xa6>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ffa:	d004      	beq.n	8004006 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004004:	d113      	bne.n	800402e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2200      	movs	r2, #0
 800400e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f7ff ff22 	bl	8003e5c <SPI_WaitFifoStateUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004022:	f043 0220 	orr.w	r2, r3, #32
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e000      	b.n	8004030 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af02      	add	r7, sp, #8
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	2200      	movs	r2, #0
 800404c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f7ff ff03 	bl	8003e5c <SPI_WaitFifoStateUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004060:	f043 0220 	orr.w	r2, r3, #32
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e027      	b.n	80040bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2200      	movs	r2, #0
 8004074:	2180      	movs	r1, #128	@ 0x80
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7ff fe68 	bl	8003d4c <SPI_WaitFlagStateUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d007      	beq.n	8004092 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e014      	b.n	80040bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	2200      	movs	r2, #0
 800409a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f7ff fedc 	bl	8003e5c <SPI_WaitFifoStateUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ae:	f043 0220 	orr.w	r2, r3, #32
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e000      	b.n	80040bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e049      	b.n	800416a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d106      	bne.n	80040f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f841 	bl	8004172 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3304      	adds	r3, #4
 8004100:	4619      	mov	r1, r3
 8004102:	4610      	mov	r0, r2
 8004104:	f000 f9be 	bl	8004484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	d001      	beq.n	80041a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e036      	b.n	800420e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68da      	ldr	r2, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0201 	orr.w	r2, r2, #1
 80041b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a17      	ldr	r2, [pc, #92]	@ (800421c <HAL_TIM_Base_Start_IT+0x94>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d004      	beq.n	80041cc <HAL_TIM_Base_Start_IT+0x44>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ca:	d115      	bne.n	80041f8 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	4b13      	ldr	r3, [pc, #76]	@ (8004220 <HAL_TIM_Base_Start_IT+0x98>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b06      	cmp	r3, #6
 80041dc:	d015      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x82>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e4:	d011      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f042 0201 	orr.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f6:	e008      	b.n	800420a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	e000      	b.n	800420c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3714      	adds	r7, #20
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	40012c00 	.word	0x40012c00
 8004220:	00010007 	.word	0x00010007

08004224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d020      	beq.n	8004288 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d01b      	beq.n	8004288 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f06f 0202 	mvn.w	r2, #2
 8004258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	f003 0303 	and.w	r3, r3, #3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d003      	beq.n	8004276 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f8e9 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 8004274:	e005      	b.n	8004282 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f8db 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f8ec 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b00      	cmp	r3, #0
 8004290:	d020      	beq.n	80042d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f003 0304 	and.w	r3, r3, #4
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01b      	beq.n	80042d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f06f 0204 	mvn.w	r2, #4
 80042a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2202      	movs	r2, #2
 80042aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f8c3 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 80042c0:	e005      	b.n	80042ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f8b5 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f8c6 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d020      	beq.n	8004320 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f003 0308 	and.w	r3, r3, #8
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01b      	beq.n	8004320 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0208 	mvn.w	r2, #8
 80042f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2204      	movs	r2, #4
 80042f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 f89d 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 800430c:	e005      	b.n	800431a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f88f 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f8a0 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f003 0310 	and.w	r3, r3, #16
 8004326:	2b00      	cmp	r3, #0
 8004328:	d020      	beq.n	800436c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b00      	cmp	r3, #0
 8004332:	d01b      	beq.n	800436c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f06f 0210 	mvn.w	r2, #16
 800433c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2208      	movs	r2, #8
 8004342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f877 	bl	8004446 <HAL_TIM_IC_CaptureCallback>
 8004358:	e005      	b.n	8004366 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 f869 	bl	8004432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f87a 	bl	800445a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00c      	beq.n	8004390 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b00      	cmp	r3, #0
 800437e:	d007      	beq.n	8004390 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f06f 0201 	mvn.w	r2, #1
 8004388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fc fb82 	bl	8000a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004396:	2b00      	cmp	r3, #0
 8004398:	d104      	bne.n	80043a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00c      	beq.n	80043be <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80043b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 f8d7 	bl	800456c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00c      	beq.n	80043e2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80043da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 f8cf 	bl	8004580 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00c      	beq.n	8004406 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d007      	beq.n	8004406 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 f834 	bl	800446e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f003 0320 	and.w	r3, r3, #32
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00c      	beq.n	800442a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f06f 0220 	mvn.w	r2, #32
 8004422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f897 	bl	8004558 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800442a:	bf00      	nop
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800444e:	bf00      	nop
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004462:	bf00      	nop
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
	...

08004484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a2d      	ldr	r2, [pc, #180]	@ (800454c <TIM_Base_SetConfig+0xc8>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d003      	beq.n	80044a4 <TIM_Base_SetConfig+0x20>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044a2:	d108      	bne.n	80044b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a24      	ldr	r2, [pc, #144]	@ (800454c <TIM_Base_SetConfig+0xc8>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00b      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c4:	d007      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a21      	ldr	r2, [pc, #132]	@ (8004550 <TIM_Base_SetConfig+0xcc>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a20      	ldr	r2, [pc, #128]	@ (8004554 <TIM_Base_SetConfig+0xd0>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d108      	bne.n	80044e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a10      	ldr	r2, [pc, #64]	@ (800454c <TIM_Base_SetConfig+0xc8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d007      	beq.n	800451e <TIM_Base_SetConfig+0x9a>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a0f      	ldr	r2, [pc, #60]	@ (8004550 <TIM_Base_SetConfig+0xcc>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d003      	beq.n	800451e <TIM_Base_SetConfig+0x9a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a0e      	ldr	r2, [pc, #56]	@ (8004554 <TIM_Base_SetConfig+0xd0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d103      	bne.n	8004526 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f043 0204 	orr.w	r2, r3, #4
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	601a      	str	r2, [r3, #0]
}
 800453e:	bf00      	nop
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40012c00 	.word	0x40012c00
 8004550:	40014400 	.word	0x40014400
 8004554:	40014800 	.word	0x40014800

08004558 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <LL_RCC_GetUSARTClockSource>:
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800459c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4013      	ands	r3, r2
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <LL_RCC_GetLPUARTClockSource>:
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80045bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4013      	ands	r3, r2
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e042      	b.n	800466c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d106      	bne.n	80045fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f83b 	bl	8004674 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2224      	movs	r2, #36	@ 0x24
 8004602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0201 	bic.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fa5a 	bl	8004ad8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 f82f 	bl	8004688 <UART_SetConfig>
 800462a:	4603      	mov	r3, r0
 800462c:	2b01      	cmp	r3, #1
 800462e:	d101      	bne.n	8004634 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e01b      	b.n	800466c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004642:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004652:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0201 	orr.w	r2, r2, #1
 8004662:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fad9 	bl	8004c1c <UART_CheckIdleState>
 800466a:	4603      	mov	r3, r0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800468c:	b08c      	sub	sp, #48	@ 0x30
 800468e:	af00      	add	r7, sp, #0
 8004690:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004692:	2300      	movs	r3, #0
 8004694:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4baf      	ldr	r3, [pc, #700]	@ (8004974 <UART_SetConfig+0x2ec>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	6812      	ldr	r2, [r2, #0]
 80046be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046c0:	430b      	orrs	r3, r1
 80046c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4aa4      	ldr	r2, [pc, #656]	@ (8004978 <UART_SetConfig+0x2f0>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d004      	beq.n	80046f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046f0:	4313      	orrs	r3, r2
 80046f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80046fe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004708:	430b      	orrs	r3, r1
 800470a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	f023 010f 	bic.w	r1, r3, #15
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a95      	ldr	r2, [pc, #596]	@ (800497c <UART_SetConfig+0x2f4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d125      	bne.n	8004778 <UART_SetConfig+0xf0>
 800472c:	2003      	movs	r0, #3
 800472e:	f7ff ff31 	bl	8004594 <LL_RCC_GetUSARTClockSource>
 8004732:	4603      	mov	r3, r0
 8004734:	2b03      	cmp	r3, #3
 8004736:	d81b      	bhi.n	8004770 <UART_SetConfig+0xe8>
 8004738:	a201      	add	r2, pc, #4	@ (adr r2, 8004740 <UART_SetConfig+0xb8>)
 800473a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473e:	bf00      	nop
 8004740:	08004751 	.word	0x08004751
 8004744:	08004761 	.word	0x08004761
 8004748:	08004759 	.word	0x08004759
 800474c:	08004769 	.word	0x08004769
 8004750:	2301      	movs	r3, #1
 8004752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004756:	e042      	b.n	80047de <UART_SetConfig+0x156>
 8004758:	2302      	movs	r3, #2
 800475a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800475e:	e03e      	b.n	80047de <UART_SetConfig+0x156>
 8004760:	2304      	movs	r3, #4
 8004762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004766:	e03a      	b.n	80047de <UART_SetConfig+0x156>
 8004768:	2308      	movs	r3, #8
 800476a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800476e:	e036      	b.n	80047de <UART_SetConfig+0x156>
 8004770:	2310      	movs	r3, #16
 8004772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004776:	e032      	b.n	80047de <UART_SetConfig+0x156>
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a7e      	ldr	r2, [pc, #504]	@ (8004978 <UART_SetConfig+0x2f0>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d12a      	bne.n	80047d8 <UART_SetConfig+0x150>
 8004782:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004786:	f7ff ff15 	bl	80045b4 <LL_RCC_GetLPUARTClockSource>
 800478a:	4603      	mov	r3, r0
 800478c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004790:	d01a      	beq.n	80047c8 <UART_SetConfig+0x140>
 8004792:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004796:	d81b      	bhi.n	80047d0 <UART_SetConfig+0x148>
 8004798:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800479c:	d00c      	beq.n	80047b8 <UART_SetConfig+0x130>
 800479e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a2:	d815      	bhi.n	80047d0 <UART_SetConfig+0x148>
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d003      	beq.n	80047b0 <UART_SetConfig+0x128>
 80047a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ac:	d008      	beq.n	80047c0 <UART_SetConfig+0x138>
 80047ae:	e00f      	b.n	80047d0 <UART_SetConfig+0x148>
 80047b0:	2300      	movs	r3, #0
 80047b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047b6:	e012      	b.n	80047de <UART_SetConfig+0x156>
 80047b8:	2302      	movs	r3, #2
 80047ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047be:	e00e      	b.n	80047de <UART_SetConfig+0x156>
 80047c0:	2304      	movs	r3, #4
 80047c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047c6:	e00a      	b.n	80047de <UART_SetConfig+0x156>
 80047c8:	2308      	movs	r3, #8
 80047ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ce:	e006      	b.n	80047de <UART_SetConfig+0x156>
 80047d0:	2310      	movs	r3, #16
 80047d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047d6:	e002      	b.n	80047de <UART_SetConfig+0x156>
 80047d8:	2310      	movs	r3, #16
 80047da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a65      	ldr	r2, [pc, #404]	@ (8004978 <UART_SetConfig+0x2f0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	f040 8097 	bne.w	8004918 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d823      	bhi.n	800483a <UART_SetConfig+0x1b2>
 80047f2:	a201      	add	r2, pc, #4	@ (adr r2, 80047f8 <UART_SetConfig+0x170>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	0800481d 	.word	0x0800481d
 80047fc:	0800483b 	.word	0x0800483b
 8004800:	08004825 	.word	0x08004825
 8004804:	0800483b 	.word	0x0800483b
 8004808:	0800482b 	.word	0x0800482b
 800480c:	0800483b 	.word	0x0800483b
 8004810:	0800483b 	.word	0x0800483b
 8004814:	0800483b 	.word	0x0800483b
 8004818:	08004833 	.word	0x08004833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800481c:	f7fe f93e 	bl	8002a9c <HAL_RCC_GetPCLK1Freq>
 8004820:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004822:	e010      	b.n	8004846 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004824:	4b56      	ldr	r3, [pc, #344]	@ (8004980 <UART_SetConfig+0x2f8>)
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004828:	e00d      	b.n	8004846 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800482a:	f7fe f8b7 	bl	800299c <HAL_RCC_GetSysClockFreq>
 800482e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004830:	e009      	b.n	8004846 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004836:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004838:	e005      	b.n	8004846 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800483a:	2300      	movs	r3, #0
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004844:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 812b 	beq.w	8004aa4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	4a4c      	ldr	r2, [pc, #304]	@ (8004984 <UART_SetConfig+0x2fc>)
 8004854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004858:	461a      	mov	r2, r3
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004860:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	4613      	mov	r3, r2
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	4413      	add	r3, r2
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	429a      	cmp	r2, r3
 8004870:	d305      	bcc.n	800487e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	429a      	cmp	r2, r3
 800487c:	d903      	bls.n	8004886 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004884:	e10e      	b.n	8004aa4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	2200      	movs	r2, #0
 800488a:	60bb      	str	r3, [r7, #8]
 800488c:	60fa      	str	r2, [r7, #12]
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	4a3c      	ldr	r2, [pc, #240]	@ (8004984 <UART_SetConfig+0x2fc>)
 8004894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004898:	b29b      	uxth	r3, r3
 800489a:	2200      	movs	r2, #0
 800489c:	603b      	str	r3, [r7, #0]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048a8:	f7fb fcba 	bl	8000220 <__aeabi_uldivmod>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4610      	mov	r0, r2
 80048b2:	4619      	mov	r1, r3
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	020b      	lsls	r3, r1, #8
 80048be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80048c2:	0202      	lsls	r2, r0, #8
 80048c4:	6979      	ldr	r1, [r7, #20]
 80048c6:	6849      	ldr	r1, [r1, #4]
 80048c8:	0849      	lsrs	r1, r1, #1
 80048ca:	2000      	movs	r0, #0
 80048cc:	460c      	mov	r4, r1
 80048ce:	4605      	mov	r5, r0
 80048d0:	eb12 0804 	adds.w	r8, r2, r4
 80048d4:	eb43 0905 	adc.w	r9, r3, r5
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	469a      	mov	sl, r3
 80048e0:	4693      	mov	fp, r2
 80048e2:	4652      	mov	r2, sl
 80048e4:	465b      	mov	r3, fp
 80048e6:	4640      	mov	r0, r8
 80048e8:	4649      	mov	r1, r9
 80048ea:	f7fb fc99 	bl	8000220 <__aeabi_uldivmod>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	4613      	mov	r3, r2
 80048f4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048fc:	d308      	bcc.n	8004910 <UART_SetConfig+0x288>
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004904:	d204      	bcs.n	8004910 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6a3a      	ldr	r2, [r7, #32]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	e0c9      	b.n	8004aa4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004916:	e0c5      	b.n	8004aa4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004920:	d16d      	bne.n	80049fe <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8004922:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004926:	3b01      	subs	r3, #1
 8004928:	2b07      	cmp	r3, #7
 800492a:	d82d      	bhi.n	8004988 <UART_SetConfig+0x300>
 800492c:	a201      	add	r2, pc, #4	@ (adr r2, 8004934 <UART_SetConfig+0x2ac>)
 800492e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004932:	bf00      	nop
 8004934:	08004955 	.word	0x08004955
 8004938:	0800495d 	.word	0x0800495d
 800493c:	08004989 	.word	0x08004989
 8004940:	08004963 	.word	0x08004963
 8004944:	08004989 	.word	0x08004989
 8004948:	08004989 	.word	0x08004989
 800494c:	08004989 	.word	0x08004989
 8004950:	0800496b 	.word	0x0800496b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004954:	f7fe f8b8 	bl	8002ac8 <HAL_RCC_GetPCLK2Freq>
 8004958:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800495a:	e01b      	b.n	8004994 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800495c:	4b08      	ldr	r3, [pc, #32]	@ (8004980 <UART_SetConfig+0x2f8>)
 800495e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004960:	e018      	b.n	8004994 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004962:	f7fe f81b 	bl	800299c <HAL_RCC_GetSysClockFreq>
 8004966:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004968:	e014      	b.n	8004994 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800496a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800496e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004970:	e010      	b.n	8004994 <UART_SetConfig+0x30c>
 8004972:	bf00      	nop
 8004974:	cfff69f3 	.word	0xcfff69f3
 8004978:	40008000 	.word	0x40008000
 800497c:	40013800 	.word	0x40013800
 8004980:	00f42400 	.word	0x00f42400
 8004984:	08008e2c 	.word	0x08008e2c
      default:
        pclk = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004992:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 8084 	beq.w	8004aa4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ad0 <UART_SetConfig+0x448>)
 80049a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049a6:	461a      	mov	r2, r3
 80049a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80049ae:	005a      	lsls	r2, r3, #1
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	085b      	lsrs	r3, r3, #1
 80049b6:	441a      	add	r2, r3
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	2b0f      	cmp	r3, #15
 80049c6:	d916      	bls.n	80049f6 <UART_SetConfig+0x36e>
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049ce:	d212      	bcs.n	80049f6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	f023 030f 	bic.w	r3, r3, #15
 80049d8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	085b      	lsrs	r3, r3, #1
 80049de:	b29b      	uxth	r3, r3
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	b29a      	uxth	r2, r3
 80049e6:	8bfb      	ldrh	r3, [r7, #30]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	8bfa      	ldrh	r2, [r7, #30]
 80049f2:	60da      	str	r2, [r3, #12]
 80049f4:	e056      	b.n	8004aa4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80049fc:	e052      	b.n	8004aa4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a02:	3b01      	subs	r3, #1
 8004a04:	2b07      	cmp	r3, #7
 8004a06:	d822      	bhi.n	8004a4e <UART_SetConfig+0x3c6>
 8004a08:	a201      	add	r2, pc, #4	@ (adr r2, 8004a10 <UART_SetConfig+0x388>)
 8004a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0e:	bf00      	nop
 8004a10:	08004a31 	.word	0x08004a31
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a4f 	.word	0x08004a4f
 8004a1c:	08004a3f 	.word	0x08004a3f
 8004a20:	08004a4f 	.word	0x08004a4f
 8004a24:	08004a4f 	.word	0x08004a4f
 8004a28:	08004a4f 	.word	0x08004a4f
 8004a2c:	08004a47 	.word	0x08004a47
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a30:	f7fe f84a 	bl	8002ac8 <HAL_RCC_GetPCLK2Freq>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a36:	e010      	b.n	8004a5a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a38:	4b26      	ldr	r3, [pc, #152]	@ (8004ad4 <UART_SetConfig+0x44c>)
 8004a3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a3c:	e00d      	b.n	8004a5a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a3e:	f7fd ffad 	bl	800299c <HAL_RCC_GetSysClockFreq>
 8004a42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a44:	e009      	b.n	8004a5a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a4c:	e005      	b.n	8004a5a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004a58:	bf00      	nop
    }

    if (pclk != 0U)
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d021      	beq.n	8004aa4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	4a1a      	ldr	r2, [pc, #104]	@ (8004ad0 <UART_SetConfig+0x448>)
 8004a66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	085b      	lsrs	r3, r3, #1
 8004a78:	441a      	add	r2, r3
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	2b0f      	cmp	r3, #15
 8004a88:	d909      	bls.n	8004a9e <UART_SetConfig+0x416>
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a90:	d205      	bcs.n	8004a9e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a92:	6a3b      	ldr	r3, [r7, #32]
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60da      	str	r2, [r3, #12]
 8004a9c:	e002      	b.n	8004aa4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2200      	movs	r2, #0
 8004abe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ac0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3730      	adds	r7, #48	@ 0x30
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ace:	bf00      	nop
 8004ad0:	08008e2c 	.word	0x08008e2c
 8004ad4:	00f42400 	.word	0x00f42400

08004ad8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00a      	beq.n	8004b02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	430a      	orrs	r2, r1
 8004b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00a      	beq.n	8004b46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4a:	f003 0304 	and.w	r3, r3, #4
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8e:	f003 0320 	and.w	r3, r3, #32
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00a      	beq.n	8004bac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d01a      	beq.n	8004bee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bd6:	d10a      	bne.n	8004bee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	605a      	str	r2, [r3, #4]
  }
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b098      	sub	sp, #96	@ 0x60
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c2c:	f7fc faea 	bl	8001204 <HAL_GetTick>
 8004c30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0308 	and.w	r3, r3, #8
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d12f      	bne.n	8004ca0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f88e 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d022      	beq.n	8004ca0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c62:	e853 3f00 	ldrex	r3, [r3]
 8004c66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c7a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c80:	e841 2300 	strex	r3, r2, [r1]
 8004c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e6      	bne.n	8004c5a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e063      	b.n	8004d68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0304 	and.w	r3, r3, #4
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d149      	bne.n	8004d42 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 f857 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d03c      	beq.n	8004d42 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	e853 3f00 	ldrex	r3, [r3]
 8004cd4:	623b      	str	r3, [r7, #32]
   return(result);
 8004cd6:	6a3b      	ldr	r3, [r7, #32]
 8004cd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ce6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ce8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cee:	e841 2300 	strex	r3, r2, [r1]
 8004cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1e6      	bne.n	8004cc8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3308      	adds	r3, #8
 8004d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	3308      	adds	r3, #8
 8004d18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d1a:	61fa      	str	r2, [r7, #28]
 8004d1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1e:	69b9      	ldr	r1, [r7, #24]
 8004d20:	69fa      	ldr	r2, [r7, #28]
 8004d22:	e841 2300 	strex	r3, r2, [r1]
 8004d26:	617b      	str	r3, [r7, #20]
   return(result);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1e5      	bne.n	8004cfa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e012      	b.n	8004d68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3758      	adds	r7, #88	@ 0x58
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d80:	e04f      	b.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d88:	d04b      	beq.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8a:	f7fc fa3b 	bl	8001204 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d302      	bcc.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e04e      	b.n	8004e42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d037      	beq.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	2b80      	cmp	r3, #128	@ 0x80
 8004db6:	d034      	beq.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	2b40      	cmp	r3, #64	@ 0x40
 8004dbc:	d031      	beq.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	f003 0308 	and.w	r3, r3, #8
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	d110      	bne.n	8004dee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2208      	movs	r2, #8
 8004dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f838 	bl	8004e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2208      	movs	r2, #8
 8004dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e029      	b.n	8004e42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dfc:	d111      	bne.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 f81e 	bl	8004e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e00f      	b.n	8004e42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	bf0c      	ite	eq
 8004e32:	2301      	moveq	r3, #1
 8004e34:	2300      	movne	r3, #0
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	461a      	mov	r2, r3
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d0a0      	beq.n	8004d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b095      	sub	sp, #84	@ 0x54
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e5a:	e853 3f00 	ldrex	r3, [r3]
 8004e5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e78:	e841 2300 	strex	r3, r2, [r1]
 8004e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1e6      	bne.n	8004e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	3308      	adds	r3, #8
 8004e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e9a:	f023 0301 	bic.w	r3, r3, #1
 8004e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	3308      	adds	r3, #8
 8004ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004eb0:	e841 2300 	strex	r3, r2, [r1]
 8004eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1e3      	bne.n	8004e84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d118      	bne.n	8004ef6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	e853 3f00 	ldrex	r3, [r3]
 8004ed0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f023 0310 	bic.w	r3, r3, #16
 8004ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee6:	6979      	ldr	r1, [r7, #20]
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	e841 2300 	strex	r3, r2, [r1]
 8004eee:	613b      	str	r3, [r7, #16]
   return(result);
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1e6      	bne.n	8004ec4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2220      	movs	r2, #32
 8004efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f0a:	bf00      	nop
 8004f0c:	3754      	adds	r7, #84	@ 0x54
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
	...

08004f18 <__NVIC_SetPriority>:
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	6039      	str	r1, [r7, #0]
 8004f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	db0a      	blt.n	8004f42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	490c      	ldr	r1, [pc, #48]	@ (8004f64 <__NVIC_SetPriority+0x4c>)
 8004f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f36:	0112      	lsls	r2, r2, #4
 8004f38:	b2d2      	uxtb	r2, r2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004f40:	e00a      	b.n	8004f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	4908      	ldr	r1, [pc, #32]	@ (8004f68 <__NVIC_SetPriority+0x50>)
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	3b04      	subs	r3, #4
 8004f50:	0112      	lsls	r2, r2, #4
 8004f52:	b2d2      	uxtb	r2, r2
 8004f54:	440b      	add	r3, r1
 8004f56:	761a      	strb	r2, [r3, #24]
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	e000e100 	.word	0xe000e100
 8004f68:	e000ed00 	.word	0xe000ed00

08004f6c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004f70:	4b05      	ldr	r3, [pc, #20]	@ (8004f88 <SysTick_Handler+0x1c>)
 8004f72:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004f74:	f001 fd82 	bl	8006a7c <xTaskGetSchedulerState>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d001      	beq.n	8004f82 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004f7e:	f002 fb7b 	bl	8007678 <xPortSysTickHandler>
  }
}
 8004f82:	bf00      	nop
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	e000e010 	.word	0xe000e010

08004f8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004f90:	2100      	movs	r1, #0
 8004f92:	f06f 0004 	mvn.w	r0, #4
 8004f96:	f7ff ffbf 	bl	8004f18 <__NVIC_SetPriority>
#endif
}
 8004f9a:	bf00      	nop
 8004f9c:	bd80      	pop	{r7, pc}
	...

08004fa0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fa6:	f3ef 8305 	mrs	r3, IPSR
 8004faa:	603b      	str	r3, [r7, #0]
  return(result);
 8004fac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004fb2:	f06f 0305 	mvn.w	r3, #5
 8004fb6:	607b      	str	r3, [r7, #4]
 8004fb8:	e00c      	b.n	8004fd4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004fba:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe4 <osKernelInitialize+0x44>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d105      	bne.n	8004fce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004fc2:	4b08      	ldr	r3, [pc, #32]	@ (8004fe4 <osKernelInitialize+0x44>)
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	607b      	str	r3, [r7, #4]
 8004fcc:	e002      	b.n	8004fd4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004fce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004fd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004fd4:	687b      	ldr	r3, [r7, #4]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	2000021c 	.word	0x2000021c

08004fe8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fee:	f3ef 8305 	mrs	r3, IPSR
 8004ff2:	603b      	str	r3, [r7, #0]
  return(result);
 8004ff4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004ffa:	f06f 0305 	mvn.w	r3, #5
 8004ffe:	607b      	str	r3, [r7, #4]
 8005000:	e010      	b.n	8005024 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005002:	4b0b      	ldr	r3, [pc, #44]	@ (8005030 <osKernelStart+0x48>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d109      	bne.n	800501e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800500a:	f7ff ffbf 	bl	8004f8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800500e:	4b08      	ldr	r3, [pc, #32]	@ (8005030 <osKernelStart+0x48>)
 8005010:	2202      	movs	r2, #2
 8005012:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005014:	f001 f8ce 	bl	80061b4 <vTaskStartScheduler>
      stat = osOK;
 8005018:	2300      	movs	r3, #0
 800501a:	607b      	str	r3, [r7, #4]
 800501c:	e002      	b.n	8005024 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800501e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005022:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005024:	687b      	ldr	r3, [r7, #4]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	2000021c 	.word	0x2000021c

08005034 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005034:	b580      	push	{r7, lr}
 8005036:	b08e      	sub	sp, #56	@ 0x38
 8005038:	af04      	add	r7, sp, #16
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005044:	f3ef 8305 	mrs	r3, IPSR
 8005048:	617b      	str	r3, [r7, #20]
  return(result);
 800504a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800504c:	2b00      	cmp	r3, #0
 800504e:	d17e      	bne.n	800514e <osThreadNew+0x11a>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d07b      	beq.n	800514e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005056:	2380      	movs	r3, #128	@ 0x80
 8005058:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800505a:	2318      	movs	r3, #24
 800505c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800505e:	2300      	movs	r3, #0
 8005060:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005062:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005066:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d045      	beq.n	80050fa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <osThreadNew+0x48>
        name = attr->name;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d008      	beq.n	80050a2 <osThreadNew+0x6e>
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	2b38      	cmp	r3, #56	@ 0x38
 8005094:	d805      	bhi.n	80050a2 <osThreadNew+0x6e>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <osThreadNew+0x72>
        return (NULL);
 80050a2:	2300      	movs	r3, #0
 80050a4:	e054      	b.n	8005150 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	089b      	lsrs	r3, r3, #2
 80050b4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00e      	beq.n	80050dc <osThreadNew+0xa8>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2ba7      	cmp	r3, #167	@ 0xa7
 80050c4:	d90a      	bls.n	80050dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d006      	beq.n	80050dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <osThreadNew+0xa8>
        mem = 1;
 80050d6:	2301      	movs	r3, #1
 80050d8:	61bb      	str	r3, [r7, #24]
 80050da:	e010      	b.n	80050fe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10c      	bne.n	80050fe <osThreadNew+0xca>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d108      	bne.n	80050fe <osThreadNew+0xca>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d104      	bne.n	80050fe <osThreadNew+0xca>
          mem = 0;
 80050f4:	2300      	movs	r3, #0
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	e001      	b.n	80050fe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80050fa:	2300      	movs	r3, #0
 80050fc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d110      	bne.n	8005126 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800510c:	9202      	str	r2, [sp, #8]
 800510e:	9301      	str	r3, [sp, #4]
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	6a3a      	ldr	r2, [r7, #32]
 8005118:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 fe56 	bl	8005dcc <xTaskCreateStatic>
 8005120:	4603      	mov	r3, r0
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	e013      	b.n	800514e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d110      	bne.n	800514e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	b29a      	uxth	r2, r3
 8005130:	f107 0310 	add.w	r3, r7, #16
 8005134:	9301      	str	r3, [sp, #4]
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 fea4 	bl	8005e8c <xTaskCreate>
 8005144:	4603      	mov	r3, r0
 8005146:	2b01      	cmp	r3, #1
 8005148:	d001      	beq.n	800514e <osThreadNew+0x11a>
            hTask = NULL;
 800514a:	2300      	movs	r3, #0
 800514c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800514e:	693b      	ldr	r3, [r7, #16]
}
 8005150:	4618      	mov	r0, r3
 8005152:	3728      	adds	r7, #40	@ 0x28
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005160:	f3ef 8305 	mrs	r3, IPSR
 8005164:	60bb      	str	r3, [r7, #8]
  return(result);
 8005166:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <osDelay+0x1c>
    stat = osErrorISR;
 800516c:	f06f 0305 	mvn.w	r3, #5
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	e007      	b.n	8005184 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005174:	2300      	movs	r3, #0
 8005176:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <osDelay+0x2c>
      vTaskDelay(ticks);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 ffe2 	bl	8006148 <vTaskDelay>
    }
  }

  return (stat);
 8005184:	68fb      	ldr	r3, [r7, #12]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4a07      	ldr	r2, [pc, #28]	@ (80051bc <vApplicationGetIdleTaskMemory+0x2c>)
 80051a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	4a06      	ldr	r2, [pc, #24]	@ (80051c0 <vApplicationGetIdleTaskMemory+0x30>)
 80051a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2280      	movs	r2, #128	@ 0x80
 80051ac:	601a      	str	r2, [r3, #0]
}
 80051ae:	bf00      	nop
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	20000220 	.word	0x20000220
 80051c0:	200002c8 	.word	0x200002c8

080051c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a07      	ldr	r2, [pc, #28]	@ (80051f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80051d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	4a06      	ldr	r2, [pc, #24]	@ (80051f4 <vApplicationGetTimerTaskMemory+0x30>)
 80051da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80051e2:	601a      	str	r2, [r3, #0]
}
 80051e4:	bf00      	nop
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr
 80051f0:	200004c8 	.word	0x200004c8
 80051f4:	20000570 	.word	0x20000570

080051f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f103 0208 	add.w	r2, r3, #8
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005210:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f103 0208 	add.w	r2, r3, #8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f103 0208 	add.w	r2, r3, #8
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005252:	b480      	push	{r7}
 8005254:	b085      	sub	sp, #20
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	1c5a      	adds	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	601a      	str	r2, [r3, #0]
}
 800528e:	bf00      	nop
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800529a:	b480      	push	{r7}
 800529c:	b085      	sub	sp, #20
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052b0:	d103      	bne.n	80052ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	e00c      	b.n	80052d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	3308      	adds	r3, #8
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	e002      	b.n	80052c8 <vListInsert+0x2e>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d2f6      	bcs.n	80052c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	601a      	str	r2, [r3, #0]
}
 8005300:	bf00      	nop
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	6892      	ldr	r2, [r2, #8]
 8005322:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6852      	ldr	r2, [r2, #4]
 800532c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	429a      	cmp	r2, r3
 8005336:	d103      	bne.n	8005340 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	1e5a      	subs	r2, r3, #1
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
}
 8005354:	4618      	mov	r0, r3
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10b      	bne.n	800538c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800538c:	f002 f8e4 	bl	8007558 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005398:	68f9      	ldr	r1, [r7, #12]
 800539a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800539c:	fb01 f303 	mul.w	r3, r1, r3
 80053a0:	441a      	add	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053bc:	3b01      	subs	r3, #1
 80053be:	68f9      	ldr	r1, [r7, #12]
 80053c0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80053c2:	fb01 f303 	mul.w	r3, r1, r3
 80053c6:	441a      	add	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	22ff      	movs	r2, #255	@ 0xff
 80053d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	22ff      	movs	r2, #255	@ 0xff
 80053d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d114      	bne.n	800540c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d01a      	beq.n	8005420 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	3310      	adds	r3, #16
 80053ee:	4618      	mov	r0, r3
 80053f0:	f001 f97e 	bl	80066f0 <xTaskRemoveFromEventList>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d012      	beq.n	8005420 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80053fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005430 <xQueueGenericReset+0xd0>)
 80053fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	e009      	b.n	8005420 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3310      	adds	r3, #16
 8005410:	4618      	mov	r0, r3
 8005412:	f7ff fef1 	bl	80051f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3324      	adds	r3, #36	@ 0x24
 800541a:	4618      	mov	r0, r3
 800541c:	f7ff feec 	bl	80051f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005420:	f002 f8cc 	bl	80075bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005424:	2301      	movs	r3, #1
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	e000ed04 	.word	0xe000ed04

08005434 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08e      	sub	sp, #56	@ 0x38
 8005438:	af02      	add	r7, sp, #8
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
 8005440:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10b      	bne.n	800547e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005478:	bf00      	nop
 800547a:	bf00      	nop
 800547c:	e7fd      	b.n	800547a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d002      	beq.n	800548a <xQueueGenericCreateStatic+0x56>
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <xQueueGenericCreateStatic+0x5a>
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <xQueueGenericCreateStatic+0x5c>
 800548e:	2300      	movs	r3, #0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10b      	bne.n	80054ac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005498:	f383 8811 	msr	BASEPRI, r3
 800549c:	f3bf 8f6f 	isb	sy
 80054a0:	f3bf 8f4f 	dsb	sy
 80054a4:	623b      	str	r3, [r7, #32]
}
 80054a6:	bf00      	nop
 80054a8:	bf00      	nop
 80054aa:	e7fd      	b.n	80054a8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d102      	bne.n	80054b8 <xQueueGenericCreateStatic+0x84>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d101      	bne.n	80054bc <xQueueGenericCreateStatic+0x88>
 80054b8:	2301      	movs	r3, #1
 80054ba:	e000      	b.n	80054be <xQueueGenericCreateStatic+0x8a>
 80054bc:	2300      	movs	r3, #0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10b      	bne.n	80054da <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80054c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c6:	f383 8811 	msr	BASEPRI, r3
 80054ca:	f3bf 8f6f 	isb	sy
 80054ce:	f3bf 8f4f 	dsb	sy
 80054d2:	61fb      	str	r3, [r7, #28]
}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	e7fd      	b.n	80054d6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80054da:	2350      	movs	r3, #80	@ 0x50
 80054dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b50      	cmp	r3, #80	@ 0x50
 80054e2:	d00b      	beq.n	80054fc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80054e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e8:	f383 8811 	msr	BASEPRI, r3
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	61bb      	str	r3, [r7, #24]
}
 80054f6:	bf00      	nop
 80054f8:	bf00      	nop
 80054fa:	e7fd      	b.n	80054f8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80054fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00d      	beq.n	8005524 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005510:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 f840 	bl	80055a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005526:	4618      	mov	r0, r3
 8005528:	3730      	adds	r7, #48	@ 0x30
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800552e:	b580      	push	{r7, lr}
 8005530:	b08a      	sub	sp, #40	@ 0x28
 8005532:	af02      	add	r7, sp, #8
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	4613      	mov	r3, r2
 800553a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10b      	bne.n	800555a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005546:	f383 8811 	msr	BASEPRI, r3
 800554a:	f3bf 8f6f 	isb	sy
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	613b      	str	r3, [r7, #16]
}
 8005554:	bf00      	nop
 8005556:	bf00      	nop
 8005558:	e7fd      	b.n	8005556 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	3350      	adds	r3, #80	@ 0x50
 8005568:	4618      	mov	r0, r3
 800556a:	f002 f917 	bl	800779c <pvPortMalloc>
 800556e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d011      	beq.n	800559a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	3350      	adds	r3, #80	@ 0x50
 800557e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005588:	79fa      	ldrb	r2, [r7, #7]
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	4613      	mov	r3, r2
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f805 	bl	80055a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800559a:	69bb      	ldr	r3, [r7, #24]
	}
 800559c:	4618      	mov	r0, r3
 800559e:	3720      	adds	r7, #32
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
 80055b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d103      	bne.n	80055c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e002      	b.n	80055c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055d2:	2101      	movs	r1, #1
 80055d4:	69b8      	ldr	r0, [r7, #24]
 80055d6:	f7ff fec3 	bl	8005360 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	78fa      	ldrb	r2, [r7, #3]
 80055de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80055e2:	bf00      	nop
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b08e      	sub	sp, #56	@ 0x38
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80055fa:	2300      	movs	r3, #0
 80055fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10b      	bne.n	8005620 <xQueueGenericSend+0x34>
	__asm volatile
 8005608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800560c:	f383 8811 	msr	BASEPRI, r3
 8005610:	f3bf 8f6f 	isb	sy
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800561a:	bf00      	nop
 800561c:	bf00      	nop
 800561e:	e7fd      	b.n	800561c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d103      	bne.n	800562e <xQueueGenericSend+0x42>
 8005626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <xQueueGenericSend+0x46>
 800562e:	2301      	movs	r3, #1
 8005630:	e000      	b.n	8005634 <xQueueGenericSend+0x48>
 8005632:	2300      	movs	r3, #0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10b      	bne.n	8005650 <xQueueGenericSend+0x64>
	__asm volatile
 8005638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563c:	f383 8811 	msr	BASEPRI, r3
 8005640:	f3bf 8f6f 	isb	sy
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800564a:	bf00      	nop
 800564c:	bf00      	nop
 800564e:	e7fd      	b.n	800564c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2b02      	cmp	r3, #2
 8005654:	d103      	bne.n	800565e <xQueueGenericSend+0x72>
 8005656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800565a:	2b01      	cmp	r3, #1
 800565c:	d101      	bne.n	8005662 <xQueueGenericSend+0x76>
 800565e:	2301      	movs	r3, #1
 8005660:	e000      	b.n	8005664 <xQueueGenericSend+0x78>
 8005662:	2300      	movs	r3, #0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10b      	bne.n	8005680 <xQueueGenericSend+0x94>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	623b      	str	r3, [r7, #32]
}
 800567a:	bf00      	nop
 800567c:	bf00      	nop
 800567e:	e7fd      	b.n	800567c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005680:	f001 f9fc 	bl	8006a7c <xTaskGetSchedulerState>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <xQueueGenericSend+0xa4>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d101      	bne.n	8005694 <xQueueGenericSend+0xa8>
 8005690:	2301      	movs	r3, #1
 8005692:	e000      	b.n	8005696 <xQueueGenericSend+0xaa>
 8005694:	2300      	movs	r3, #0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10b      	bne.n	80056b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800569a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569e:	f383 8811 	msr	BASEPRI, r3
 80056a2:	f3bf 8f6f 	isb	sy
 80056a6:	f3bf 8f4f 	dsb	sy
 80056aa:	61fb      	str	r3, [r7, #28]
}
 80056ac:	bf00      	nop
 80056ae:	bf00      	nop
 80056b0:	e7fd      	b.n	80056ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056b2:	f001 ff51 	bl	8007558 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056be:	429a      	cmp	r2, r3
 80056c0:	d302      	bcc.n	80056c8 <xQueueGenericSend+0xdc>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d129      	bne.n	800571c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	68b9      	ldr	r1, [r7, #8]
 80056cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80056ce:	f000 fa0f 	bl	8005af0 <prvCopyDataToQueue>
 80056d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d010      	beq.n	80056fe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	3324      	adds	r3, #36	@ 0x24
 80056e0:	4618      	mov	r0, r3
 80056e2:	f001 f805 	bl	80066f0 <xTaskRemoveFromEventList>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d013      	beq.n	8005714 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80056ec:	4b3f      	ldr	r3, [pc, #252]	@ (80057ec <xQueueGenericSend+0x200>)
 80056ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056f2:	601a      	str	r2, [r3, #0]
 80056f4:	f3bf 8f4f 	dsb	sy
 80056f8:	f3bf 8f6f 	isb	sy
 80056fc:	e00a      	b.n	8005714 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	2b00      	cmp	r3, #0
 8005702:	d007      	beq.n	8005714 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005704:	4b39      	ldr	r3, [pc, #228]	@ (80057ec <xQueueGenericSend+0x200>)
 8005706:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570a:	601a      	str	r2, [r3, #0]
 800570c:	f3bf 8f4f 	dsb	sy
 8005710:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005714:	f001 ff52 	bl	80075bc <vPortExitCritical>
				return pdPASS;
 8005718:	2301      	movs	r3, #1
 800571a:	e063      	b.n	80057e4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d103      	bne.n	800572a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005722:	f001 ff4b 	bl	80075bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005726:	2300      	movs	r3, #0
 8005728:	e05c      	b.n	80057e4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800572a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800572c:	2b00      	cmp	r3, #0
 800572e:	d106      	bne.n	800573e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005730:	f107 0314 	add.w	r3, r7, #20
 8005734:	4618      	mov	r0, r3
 8005736:	f001 f83f 	bl	80067b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800573a:	2301      	movs	r3, #1
 800573c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800573e:	f001 ff3d 	bl	80075bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005742:	f000 fda7 	bl	8006294 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005746:	f001 ff07 	bl	8007558 <vPortEnterCritical>
 800574a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005750:	b25b      	sxtb	r3, r3
 8005752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005756:	d103      	bne.n	8005760 <xQueueGenericSend+0x174>
 8005758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575a:	2200      	movs	r2, #0
 800575c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005762:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005766:	b25b      	sxtb	r3, r3
 8005768:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800576c:	d103      	bne.n	8005776 <xQueueGenericSend+0x18a>
 800576e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005776:	f001 ff21 	bl	80075bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800577a:	1d3a      	adds	r2, r7, #4
 800577c:	f107 0314 	add.w	r3, r7, #20
 8005780:	4611      	mov	r1, r2
 8005782:	4618      	mov	r0, r3
 8005784:	f001 f82e 	bl	80067e4 <xTaskCheckForTimeOut>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d124      	bne.n	80057d8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800578e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005790:	f000 faa6 	bl	8005ce0 <prvIsQueueFull>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d018      	beq.n	80057cc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	3310      	adds	r3, #16
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	4611      	mov	r1, r2
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 ff52 	bl	800664c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80057a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057aa:	f000 fa31 	bl	8005c10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80057ae:	f000 fd7f 	bl	80062b0 <xTaskResumeAll>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f47f af7c 	bne.w	80056b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80057ba:	4b0c      	ldr	r3, [pc, #48]	@ (80057ec <xQueueGenericSend+0x200>)
 80057bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	f3bf 8f6f 	isb	sy
 80057ca:	e772      	b.n	80056b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057ce:	f000 fa1f 	bl	8005c10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057d2:	f000 fd6d 	bl	80062b0 <xTaskResumeAll>
 80057d6:	e76c      	b.n	80056b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80057d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057da:	f000 fa19 	bl	8005c10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057de:	f000 fd67 	bl	80062b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80057e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3738      	adds	r7, #56	@ 0x38
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	e000ed04 	.word	0xe000ed04

080057f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b090      	sub	sp, #64	@ 0x40
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
 80057fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10b      	bne.n	8005820 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800580c:	f383 8811 	msr	BASEPRI, r3
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800581a:	bf00      	nop
 800581c:	bf00      	nop
 800581e:	e7fd      	b.n	800581c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <xQueueGenericSendFromISR+0x3e>
 8005826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <xQueueGenericSendFromISR+0x42>
 800582e:	2301      	movs	r3, #1
 8005830:	e000      	b.n	8005834 <xQueueGenericSendFromISR+0x44>
 8005832:	2300      	movs	r3, #0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800584a:	bf00      	nop
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2b02      	cmp	r3, #2
 8005854:	d103      	bne.n	800585e <xQueueGenericSendFromISR+0x6e>
 8005856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585a:	2b01      	cmp	r3, #1
 800585c:	d101      	bne.n	8005862 <xQueueGenericSendFromISR+0x72>
 800585e:	2301      	movs	r3, #1
 8005860:	e000      	b.n	8005864 <xQueueGenericSendFromISR+0x74>
 8005862:	2300      	movs	r3, #0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10b      	bne.n	8005880 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586c:	f383 8811 	msr	BASEPRI, r3
 8005870:	f3bf 8f6f 	isb	sy
 8005874:	f3bf 8f4f 	dsb	sy
 8005878:	623b      	str	r3, [r7, #32]
}
 800587a:	bf00      	nop
 800587c:	bf00      	nop
 800587e:	e7fd      	b.n	800587c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005880:	f001 ff4a 	bl	8007718 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005884:	f3ef 8211 	mrs	r2, BASEPRI
 8005888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	61fa      	str	r2, [r7, #28]
 800589a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800589c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800589e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d302      	bcc.n	80058b2 <xQueueGenericSendFromISR+0xc2>
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d12f      	bne.n	8005912 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80058b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80058c8:	f000 f912 	bl	8005af0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80058cc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058d4:	d112      	bne.n	80058fc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d016      	beq.n	800590c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e0:	3324      	adds	r3, #36	@ 0x24
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 ff04 	bl	80066f0 <xTaskRemoveFromEventList>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00e      	beq.n	800590c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00b      	beq.n	800590c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	e007      	b.n	800590c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80058fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005900:	3301      	adds	r3, #1
 8005902:	b2db      	uxtb	r3, r3
 8005904:	b25a      	sxtb	r2, r3
 8005906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800590c:	2301      	movs	r3, #1
 800590e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005910:	e001      	b.n	8005916 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005912:	2300      	movs	r3, #0
 8005914:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005918:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005920:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005924:	4618      	mov	r0, r3
 8005926:	3740      	adds	r7, #64	@ 0x40
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08c      	sub	sp, #48	@ 0x30
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005938:	2300      	movs	r3, #0
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10b      	bne.n	800595e <xQueueReceive+0x32>
	__asm volatile
 8005946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	623b      	str	r3, [r7, #32]
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	e7fd      	b.n	800595a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d103      	bne.n	800596c <xQueueReceive+0x40>
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005968:	2b00      	cmp	r3, #0
 800596a:	d101      	bne.n	8005970 <xQueueReceive+0x44>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <xQueueReceive+0x46>
 8005970:	2300      	movs	r3, #0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10b      	bne.n	800598e <xQueueReceive+0x62>
	__asm volatile
 8005976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800597a:	f383 8811 	msr	BASEPRI, r3
 800597e:	f3bf 8f6f 	isb	sy
 8005982:	f3bf 8f4f 	dsb	sy
 8005986:	61fb      	str	r3, [r7, #28]
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	e7fd      	b.n	800598a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800598e:	f001 f875 	bl	8006a7c <xTaskGetSchedulerState>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d102      	bne.n	800599e <xQueueReceive+0x72>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <xQueueReceive+0x76>
 800599e:	2301      	movs	r3, #1
 80059a0:	e000      	b.n	80059a4 <xQueueReceive+0x78>
 80059a2:	2300      	movs	r3, #0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10b      	bne.n	80059c0 <xQueueReceive+0x94>
	__asm volatile
 80059a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ac:	f383 8811 	msr	BASEPRI, r3
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	61bb      	str	r3, [r7, #24]
}
 80059ba:	bf00      	nop
 80059bc:	bf00      	nop
 80059be:	e7fd      	b.n	80059bc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059c0:	f001 fdca 	bl	8007558 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d01f      	beq.n	8005a10 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059d4:	f000 f8f6 	bl	8005bc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059da:	1e5a      	subs	r2, r3, #1
 80059dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059de:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00f      	beq.n	8005a08 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	3310      	adds	r3, #16
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fe7f 	bl	80066f0 <xTaskRemoveFromEventList>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d007      	beq.n	8005a08 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059f8:	4b3c      	ldr	r3, [pc, #240]	@ (8005aec <xQueueReceive+0x1c0>)
 80059fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a08:	f001 fdd8 	bl	80075bc <vPortExitCritical>
				return pdPASS;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e069      	b.n	8005ae4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d103      	bne.n	8005a1e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a16:	f001 fdd1 	bl	80075bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e062      	b.n	8005ae4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d106      	bne.n	8005a32 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a24:	f107 0310 	add.w	r3, r7, #16
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fec5 	bl	80067b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a32:	f001 fdc3 	bl	80075bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a36:	f000 fc2d 	bl	8006294 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a3a:	f001 fd8d 	bl	8007558 <vPortEnterCritical>
 8005a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a44:	b25b      	sxtb	r3, r3
 8005a46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a4a:	d103      	bne.n	8005a54 <xQueueReceive+0x128>
 8005a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a5a:	b25b      	sxtb	r3, r3
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a60:	d103      	bne.n	8005a6a <xQueueReceive+0x13e>
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a6a:	f001 fda7 	bl	80075bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a6e:	1d3a      	adds	r2, r7, #4
 8005a70:	f107 0310 	add.w	r3, r7, #16
 8005a74:	4611      	mov	r1, r2
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 feb4 	bl	80067e4 <xTaskCheckForTimeOut>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d123      	bne.n	8005aca <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a84:	f000 f916 	bl	8005cb4 <prvIsQueueEmpty>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d017      	beq.n	8005abe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a90:	3324      	adds	r3, #36	@ 0x24
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	4611      	mov	r1, r2
 8005a96:	4618      	mov	r0, r3
 8005a98:	f000 fdd8 	bl	800664c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a9e:	f000 f8b7 	bl	8005c10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005aa2:	f000 fc05 	bl	80062b0 <xTaskResumeAll>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d189      	bne.n	80059c0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005aac:	4b0f      	ldr	r3, [pc, #60]	@ (8005aec <xQueueReceive+0x1c0>)
 8005aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	e780      	b.n	80059c0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ac0:	f000 f8a6 	bl	8005c10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ac4:	f000 fbf4 	bl	80062b0 <xTaskResumeAll>
 8005ac8:	e77a      	b.n	80059c0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005aca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005acc:	f000 f8a0 	bl	8005c10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ad0:	f000 fbee 	bl	80062b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ad4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ad6:	f000 f8ed 	bl	8005cb4 <prvIsQueueEmpty>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f43f af6f 	beq.w	80059c0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ae2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3730      	adds	r7, #48	@ 0x30
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	e000ed04 	.word	0xe000ed04

08005af0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b086      	sub	sp, #24
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005afc:	2300      	movs	r3, #0
 8005afe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10d      	bne.n	8005b2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d14d      	bne.n	8005bb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 ffcc 	bl	8006ab8 <xTaskPriorityDisinherit>
 8005b20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	609a      	str	r2, [r3, #8]
 8005b28:	e043      	b.n	8005bb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d119      	bne.n	8005b64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6858      	ldr	r0, [r3, #4]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b38:	461a      	mov	r2, r3
 8005b3a:	68b9      	ldr	r1, [r7, #8]
 8005b3c:	f002 faff 	bl	800813e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b48:	441a      	add	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d32b      	bcc.n	8005bb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	605a      	str	r2, [r3, #4]
 8005b62:	e026      	b.n	8005bb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	68d8      	ldr	r0, [r3, #12]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	68b9      	ldr	r1, [r7, #8]
 8005b70:	f002 fae5 	bl	800813e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7c:	425b      	negs	r3, r3
 8005b7e:	441a      	add	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d207      	bcs.n	8005ba0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	689a      	ldr	r2, [r3, #8]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b98:	425b      	negs	r3, r3
 8005b9a:	441a      	add	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d105      	bne.n	8005bb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d002      	beq.n	8005bb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	1c5a      	adds	r2, r3, #1
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005bba:	697b      	ldr	r3, [r7, #20]
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d018      	beq.n	8005c08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bde:	441a      	add	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d303      	bcc.n	8005bf8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68d9      	ldr	r1, [r3, #12]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c00:	461a      	mov	r2, r3
 8005c02:	6838      	ldr	r0, [r7, #0]
 8005c04:	f002 fa9b 	bl	800813e <memcpy>
	}
}
 8005c08:	bf00      	nop
 8005c0a:	3708      	adds	r7, #8
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c18:	f001 fc9e 	bl	8007558 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c24:	e011      	b.n	8005c4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d012      	beq.n	8005c54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	3324      	adds	r3, #36	@ 0x24
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fd5c 	bl	80066f0 <xTaskRemoveFromEventList>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c3e:	f000 fe35 	bl	80068ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c42:	7bfb      	ldrb	r3, [r7, #15]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	dce9      	bgt.n	8005c26 <prvUnlockQueue+0x16>
 8005c52:	e000      	b.n	8005c56 <prvUnlockQueue+0x46>
					break;
 8005c54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	22ff      	movs	r2, #255	@ 0xff
 8005c5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005c5e:	f001 fcad 	bl	80075bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c62:	f001 fc79 	bl	8007558 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c6e:	e011      	b.n	8005c94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d012      	beq.n	8005c9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	3310      	adds	r3, #16
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 fd37 	bl	80066f0 <xTaskRemoveFromEventList>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c88:	f000 fe10 	bl	80068ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c8c:	7bbb      	ldrb	r3, [r7, #14]
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	dce9      	bgt.n	8005c70 <prvUnlockQueue+0x60>
 8005c9c:	e000      	b.n	8005ca0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	22ff      	movs	r2, #255	@ 0xff
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005ca8:	f001 fc88 	bl	80075bc <vPortExitCritical>
}
 8005cac:	bf00      	nop
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}

08005cb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cbc:	f001 fc4c 	bl	8007558 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d102      	bne.n	8005cce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	e001      	b.n	8005cd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cd2:	f001 fc73 	bl	80075bc <vPortExitCritical>

	return xReturn;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ce8:	f001 fc36 	bl	8007558 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d102      	bne.n	8005cfe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	60fb      	str	r3, [r7, #12]
 8005cfc:	e001      	b.n	8005d02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d02:	f001 fc5b 	bl	80075bc <vPortExitCritical>

	return xReturn;
 8005d06:	68fb      	ldr	r3, [r7, #12]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
 8005d1e:	e014      	b.n	8005d4a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d20:	4a0f      	ldr	r2, [pc, #60]	@ (8005d60 <vQueueAddToRegistry+0x50>)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10b      	bne.n	8005d44 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d2c:	490c      	ldr	r1, [pc, #48]	@ (8005d60 <vQueueAddToRegistry+0x50>)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	683a      	ldr	r2, [r7, #0]
 8005d32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d36:	4a0a      	ldr	r2, [pc, #40]	@ (8005d60 <vQueueAddToRegistry+0x50>)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	4413      	add	r3, r2
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d42:	e006      	b.n	8005d52 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	3301      	adds	r3, #1
 8005d48:	60fb      	str	r3, [r7, #12]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b07      	cmp	r3, #7
 8005d4e:	d9e7      	bls.n	8005d20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	20000970 	.word	0x20000970

08005d64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d74:	f001 fbf0 	bl	8007558 <vPortEnterCritical>
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d7e:	b25b      	sxtb	r3, r3
 8005d80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d84:	d103      	bne.n	8005d8e <vQueueWaitForMessageRestricted+0x2a>
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d94:	b25b      	sxtb	r3, r3
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d9a:	d103      	bne.n	8005da4 <vQueueWaitForMessageRestricted+0x40>
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005da4:	f001 fc0a 	bl	80075bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d106      	bne.n	8005dbe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	3324      	adds	r3, #36	@ 0x24
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fc6d 	bl	8006698 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005dbe:	6978      	ldr	r0, [r7, #20]
 8005dc0:	f7ff ff26 	bl	8005c10 <prvUnlockQueue>
	}
 8005dc4:	bf00      	nop
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08e      	sub	sp, #56	@ 0x38
 8005dd0:	af04      	add	r7, sp, #16
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d10b      	bne.n	8005df8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de4:	f383 8811 	msr	BASEPRI, r3
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	623b      	str	r3, [r7, #32]
}
 8005df2:	bf00      	nop
 8005df4:	bf00      	nop
 8005df6:	e7fd      	b.n	8005df4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10b      	bne.n	8005e16 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	61fb      	str	r3, [r7, #28]
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	e7fd      	b.n	8005e12 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e16:	23a8      	movs	r3, #168	@ 0xa8
 8005e18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	2ba8      	cmp	r3, #168	@ 0xa8
 8005e1e:	d00b      	beq.n	8005e38 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e24:	f383 8811 	msr	BASEPRI, r3
 8005e28:	f3bf 8f6f 	isb	sy
 8005e2c:	f3bf 8f4f 	dsb	sy
 8005e30:	61bb      	str	r3, [r7, #24]
}
 8005e32:	bf00      	nop
 8005e34:	bf00      	nop
 8005e36:	e7fd      	b.n	8005e34 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e38:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d01e      	beq.n	8005e7e <xTaskCreateStatic+0xb2>
 8005e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d01b      	beq.n	8005e7e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e48:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e4e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e58:	2300      	movs	r3, #0
 8005e5a:	9303      	str	r3, [sp, #12]
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5e:	9302      	str	r3, [sp, #8]
 8005e60:	f107 0314 	add.w	r3, r7, #20
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f851 	bl	8005f18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e78:	f000 f8f6 	bl	8006068 <prvAddNewTaskToReadyList>
 8005e7c:	e001      	b.n	8005e82 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e82:	697b      	ldr	r3, [r7, #20]
	}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3728      	adds	r7, #40	@ 0x28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b08c      	sub	sp, #48	@ 0x30
 8005e90:	af04      	add	r7, sp, #16
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e9c:	88fb      	ldrh	r3, [r7, #6]
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f001 fc7b 	bl	800779c <pvPortMalloc>
 8005ea6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00e      	beq.n	8005ecc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005eae:	20a8      	movs	r0, #168	@ 0xa8
 8005eb0:	f001 fc74 	bl	800779c <pvPortMalloc>
 8005eb4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ec2:	e005      	b.n	8005ed0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ec4:	6978      	ldr	r0, [r7, #20]
 8005ec6:	f001 fd37 	bl	8007938 <vPortFree>
 8005eca:	e001      	b.n	8005ed0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d017      	beq.n	8005f06 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005ede:	88fa      	ldrh	r2, [r7, #6]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	9303      	str	r3, [sp, #12]
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	9302      	str	r3, [sp, #8]
 8005ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eea:	9301      	str	r3, [sp, #4]
 8005eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 f80f 	bl	8005f18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005efa:	69f8      	ldr	r0, [r7, #28]
 8005efc:	f000 f8b4 	bl	8006068 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f00:	2301      	movs	r3, #1
 8005f02:	61bb      	str	r3, [r7, #24]
 8005f04:	e002      	b.n	8005f0c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f0a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f0c:	69bb      	ldr	r3, [r7, #24]
	}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3720      	adds	r7, #32
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
	...

08005f18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b088      	sub	sp, #32
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
 8005f24:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	461a      	mov	r2, r3
 8005f30:	21a5      	movs	r1, #165	@ 0xa5
 8005f32:	f002 f82b 	bl	8007f8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f40:	3b01      	subs	r3, #1
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	f023 0307 	bic.w	r3, r3, #7
 8005f4e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00b      	beq.n	8005f72 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	617b      	str	r3, [r7, #20]
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01f      	beq.n	8005fb8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f78:	2300      	movs	r3, #0
 8005f7a:	61fb      	str	r3, [r7, #28]
 8005f7c:	e012      	b.n	8005fa4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	4413      	add	r3, r2
 8005f84:	7819      	ldrb	r1, [r3, #0]
 8005f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	3334      	adds	r3, #52	@ 0x34
 8005f8e:	460a      	mov	r2, r1
 8005f90:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	4413      	add	r3, r2
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d006      	beq.n	8005fac <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	61fb      	str	r3, [r7, #28]
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	2b0f      	cmp	r3, #15
 8005fa8:	d9e9      	bls.n	8005f7e <prvInitialiseNewTask+0x66>
 8005faa:	e000      	b.n	8005fae <prvInitialiseNewTask+0x96>
			{
				break;
 8005fac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fb6:	e003      	b.n	8005fc0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc2:	2b37      	cmp	r3, #55	@ 0x37
 8005fc4:	d901      	bls.n	8005fca <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005fc6:	2337      	movs	r3, #55	@ 0x37
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fce:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fd4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd8:	2200      	movs	r2, #0
 8005fda:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fde:	3304      	adds	r3, #4
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7ff f929 	bl	8005238 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe8:	3318      	adds	r3, #24
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff f924 	bl	8005238 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ff4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006004:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006008:	2200      	movs	r2, #0
 800600a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	2200      	movs	r2, #0
 8006012:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	3354      	adds	r3, #84	@ 0x54
 800601a:	224c      	movs	r2, #76	@ 0x4c
 800601c:	2100      	movs	r1, #0
 800601e:	4618      	mov	r0, r3
 8006020:	f001 ffb4 	bl	8007f8c <memset>
 8006024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006026:	4a0d      	ldr	r2, [pc, #52]	@ (800605c <prvInitialiseNewTask+0x144>)
 8006028:	659a      	str	r2, [r3, #88]	@ 0x58
 800602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602c:	4a0c      	ldr	r2, [pc, #48]	@ (8006060 <prvInitialiseNewTask+0x148>)
 800602e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006032:	4a0c      	ldr	r2, [pc, #48]	@ (8006064 <prvInitialiseNewTask+0x14c>)
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006036:	683a      	ldr	r2, [r7, #0]
 8006038:	68f9      	ldr	r1, [r7, #12]
 800603a:	69b8      	ldr	r0, [r7, #24]
 800603c:	f001 f95a 	bl	80072f4 <pxPortInitialiseStack>
 8006040:	4602      	mov	r2, r0
 8006042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006044:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800604c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006050:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006052:	bf00      	nop
 8006054:	3720      	adds	r7, #32
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20001c04 	.word	0x20001c04
 8006060:	20001c6c 	.word	0x20001c6c
 8006064:	20001cd4 	.word	0x20001cd4

08006068 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006070:	f001 fa72 	bl	8007558 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006074:	4b2d      	ldr	r3, [pc, #180]	@ (800612c <prvAddNewTaskToReadyList+0xc4>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	4a2c      	ldr	r2, [pc, #176]	@ (800612c <prvAddNewTaskToReadyList+0xc4>)
 800607c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800607e:	4b2c      	ldr	r3, [pc, #176]	@ (8006130 <prvAddNewTaskToReadyList+0xc8>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d109      	bne.n	800609a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006086:	4a2a      	ldr	r2, [pc, #168]	@ (8006130 <prvAddNewTaskToReadyList+0xc8>)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800608c:	4b27      	ldr	r3, [pc, #156]	@ (800612c <prvAddNewTaskToReadyList+0xc4>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d110      	bne.n	80060b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006094:	f000 fc2e 	bl	80068f4 <prvInitialiseTaskLists>
 8006098:	e00d      	b.n	80060b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800609a:	4b26      	ldr	r3, [pc, #152]	@ (8006134 <prvAddNewTaskToReadyList+0xcc>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d109      	bne.n	80060b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060a2:	4b23      	ldr	r3, [pc, #140]	@ (8006130 <prvAddNewTaskToReadyList+0xc8>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d802      	bhi.n	80060b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006130 <prvAddNewTaskToReadyList+0xc8>)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060b6:	4b20      	ldr	r3, [pc, #128]	@ (8006138 <prvAddNewTaskToReadyList+0xd0>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	3301      	adds	r3, #1
 80060bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006138 <prvAddNewTaskToReadyList+0xd0>)
 80060be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006138 <prvAddNewTaskToReadyList+0xd0>)
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060cc:	4b1b      	ldr	r3, [pc, #108]	@ (800613c <prvAddNewTaskToReadyList+0xd4>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d903      	bls.n	80060dc <prvAddNewTaskToReadyList+0x74>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <prvAddNewTaskToReadyList+0xd4>)
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e0:	4613      	mov	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4a15      	ldr	r2, [pc, #84]	@ (8006140 <prvAddNewTaskToReadyList+0xd8>)
 80060ea:	441a      	add	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	3304      	adds	r3, #4
 80060f0:	4619      	mov	r1, r3
 80060f2:	4610      	mov	r0, r2
 80060f4:	f7ff f8ad 	bl	8005252 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80060f8:	f001 fa60 	bl	80075bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80060fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006134 <prvAddNewTaskToReadyList+0xcc>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00e      	beq.n	8006122 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006104:	4b0a      	ldr	r3, [pc, #40]	@ (8006130 <prvAddNewTaskToReadyList+0xc8>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610e:	429a      	cmp	r2, r3
 8006110:	d207      	bcs.n	8006122 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006112:	4b0c      	ldr	r3, [pc, #48]	@ (8006144 <prvAddNewTaskToReadyList+0xdc>)
 8006114:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006118:	601a      	str	r2, [r3, #0]
 800611a:	f3bf 8f4f 	dsb	sy
 800611e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006122:	bf00      	nop
 8006124:	3708      	adds	r7, #8
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	20000e84 	.word	0x20000e84
 8006130:	200009b0 	.word	0x200009b0
 8006134:	20000e90 	.word	0x20000e90
 8006138:	20000ea0 	.word	0x20000ea0
 800613c:	20000e8c 	.word	0x20000e8c
 8006140:	200009b4 	.word	0x200009b4
 8006144:	e000ed04 	.word	0xe000ed04

08006148 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006150:	2300      	movs	r3, #0
 8006152:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d018      	beq.n	800618c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800615a:	4b14      	ldr	r3, [pc, #80]	@ (80061ac <vTaskDelay+0x64>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00b      	beq.n	800617a <vTaskDelay+0x32>
	__asm volatile
 8006162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006166:	f383 8811 	msr	BASEPRI, r3
 800616a:	f3bf 8f6f 	isb	sy
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	60bb      	str	r3, [r7, #8]
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	e7fd      	b.n	8006176 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800617a:	f000 f88b 	bl	8006294 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800617e:	2100      	movs	r1, #0
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 fd09 	bl	8006b98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006186:	f000 f893 	bl	80062b0 <xTaskResumeAll>
 800618a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d107      	bne.n	80061a2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006192:	4b07      	ldr	r3, [pc, #28]	@ (80061b0 <vTaskDelay+0x68>)
 8006194:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061a2:	bf00      	nop
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000eac 	.word	0x20000eac
 80061b0:	e000ed04 	.word	0xe000ed04

080061b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b08a      	sub	sp, #40	@ 0x28
 80061b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061ba:	2300      	movs	r3, #0
 80061bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061be:	2300      	movs	r3, #0
 80061c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061c2:	463a      	mov	r2, r7
 80061c4:	1d39      	adds	r1, r7, #4
 80061c6:	f107 0308 	add.w	r3, r7, #8
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7fe ffe0 	bl	8005190 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061d0:	6839      	ldr	r1, [r7, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	9202      	str	r2, [sp, #8]
 80061d8:	9301      	str	r3, [sp, #4]
 80061da:	2300      	movs	r3, #0
 80061dc:	9300      	str	r3, [sp, #0]
 80061de:	2300      	movs	r3, #0
 80061e0:	460a      	mov	r2, r1
 80061e2:	4924      	ldr	r1, [pc, #144]	@ (8006274 <vTaskStartScheduler+0xc0>)
 80061e4:	4824      	ldr	r0, [pc, #144]	@ (8006278 <vTaskStartScheduler+0xc4>)
 80061e6:	f7ff fdf1 	bl	8005dcc <xTaskCreateStatic>
 80061ea:	4603      	mov	r3, r0
 80061ec:	4a23      	ldr	r2, [pc, #140]	@ (800627c <vTaskStartScheduler+0xc8>)
 80061ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061f0:	4b22      	ldr	r3, [pc, #136]	@ (800627c <vTaskStartScheduler+0xc8>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d002      	beq.n	80061fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061f8:	2301      	movs	r3, #1
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	e001      	b.n	8006202 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061fe:	2300      	movs	r3, #0
 8006200:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d102      	bne.n	800620e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006208:	f000 fd1a 	bl	8006c40 <xTimerCreateTimerTask>
 800620c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d11b      	bne.n	800624c <vTaskStartScheduler+0x98>
	__asm volatile
 8006214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	613b      	str	r3, [r7, #16]
}
 8006226:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006228:	4b15      	ldr	r3, [pc, #84]	@ (8006280 <vTaskStartScheduler+0xcc>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3354      	adds	r3, #84	@ 0x54
 800622e:	4a15      	ldr	r2, [pc, #84]	@ (8006284 <vTaskStartScheduler+0xd0>)
 8006230:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006232:	4b15      	ldr	r3, [pc, #84]	@ (8006288 <vTaskStartScheduler+0xd4>)
 8006234:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006238:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800623a:	4b14      	ldr	r3, [pc, #80]	@ (800628c <vTaskStartScheduler+0xd8>)
 800623c:	2201      	movs	r2, #1
 800623e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006240:	4b13      	ldr	r3, [pc, #76]	@ (8006290 <vTaskStartScheduler+0xdc>)
 8006242:	2200      	movs	r2, #0
 8006244:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006246:	f001 f8e3 	bl	8007410 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800624a:	e00f      	b.n	800626c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006252:	d10b      	bne.n	800626c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	60fb      	str	r3, [r7, #12]
}
 8006266:	bf00      	nop
 8006268:	bf00      	nop
 800626a:	e7fd      	b.n	8006268 <vTaskStartScheduler+0xb4>
}
 800626c:	bf00      	nop
 800626e:	3718      	adds	r7, #24
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	08008d00 	.word	0x08008d00
 8006278:	080068c5 	.word	0x080068c5
 800627c:	20000ea8 	.word	0x20000ea8
 8006280:	200009b0 	.word	0x200009b0
 8006284:	20000034 	.word	0x20000034
 8006288:	20000ea4 	.word	0x20000ea4
 800628c:	20000e90 	.word	0x20000e90
 8006290:	20000e88 	.word	0x20000e88

08006294 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006294:	b480      	push	{r7}
 8006296:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006298:	4b04      	ldr	r3, [pc, #16]	@ (80062ac <vTaskSuspendAll+0x18>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	3301      	adds	r3, #1
 800629e:	4a03      	ldr	r2, [pc, #12]	@ (80062ac <vTaskSuspendAll+0x18>)
 80062a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80062a2:	bf00      	nop
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	20000eac 	.word	0x20000eac

080062b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80062b6:	2300      	movs	r3, #0
 80062b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80062ba:	2300      	movs	r3, #0
 80062bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80062be:	4b42      	ldr	r3, [pc, #264]	@ (80063c8 <xTaskResumeAll+0x118>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d10b      	bne.n	80062de <xTaskResumeAll+0x2e>
	__asm volatile
 80062c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ca:	f383 8811 	msr	BASEPRI, r3
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f3bf 8f4f 	dsb	sy
 80062d6:	603b      	str	r3, [r7, #0]
}
 80062d8:	bf00      	nop
 80062da:	bf00      	nop
 80062dc:	e7fd      	b.n	80062da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062de:	f001 f93b 	bl	8007558 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062e2:	4b39      	ldr	r3, [pc, #228]	@ (80063c8 <xTaskResumeAll+0x118>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	4a37      	ldr	r2, [pc, #220]	@ (80063c8 <xTaskResumeAll+0x118>)
 80062ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062ec:	4b36      	ldr	r3, [pc, #216]	@ (80063c8 <xTaskResumeAll+0x118>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d162      	bne.n	80063ba <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062f4:	4b35      	ldr	r3, [pc, #212]	@ (80063cc <xTaskResumeAll+0x11c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d05e      	beq.n	80063ba <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062fc:	e02f      	b.n	800635e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062fe:	4b34      	ldr	r3, [pc, #208]	@ (80063d0 <xTaskResumeAll+0x120>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	3318      	adds	r3, #24
 800630a:	4618      	mov	r0, r3
 800630c:	f7fe fffe 	bl	800530c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3304      	adds	r3, #4
 8006314:	4618      	mov	r0, r3
 8006316:	f7fe fff9 	bl	800530c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800631e:	4b2d      	ldr	r3, [pc, #180]	@ (80063d4 <xTaskResumeAll+0x124>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	429a      	cmp	r2, r3
 8006324:	d903      	bls.n	800632e <xTaskResumeAll+0x7e>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	4a2a      	ldr	r2, [pc, #168]	@ (80063d4 <xTaskResumeAll+0x124>)
 800632c:	6013      	str	r3, [r2, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006332:	4613      	mov	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4a27      	ldr	r2, [pc, #156]	@ (80063d8 <xTaskResumeAll+0x128>)
 800633c:	441a      	add	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	3304      	adds	r3, #4
 8006342:	4619      	mov	r1, r3
 8006344:	4610      	mov	r0, r2
 8006346:	f7fe ff84 	bl	8005252 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800634e:	4b23      	ldr	r3, [pc, #140]	@ (80063dc <xTaskResumeAll+0x12c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006354:	429a      	cmp	r2, r3
 8006356:	d302      	bcc.n	800635e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006358:	4b21      	ldr	r3, [pc, #132]	@ (80063e0 <xTaskResumeAll+0x130>)
 800635a:	2201      	movs	r2, #1
 800635c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800635e:	4b1c      	ldr	r3, [pc, #112]	@ (80063d0 <xTaskResumeAll+0x120>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1cb      	bne.n	80062fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800636c:	f000 fb66 	bl	8006a3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006370:	4b1c      	ldr	r3, [pc, #112]	@ (80063e4 <xTaskResumeAll+0x134>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d010      	beq.n	800639e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800637c:	f000 f846 	bl	800640c <xTaskIncrementTick>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006386:	4b16      	ldr	r3, [pc, #88]	@ (80063e0 <xTaskResumeAll+0x130>)
 8006388:	2201      	movs	r2, #1
 800638a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3b01      	subs	r3, #1
 8006390:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1f1      	bne.n	800637c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006398:	4b12      	ldr	r3, [pc, #72]	@ (80063e4 <xTaskResumeAll+0x134>)
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800639e:	4b10      	ldr	r3, [pc, #64]	@ (80063e0 <xTaskResumeAll+0x130>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d009      	beq.n	80063ba <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80063a6:	2301      	movs	r3, #1
 80063a8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80063aa:	4b0f      	ldr	r3, [pc, #60]	@ (80063e8 <xTaskResumeAll+0x138>)
 80063ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063b0:	601a      	str	r2, [r3, #0]
 80063b2:	f3bf 8f4f 	dsb	sy
 80063b6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063ba:	f001 f8ff 	bl	80075bc <vPortExitCritical>

	return xAlreadyYielded;
 80063be:	68bb      	ldr	r3, [r7, #8]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	20000eac 	.word	0x20000eac
 80063cc:	20000e84 	.word	0x20000e84
 80063d0:	20000e44 	.word	0x20000e44
 80063d4:	20000e8c 	.word	0x20000e8c
 80063d8:	200009b4 	.word	0x200009b4
 80063dc:	200009b0 	.word	0x200009b0
 80063e0:	20000e98 	.word	0x20000e98
 80063e4:	20000e94 	.word	0x20000e94
 80063e8:	e000ed04 	.word	0xe000ed04

080063ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80063f2:	4b05      	ldr	r3, [pc, #20]	@ (8006408 <xTaskGetTickCount+0x1c>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80063f8:	687b      	ldr	r3, [r7, #4]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	20000e88 	.word	0x20000e88

0800640c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b086      	sub	sp, #24
 8006410:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006416:	4b4f      	ldr	r3, [pc, #316]	@ (8006554 <xTaskIncrementTick+0x148>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f040 8090 	bne.w	8006540 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006420:	4b4d      	ldr	r3, [pc, #308]	@ (8006558 <xTaskIncrementTick+0x14c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	3301      	adds	r3, #1
 8006426:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006428:	4a4b      	ldr	r2, [pc, #300]	@ (8006558 <xTaskIncrementTick+0x14c>)
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d121      	bne.n	8006478 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006434:	4b49      	ldr	r3, [pc, #292]	@ (800655c <xTaskIncrementTick+0x150>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00b      	beq.n	8006456 <xTaskIncrementTick+0x4a>
	__asm volatile
 800643e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006442:	f383 8811 	msr	BASEPRI, r3
 8006446:	f3bf 8f6f 	isb	sy
 800644a:	f3bf 8f4f 	dsb	sy
 800644e:	603b      	str	r3, [r7, #0]
}
 8006450:	bf00      	nop
 8006452:	bf00      	nop
 8006454:	e7fd      	b.n	8006452 <xTaskIncrementTick+0x46>
 8006456:	4b41      	ldr	r3, [pc, #260]	@ (800655c <xTaskIncrementTick+0x150>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	60fb      	str	r3, [r7, #12]
 800645c:	4b40      	ldr	r3, [pc, #256]	@ (8006560 <xTaskIncrementTick+0x154>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a3e      	ldr	r2, [pc, #248]	@ (800655c <xTaskIncrementTick+0x150>)
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	4a3e      	ldr	r2, [pc, #248]	@ (8006560 <xTaskIncrementTick+0x154>)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	4b3e      	ldr	r3, [pc, #248]	@ (8006564 <xTaskIncrementTick+0x158>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	3301      	adds	r3, #1
 8006470:	4a3c      	ldr	r2, [pc, #240]	@ (8006564 <xTaskIncrementTick+0x158>)
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	f000 fae2 	bl	8006a3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006478:	4b3b      	ldr	r3, [pc, #236]	@ (8006568 <xTaskIncrementTick+0x15c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	429a      	cmp	r2, r3
 8006480:	d349      	bcc.n	8006516 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006482:	4b36      	ldr	r3, [pc, #216]	@ (800655c <xTaskIncrementTick+0x150>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d104      	bne.n	8006496 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800648c:	4b36      	ldr	r3, [pc, #216]	@ (8006568 <xTaskIncrementTick+0x15c>)
 800648e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006492:	601a      	str	r2, [r3, #0]
					break;
 8006494:	e03f      	b.n	8006516 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006496:	4b31      	ldr	r3, [pc, #196]	@ (800655c <xTaskIncrementTick+0x150>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064a6:	693a      	ldr	r2, [r7, #16]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d203      	bcs.n	80064b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006568 <xTaskIncrementTick+0x15c>)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80064b4:	e02f      	b.n	8006516 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	3304      	adds	r3, #4
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7fe ff26 	bl	800530c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d004      	beq.n	80064d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	3318      	adds	r3, #24
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fe ff1d 	bl	800530c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d6:	4b25      	ldr	r3, [pc, #148]	@ (800656c <xTaskIncrementTick+0x160>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d903      	bls.n	80064e6 <xTaskIncrementTick+0xda>
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	4a22      	ldr	r2, [pc, #136]	@ (800656c <xTaskIncrementTick+0x160>)
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ea:	4613      	mov	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4413      	add	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006570 <xTaskIncrementTick+0x164>)
 80064f4:	441a      	add	r2, r3
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	3304      	adds	r3, #4
 80064fa:	4619      	mov	r1, r3
 80064fc:	4610      	mov	r0, r2
 80064fe:	f7fe fea8 	bl	8005252 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006506:	4b1b      	ldr	r3, [pc, #108]	@ (8006574 <xTaskIncrementTick+0x168>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650c:	429a      	cmp	r2, r3
 800650e:	d3b8      	bcc.n	8006482 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006510:	2301      	movs	r3, #1
 8006512:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006514:	e7b5      	b.n	8006482 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006516:	4b17      	ldr	r3, [pc, #92]	@ (8006574 <xTaskIncrementTick+0x168>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800651c:	4914      	ldr	r1, [pc, #80]	@ (8006570 <xTaskIncrementTick+0x164>)
 800651e:	4613      	mov	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	4413      	add	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	440b      	add	r3, r1
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d901      	bls.n	8006532 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800652e:	2301      	movs	r3, #1
 8006530:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006532:	4b11      	ldr	r3, [pc, #68]	@ (8006578 <xTaskIncrementTick+0x16c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d007      	beq.n	800654a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800653a:	2301      	movs	r3, #1
 800653c:	617b      	str	r3, [r7, #20]
 800653e:	e004      	b.n	800654a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006540:	4b0e      	ldr	r3, [pc, #56]	@ (800657c <xTaskIncrementTick+0x170>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	3301      	adds	r3, #1
 8006546:	4a0d      	ldr	r2, [pc, #52]	@ (800657c <xTaskIncrementTick+0x170>)
 8006548:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800654a:	697b      	ldr	r3, [r7, #20]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3718      	adds	r7, #24
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	20000eac 	.word	0x20000eac
 8006558:	20000e88 	.word	0x20000e88
 800655c:	20000e3c 	.word	0x20000e3c
 8006560:	20000e40 	.word	0x20000e40
 8006564:	20000e9c 	.word	0x20000e9c
 8006568:	20000ea4 	.word	0x20000ea4
 800656c:	20000e8c 	.word	0x20000e8c
 8006570:	200009b4 	.word	0x200009b4
 8006574:	200009b0 	.word	0x200009b0
 8006578:	20000e98 	.word	0x20000e98
 800657c:	20000e94 	.word	0x20000e94

08006580 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006586:	4b2b      	ldr	r3, [pc, #172]	@ (8006634 <vTaskSwitchContext+0xb4>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d003      	beq.n	8006596 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800658e:	4b2a      	ldr	r3, [pc, #168]	@ (8006638 <vTaskSwitchContext+0xb8>)
 8006590:	2201      	movs	r2, #1
 8006592:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006594:	e047      	b.n	8006626 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006596:	4b28      	ldr	r3, [pc, #160]	@ (8006638 <vTaskSwitchContext+0xb8>)
 8006598:	2200      	movs	r2, #0
 800659a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800659c:	4b27      	ldr	r3, [pc, #156]	@ (800663c <vTaskSwitchContext+0xbc>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	60fb      	str	r3, [r7, #12]
 80065a2:	e011      	b.n	80065c8 <vTaskSwitchContext+0x48>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d10b      	bne.n	80065c2 <vTaskSwitchContext+0x42>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	607b      	str	r3, [r7, #4]
}
 80065bc:	bf00      	nop
 80065be:	bf00      	nop
 80065c0:	e7fd      	b.n	80065be <vTaskSwitchContext+0x3e>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	3b01      	subs	r3, #1
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	491d      	ldr	r1, [pc, #116]	@ (8006640 <vTaskSwitchContext+0xc0>)
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4613      	mov	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d0e3      	beq.n	80065a4 <vTaskSwitchContext+0x24>
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4613      	mov	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4a16      	ldr	r2, [pc, #88]	@ (8006640 <vTaskSwitchContext+0xc0>)
 80065e8:	4413      	add	r3, r2
 80065ea:	60bb      	str	r3, [r7, #8]
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	605a      	str	r2, [r3, #4]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	3308      	adds	r3, #8
 80065fe:	429a      	cmp	r2, r3
 8006600:	d104      	bne.n	800660c <vTaskSwitchContext+0x8c>
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	605a      	str	r2, [r3, #4]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	4a0c      	ldr	r2, [pc, #48]	@ (8006644 <vTaskSwitchContext+0xc4>)
 8006614:	6013      	str	r3, [r2, #0]
 8006616:	4a09      	ldr	r2, [pc, #36]	@ (800663c <vTaskSwitchContext+0xbc>)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800661c:	4b09      	ldr	r3, [pc, #36]	@ (8006644 <vTaskSwitchContext+0xc4>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3354      	adds	r3, #84	@ 0x54
 8006622:	4a09      	ldr	r2, [pc, #36]	@ (8006648 <vTaskSwitchContext+0xc8>)
 8006624:	6013      	str	r3, [r2, #0]
}
 8006626:	bf00      	nop
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	20000eac 	.word	0x20000eac
 8006638:	20000e98 	.word	0x20000e98
 800663c:	20000e8c 	.word	0x20000e8c
 8006640:	200009b4 	.word	0x200009b4
 8006644:	200009b0 	.word	0x200009b0
 8006648:	20000034 	.word	0x20000034

0800664c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10b      	bne.n	8006674 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	60fb      	str	r3, [r7, #12]
}
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <vTaskPlaceOnEventList+0x48>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	3318      	adds	r3, #24
 800667a:	4619      	mov	r1, r3
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f7fe fe0c 	bl	800529a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006682:	2101      	movs	r1, #1
 8006684:	6838      	ldr	r0, [r7, #0]
 8006686:	f000 fa87 	bl	8006b98 <prvAddCurrentTaskToDelayedList>
}
 800668a:	bf00      	nop
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	200009b0 	.word	0x200009b0

08006698 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10b      	bne.n	80066c2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	617b      	str	r3, [r7, #20]
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	e7fd      	b.n	80066be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066c2:	4b0a      	ldr	r3, [pc, #40]	@ (80066ec <vTaskPlaceOnEventListRestricted+0x54>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3318      	adds	r3, #24
 80066c8:	4619      	mov	r1, r3
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f7fe fdc1 	bl	8005252 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80066d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066da:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	68b8      	ldr	r0, [r7, #8]
 80066e0:	f000 fa5a 	bl	8006b98 <prvAddCurrentTaskToDelayedList>
	}
 80066e4:	bf00      	nop
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	200009b0 	.word	0x200009b0

080066f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10b      	bne.n	800671e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	60fb      	str	r3, [r7, #12]
}
 8006718:	bf00      	nop
 800671a:	bf00      	nop
 800671c:	e7fd      	b.n	800671a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	3318      	adds	r3, #24
 8006722:	4618      	mov	r0, r3
 8006724:	f7fe fdf2 	bl	800530c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006728:	4b1d      	ldr	r3, [pc, #116]	@ (80067a0 <xTaskRemoveFromEventList+0xb0>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d11d      	bne.n	800676c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	3304      	adds	r3, #4
 8006734:	4618      	mov	r0, r3
 8006736:	f7fe fde9 	bl	800530c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800673e:	4b19      	ldr	r3, [pc, #100]	@ (80067a4 <xTaskRemoveFromEventList+0xb4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d903      	bls.n	800674e <xTaskRemoveFromEventList+0x5e>
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674a:	4a16      	ldr	r2, [pc, #88]	@ (80067a4 <xTaskRemoveFromEventList+0xb4>)
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	4a13      	ldr	r2, [pc, #76]	@ (80067a8 <xTaskRemoveFromEventList+0xb8>)
 800675c:	441a      	add	r2, r3
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	3304      	adds	r3, #4
 8006762:	4619      	mov	r1, r3
 8006764:	4610      	mov	r0, r2
 8006766:	f7fe fd74 	bl	8005252 <vListInsertEnd>
 800676a:	e005      	b.n	8006778 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	3318      	adds	r3, #24
 8006770:	4619      	mov	r1, r3
 8006772:	480e      	ldr	r0, [pc, #56]	@ (80067ac <xTaskRemoveFromEventList+0xbc>)
 8006774:	f7fe fd6d 	bl	8005252 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800677c:	4b0c      	ldr	r3, [pc, #48]	@ (80067b0 <xTaskRemoveFromEventList+0xc0>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006782:	429a      	cmp	r2, r3
 8006784:	d905      	bls.n	8006792 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006786:	2301      	movs	r3, #1
 8006788:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800678a:	4b0a      	ldr	r3, [pc, #40]	@ (80067b4 <xTaskRemoveFromEventList+0xc4>)
 800678c:	2201      	movs	r2, #1
 800678e:	601a      	str	r2, [r3, #0]
 8006790:	e001      	b.n	8006796 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006792:	2300      	movs	r3, #0
 8006794:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006796:	697b      	ldr	r3, [r7, #20]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3718      	adds	r7, #24
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	20000eac 	.word	0x20000eac
 80067a4:	20000e8c 	.word	0x20000e8c
 80067a8:	200009b4 	.word	0x200009b4
 80067ac:	20000e44 	.word	0x20000e44
 80067b0:	200009b0 	.word	0x200009b0
 80067b4:	20000e98 	.word	0x20000e98

080067b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067c0:	4b06      	ldr	r3, [pc, #24]	@ (80067dc <vTaskInternalSetTimeOutState+0x24>)
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067c8:	4b05      	ldr	r3, [pc, #20]	@ (80067e0 <vTaskInternalSetTimeOutState+0x28>)
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	605a      	str	r2, [r3, #4]
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	20000e9c 	.word	0x20000e9c
 80067e0:	20000e88 	.word	0x20000e88

080067e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b088      	sub	sp, #32
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10b      	bne.n	800680c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	613b      	str	r3, [r7, #16]
}
 8006806:	bf00      	nop
 8006808:	bf00      	nop
 800680a:	e7fd      	b.n	8006808 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10b      	bne.n	800682a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006816:	f383 8811 	msr	BASEPRI, r3
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	f3bf 8f4f 	dsb	sy
 8006822:	60fb      	str	r3, [r7, #12]
}
 8006824:	bf00      	nop
 8006826:	bf00      	nop
 8006828:	e7fd      	b.n	8006826 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800682a:	f000 fe95 	bl	8007558 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800682e:	4b1d      	ldr	r3, [pc, #116]	@ (80068a4 <xTaskCheckForTimeOut+0xc0>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006846:	d102      	bne.n	800684e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006848:	2300      	movs	r3, #0
 800684a:	61fb      	str	r3, [r7, #28]
 800684c:	e023      	b.n	8006896 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	4b15      	ldr	r3, [pc, #84]	@ (80068a8 <xTaskCheckForTimeOut+0xc4>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d007      	beq.n	800686a <xTaskCheckForTimeOut+0x86>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	429a      	cmp	r2, r3
 8006862:	d302      	bcc.n	800686a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006864:	2301      	movs	r3, #1
 8006866:	61fb      	str	r3, [r7, #28]
 8006868:	e015      	b.n	8006896 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	697a      	ldr	r2, [r7, #20]
 8006870:	429a      	cmp	r2, r3
 8006872:	d20b      	bcs.n	800688c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	1ad2      	subs	r2, r2, r3
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7ff ff99 	bl	80067b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006886:	2300      	movs	r3, #0
 8006888:	61fb      	str	r3, [r7, #28]
 800688a:	e004      	b.n	8006896 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	2200      	movs	r2, #0
 8006890:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006892:	2301      	movs	r3, #1
 8006894:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006896:	f000 fe91 	bl	80075bc <vPortExitCritical>

	return xReturn;
 800689a:	69fb      	ldr	r3, [r7, #28]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3720      	adds	r7, #32
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	20000e88 	.word	0x20000e88
 80068a8:	20000e9c 	.word	0x20000e9c

080068ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80068b0:	4b03      	ldr	r3, [pc, #12]	@ (80068c0 <vTaskMissedYield+0x14>)
 80068b2:	2201      	movs	r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
}
 80068b6:	bf00      	nop
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr
 80068c0:	20000e98 	.word	0x20000e98

080068c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068cc:	f000 f852 	bl	8006974 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068d0:	4b06      	ldr	r3, [pc, #24]	@ (80068ec <prvIdleTask+0x28>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d9f9      	bls.n	80068cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80068d8:	4b05      	ldr	r3, [pc, #20]	@ (80068f0 <prvIdleTask+0x2c>)
 80068da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068de:	601a      	str	r2, [r3, #0]
 80068e0:	f3bf 8f4f 	dsb	sy
 80068e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068e8:	e7f0      	b.n	80068cc <prvIdleTask+0x8>
 80068ea:	bf00      	nop
 80068ec:	200009b4 	.word	0x200009b4
 80068f0:	e000ed04 	.word	0xe000ed04

080068f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068fa:	2300      	movs	r3, #0
 80068fc:	607b      	str	r3, [r7, #4]
 80068fe:	e00c      	b.n	800691a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	4613      	mov	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	4413      	add	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4a12      	ldr	r2, [pc, #72]	@ (8006954 <prvInitialiseTaskLists+0x60>)
 800690c:	4413      	add	r3, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fc72 	bl	80051f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	3301      	adds	r3, #1
 8006918:	607b      	str	r3, [r7, #4]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b37      	cmp	r3, #55	@ 0x37
 800691e:	d9ef      	bls.n	8006900 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006920:	480d      	ldr	r0, [pc, #52]	@ (8006958 <prvInitialiseTaskLists+0x64>)
 8006922:	f7fe fc69 	bl	80051f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006926:	480d      	ldr	r0, [pc, #52]	@ (800695c <prvInitialiseTaskLists+0x68>)
 8006928:	f7fe fc66 	bl	80051f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800692c:	480c      	ldr	r0, [pc, #48]	@ (8006960 <prvInitialiseTaskLists+0x6c>)
 800692e:	f7fe fc63 	bl	80051f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006932:	480c      	ldr	r0, [pc, #48]	@ (8006964 <prvInitialiseTaskLists+0x70>)
 8006934:	f7fe fc60 	bl	80051f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006938:	480b      	ldr	r0, [pc, #44]	@ (8006968 <prvInitialiseTaskLists+0x74>)
 800693a:	f7fe fc5d 	bl	80051f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800693e:	4b0b      	ldr	r3, [pc, #44]	@ (800696c <prvInitialiseTaskLists+0x78>)
 8006940:	4a05      	ldr	r2, [pc, #20]	@ (8006958 <prvInitialiseTaskLists+0x64>)
 8006942:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006944:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <prvInitialiseTaskLists+0x7c>)
 8006946:	4a05      	ldr	r2, [pc, #20]	@ (800695c <prvInitialiseTaskLists+0x68>)
 8006948:	601a      	str	r2, [r3, #0]
}
 800694a:	bf00      	nop
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	200009b4 	.word	0x200009b4
 8006958:	20000e14 	.word	0x20000e14
 800695c:	20000e28 	.word	0x20000e28
 8006960:	20000e44 	.word	0x20000e44
 8006964:	20000e58 	.word	0x20000e58
 8006968:	20000e70 	.word	0x20000e70
 800696c:	20000e3c 	.word	0x20000e3c
 8006970:	20000e40 	.word	0x20000e40

08006974 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800697a:	e019      	b.n	80069b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800697c:	f000 fdec 	bl	8007558 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006980:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <prvCheckTasksWaitingTermination+0x50>)
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3304      	adds	r3, #4
 800698c:	4618      	mov	r0, r3
 800698e:	f7fe fcbd 	bl	800530c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006992:	4b0d      	ldr	r3, [pc, #52]	@ (80069c8 <prvCheckTasksWaitingTermination+0x54>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	3b01      	subs	r3, #1
 8006998:	4a0b      	ldr	r2, [pc, #44]	@ (80069c8 <prvCheckTasksWaitingTermination+0x54>)
 800699a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800699c:	4b0b      	ldr	r3, [pc, #44]	@ (80069cc <prvCheckTasksWaitingTermination+0x58>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	3b01      	subs	r3, #1
 80069a2:	4a0a      	ldr	r2, [pc, #40]	@ (80069cc <prvCheckTasksWaitingTermination+0x58>)
 80069a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80069a6:	f000 fe09 	bl	80075bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f810 	bl	80069d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069b0:	4b06      	ldr	r3, [pc, #24]	@ (80069cc <prvCheckTasksWaitingTermination+0x58>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1e1      	bne.n	800697c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000e58 	.word	0x20000e58
 80069c8:	20000e84 	.word	0x20000e84
 80069cc:	20000e6c 	.word	0x20000e6c

080069d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	3354      	adds	r3, #84	@ 0x54
 80069dc:	4618      	mov	r0, r3
 80069de:	f001 faed 	bl	8007fbc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d108      	bne.n	80069fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 ffa1 	bl	8007938 <vPortFree>
				vPortFree( pxTCB );
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 ff9e 	bl	8007938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069fc:	e019      	b.n	8006a32 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d103      	bne.n	8006a10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 ff95 	bl	8007938 <vPortFree>
	}
 8006a0e:	e010      	b.n	8006a32 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d00b      	beq.n	8006a32 <prvDeleteTCB+0x62>
	__asm volatile
 8006a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	60fb      	str	r3, [r7, #12]
}
 8006a2c:	bf00      	nop
 8006a2e:	bf00      	nop
 8006a30:	e7fd      	b.n	8006a2e <prvDeleteTCB+0x5e>
	}
 8006a32:	bf00      	nop
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a42:	4b0c      	ldr	r3, [pc, #48]	@ (8006a74 <prvResetNextTaskUnblockTime+0x38>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d104      	bne.n	8006a56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <prvResetNextTaskUnblockTime+0x3c>)
 8006a4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a54:	e008      	b.n	8006a68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a56:	4b07      	ldr	r3, [pc, #28]	@ (8006a74 <prvResetNextTaskUnblockTime+0x38>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	4a04      	ldr	r2, [pc, #16]	@ (8006a78 <prvResetNextTaskUnblockTime+0x3c>)
 8006a66:	6013      	str	r3, [r2, #0]
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	20000e3c 	.word	0x20000e3c
 8006a78:	20000ea4 	.word	0x20000ea4

08006a7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a82:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab0 <xTaskGetSchedulerState+0x34>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d102      	bne.n	8006a90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	e008      	b.n	8006aa2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a90:	4b08      	ldr	r3, [pc, #32]	@ (8006ab4 <xTaskGetSchedulerState+0x38>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d102      	bne.n	8006a9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a98:	2302      	movs	r3, #2
 8006a9a:	607b      	str	r3, [r7, #4]
 8006a9c:	e001      	b.n	8006aa2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006aa2:	687b      	ldr	r3, [r7, #4]
	}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr
 8006ab0:	20000e90 	.word	0x20000e90
 8006ab4:	20000eac 	.word	0x20000eac

08006ab8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d058      	beq.n	8006b80 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006ace:	4b2f      	ldr	r3, [pc, #188]	@ (8006b8c <xTaskPriorityDisinherit+0xd4>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d00b      	beq.n	8006af0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	60fb      	str	r3, [r7, #12]
}
 8006aea:	bf00      	nop
 8006aec:	bf00      	nop
 8006aee:	e7fd      	b.n	8006aec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10b      	bne.n	8006b10 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afc:	f383 8811 	msr	BASEPRI, r3
 8006b00:	f3bf 8f6f 	isb	sy
 8006b04:	f3bf 8f4f 	dsb	sy
 8006b08:	60bb      	str	r3, [r7, #8]
}
 8006b0a:	bf00      	nop
 8006b0c:	bf00      	nop
 8006b0e:	e7fd      	b.n	8006b0c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b14:	1e5a      	subs	r2, r3, #1
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d02c      	beq.n	8006b80 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d128      	bne.n	8006b80 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	3304      	adds	r3, #4
 8006b32:	4618      	mov	r0, r3
 8006b34:	f7fe fbea 	bl	800530c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b44:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b50:	4b0f      	ldr	r3, [pc, #60]	@ (8006b90 <xTaskPriorityDisinherit+0xd8>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d903      	bls.n	8006b60 <xTaskPriorityDisinherit+0xa8>
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8006b90 <xTaskPriorityDisinherit+0xd8>)
 8006b5e:	6013      	str	r3, [r2, #0]
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b64:	4613      	mov	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4a09      	ldr	r2, [pc, #36]	@ (8006b94 <xTaskPriorityDisinherit+0xdc>)
 8006b6e:	441a      	add	r2, r3
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	3304      	adds	r3, #4
 8006b74:	4619      	mov	r1, r3
 8006b76:	4610      	mov	r0, r2
 8006b78:	f7fe fb6b 	bl	8005252 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b80:	697b      	ldr	r3, [r7, #20]
	}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	200009b0 	.word	0x200009b0
 8006b90:	20000e8c 	.word	0x20000e8c
 8006b94:	200009b4 	.word	0x200009b4

08006b98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ba2:	4b21      	ldr	r3, [pc, #132]	@ (8006c28 <prvAddCurrentTaskToDelayedList+0x90>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ba8:	4b20      	ldr	r3, [pc, #128]	@ (8006c2c <prvAddCurrentTaskToDelayedList+0x94>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	3304      	adds	r3, #4
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fe fbac 	bl	800530c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bba:	d10a      	bne.n	8006bd2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d007      	beq.n	8006bd2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c2c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3304      	adds	r3, #4
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4819      	ldr	r0, [pc, #100]	@ (8006c30 <prvAddCurrentTaskToDelayedList+0x98>)
 8006bcc:	f7fe fb41 	bl	8005252 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006bd0:	e026      	b.n	8006c20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bda:	4b14      	ldr	r3, [pc, #80]	@ (8006c2c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d209      	bcs.n	8006bfe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bea:	4b12      	ldr	r3, [pc, #72]	@ (8006c34 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	4b0f      	ldr	r3, [pc, #60]	@ (8006c2c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	f7fe fb4f 	bl	800529a <vListInsert>
}
 8006bfc:	e010      	b.n	8006c20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8006c38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	4b0a      	ldr	r3, [pc, #40]	@ (8006c2c <prvAddCurrentTaskToDelayedList+0x94>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	3304      	adds	r3, #4
 8006c08:	4619      	mov	r1, r3
 8006c0a:	4610      	mov	r0, r2
 8006c0c:	f7fe fb45 	bl	800529a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c10:	4b0a      	ldr	r3, [pc, #40]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68ba      	ldr	r2, [r7, #8]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d202      	bcs.n	8006c20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006c1a:	4a08      	ldr	r2, [pc, #32]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	6013      	str	r3, [r2, #0]
}
 8006c20:	bf00      	nop
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20000e88 	.word	0x20000e88
 8006c2c:	200009b0 	.word	0x200009b0
 8006c30:	20000e70 	.word	0x20000e70
 8006c34:	20000e40 	.word	0x20000e40
 8006c38:	20000e3c 	.word	0x20000e3c
 8006c3c:	20000ea4 	.word	0x20000ea4

08006c40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b08a      	sub	sp, #40	@ 0x28
 8006c44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006c4a:	f000 fb13 	bl	8007274 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc4 <xTimerCreateTimerTask+0x84>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d021      	beq.n	8006c9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c56:	2300      	movs	r3, #0
 8006c58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c5e:	1d3a      	adds	r2, r7, #4
 8006c60:	f107 0108 	add.w	r1, r7, #8
 8006c64:	f107 030c 	add.w	r3, r7, #12
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7fe faab 	bl	80051c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c6e:	6879      	ldr	r1, [r7, #4]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	9202      	str	r2, [sp, #8]
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	2302      	movs	r3, #2
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	460a      	mov	r2, r1
 8006c80:	4911      	ldr	r1, [pc, #68]	@ (8006cc8 <xTimerCreateTimerTask+0x88>)
 8006c82:	4812      	ldr	r0, [pc, #72]	@ (8006ccc <xTimerCreateTimerTask+0x8c>)
 8006c84:	f7ff f8a2 	bl	8005dcc <xTaskCreateStatic>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	4a11      	ldr	r2, [pc, #68]	@ (8006cd0 <xTimerCreateTimerTask+0x90>)
 8006c8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c8e:	4b10      	ldr	r3, [pc, #64]	@ (8006cd0 <xTimerCreateTimerTask+0x90>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c96:	2301      	movs	r3, #1
 8006c98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10b      	bne.n	8006cb8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	613b      	str	r3, [r7, #16]
}
 8006cb2:	bf00      	nop
 8006cb4:	bf00      	nop
 8006cb6:	e7fd      	b.n	8006cb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006cb8:	697b      	ldr	r3, [r7, #20]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20000ee0 	.word	0x20000ee0
 8006cc8:	08008d08 	.word	0x08008d08
 8006ccc:	08006e0d 	.word	0x08006e0d
 8006cd0:	20000ee4 	.word	0x20000ee4

08006cd4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08a      	sub	sp, #40	@ 0x28
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
 8006ce0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10b      	bne.n	8006d04 <xTimerGenericCommand+0x30>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	623b      	str	r3, [r7, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	bf00      	nop
 8006d02:	e7fd      	b.n	8006d00 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d04:	4b19      	ldr	r3, [pc, #100]	@ (8006d6c <xTimerGenericCommand+0x98>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d02a      	beq.n	8006d62 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b05      	cmp	r3, #5
 8006d1c:	dc18      	bgt.n	8006d50 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d1e:	f7ff fead 	bl	8006a7c <xTaskGetSchedulerState>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d109      	bne.n	8006d3c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d28:	4b10      	ldr	r3, [pc, #64]	@ (8006d6c <xTimerGenericCommand+0x98>)
 8006d2a:	6818      	ldr	r0, [r3, #0]
 8006d2c:	f107 0110 	add.w	r1, r7, #16
 8006d30:	2300      	movs	r3, #0
 8006d32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d34:	f7fe fc5a 	bl	80055ec <xQueueGenericSend>
 8006d38:	6278      	str	r0, [r7, #36]	@ 0x24
 8006d3a:	e012      	b.n	8006d62 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d6c <xTimerGenericCommand+0x98>)
 8006d3e:	6818      	ldr	r0, [r3, #0]
 8006d40:	f107 0110 	add.w	r1, r7, #16
 8006d44:	2300      	movs	r3, #0
 8006d46:	2200      	movs	r2, #0
 8006d48:	f7fe fc50 	bl	80055ec <xQueueGenericSend>
 8006d4c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006d4e:	e008      	b.n	8006d62 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006d50:	4b06      	ldr	r3, [pc, #24]	@ (8006d6c <xTimerGenericCommand+0x98>)
 8006d52:	6818      	ldr	r0, [r3, #0]
 8006d54:	f107 0110 	add.w	r1, r7, #16
 8006d58:	2300      	movs	r3, #0
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	f7fe fd48 	bl	80057f0 <xQueueGenericSendFromISR>
 8006d60:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3728      	adds	r7, #40	@ 0x28
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	20000ee0 	.word	0x20000ee0

08006d70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b088      	sub	sp, #32
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d7a:	4b23      	ldr	r3, [pc, #140]	@ (8006e08 <prvProcessExpiredTimer+0x98>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	3304      	adds	r3, #4
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fe fabf 	bl	800530c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d023      	beq.n	8006de4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	699a      	ldr	r2, [r3, #24]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	18d1      	adds	r1, r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	6978      	ldr	r0, [r7, #20]
 8006daa:	f000 f8d5 	bl	8006f58 <prvInsertTimerInActiveList>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d020      	beq.n	8006df6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006db4:	2300      	movs	r3, #0
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	2300      	movs	r3, #0
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	6978      	ldr	r0, [r7, #20]
 8006dc0:	f7ff ff88 	bl	8006cd4 <xTimerGenericCommand>
 8006dc4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d114      	bne.n	8006df6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	60fb      	str	r3, [r7, #12]
}
 8006dde:	bf00      	nop
 8006de0:	bf00      	nop
 8006de2:	e7fd      	b.n	8006de0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dea:	f023 0301 	bic.w	r3, r3, #1
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	6978      	ldr	r0, [r7, #20]
 8006dfc:	4798      	blx	r3
}
 8006dfe:	bf00      	nop
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20000ed8 	.word	0x20000ed8

08006e0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e14:	f107 0308 	add.w	r3, r7, #8
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 f859 	bl	8006ed0 <prvGetNextExpireTime>
 8006e1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	4619      	mov	r1, r3
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f000 f805 	bl	8006e34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e2a:	f000 f8d7 	bl	8006fdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e2e:	bf00      	nop
 8006e30:	e7f0      	b.n	8006e14 <prvTimerTask+0x8>
	...

08006e34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e3e:	f7ff fa29 	bl	8006294 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e42:	f107 0308 	add.w	r3, r7, #8
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 f866 	bl	8006f18 <prvSampleTimeNow>
 8006e4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d130      	bne.n	8006eb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10a      	bne.n	8006e70 <prvProcessTimerOrBlockTask+0x3c>
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d806      	bhi.n	8006e70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e62:	f7ff fa25 	bl	80062b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e66:	68f9      	ldr	r1, [r7, #12]
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f7ff ff81 	bl	8006d70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e6e:	e024      	b.n	8006eba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d008      	beq.n	8006e88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e76:	4b13      	ldr	r3, [pc, #76]	@ (8006ec4 <prvProcessTimerOrBlockTask+0x90>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d101      	bne.n	8006e84 <prvProcessTimerOrBlockTask+0x50>
 8006e80:	2301      	movs	r3, #1
 8006e82:	e000      	b.n	8006e86 <prvProcessTimerOrBlockTask+0x52>
 8006e84:	2300      	movs	r3, #0
 8006e86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e88:	4b0f      	ldr	r3, [pc, #60]	@ (8006ec8 <prvProcessTimerOrBlockTask+0x94>)
 8006e8a:	6818      	ldr	r0, [r3, #0]
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	4619      	mov	r1, r3
 8006e96:	f7fe ff65 	bl	8005d64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e9a:	f7ff fa09 	bl	80062b0 <xTaskResumeAll>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10a      	bne.n	8006eba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006ea4:	4b09      	ldr	r3, [pc, #36]	@ (8006ecc <prvProcessTimerOrBlockTask+0x98>)
 8006ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	f3bf 8f6f 	isb	sy
}
 8006eb4:	e001      	b.n	8006eba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006eb6:	f7ff f9fb 	bl	80062b0 <xTaskResumeAll>
}
 8006eba:	bf00      	nop
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000edc 	.word	0x20000edc
 8006ec8:	20000ee0 	.word	0x20000ee0
 8006ecc:	e000ed04 	.word	0xe000ed04

08006ed0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8006f14 <prvGetNextExpireTime+0x44>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <prvGetNextExpireTime+0x16>
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	e000      	b.n	8006ee8 <prvGetNextExpireTime+0x18>
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d105      	bne.n	8006f00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ef4:	4b07      	ldr	r3, [pc, #28]	@ (8006f14 <prvGetNextExpireTime+0x44>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	e001      	b.n	8006f04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f04:	68fb      	ldr	r3, [r7, #12]
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	20000ed8 	.word	0x20000ed8

08006f18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f20:	f7ff fa64 	bl	80063ec <xTaskGetTickCount>
 8006f24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f26:	4b0b      	ldr	r3, [pc, #44]	@ (8006f54 <prvSampleTimeNow+0x3c>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d205      	bcs.n	8006f3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f30:	f000 f93a 	bl	80071a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	e002      	b.n	8006f42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f42:	4a04      	ldr	r2, [pc, #16]	@ (8006f54 <prvSampleTimeNow+0x3c>)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f48:	68fb      	ldr	r3, [r7, #12]
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	20000ee8 	.word	0x20000ee8

08006f58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b086      	sub	sp, #24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f66:	2300      	movs	r3, #0
 8006f68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	68ba      	ldr	r2, [r7, #8]
 8006f6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d812      	bhi.n	8006fa4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	1ad2      	subs	r2, r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d302      	bcc.n	8006f92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	e01b      	b.n	8006fca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006f92:	4b10      	ldr	r3, [pc, #64]	@ (8006fd4 <prvInsertTimerInActiveList+0x7c>)
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	3304      	adds	r3, #4
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	f7fe f97c 	bl	800529a <vListInsert>
 8006fa2:	e012      	b.n	8006fca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d206      	bcs.n	8006fba <prvInsertTimerInActiveList+0x62>
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d302      	bcc.n	8006fba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	617b      	str	r3, [r7, #20]
 8006fb8:	e007      	b.n	8006fca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fba:	4b07      	ldr	r3, [pc, #28]	@ (8006fd8 <prvInsertTimerInActiveList+0x80>)
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	f7fe f968 	bl	800529a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006fca:	697b      	ldr	r3, [r7, #20]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	20000edc 	.word	0x20000edc
 8006fd8:	20000ed8 	.word	0x20000ed8

08006fdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b08e      	sub	sp, #56	@ 0x38
 8006fe0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006fe2:	e0ce      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	da19      	bge.n	800701e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006fea:	1d3b      	adds	r3, r7, #4
 8006fec:	3304      	adds	r3, #4
 8006fee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10b      	bne.n	800700e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffa:	f383 8811 	msr	BASEPRI, r3
 8006ffe:	f3bf 8f6f 	isb	sy
 8007002:	f3bf 8f4f 	dsb	sy
 8007006:	61fb      	str	r3, [r7, #28]
}
 8007008:	bf00      	nop
 800700a:	bf00      	nop
 800700c:	e7fd      	b.n	800700a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800700e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007014:	6850      	ldr	r0, [r2, #4]
 8007016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007018:	6892      	ldr	r2, [r2, #8]
 800701a:	4611      	mov	r1, r2
 800701c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2b00      	cmp	r3, #0
 8007022:	f2c0 80ae 	blt.w	8007182 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800702a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d004      	beq.n	800703c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007034:	3304      	adds	r3, #4
 8007036:	4618      	mov	r0, r3
 8007038:	f7fe f968 	bl	800530c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800703c:	463b      	mov	r3, r7
 800703e:	4618      	mov	r0, r3
 8007040:	f7ff ff6a 	bl	8006f18 <prvSampleTimeNow>
 8007044:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b09      	cmp	r3, #9
 800704a:	f200 8097 	bhi.w	800717c <prvProcessReceivedCommands+0x1a0>
 800704e:	a201      	add	r2, pc, #4	@ (adr r2, 8007054 <prvProcessReceivedCommands+0x78>)
 8007050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007054:	0800707d 	.word	0x0800707d
 8007058:	0800707d 	.word	0x0800707d
 800705c:	0800707d 	.word	0x0800707d
 8007060:	080070f3 	.word	0x080070f3
 8007064:	08007107 	.word	0x08007107
 8007068:	08007153 	.word	0x08007153
 800706c:	0800707d 	.word	0x0800707d
 8007070:	0800707d 	.word	0x0800707d
 8007074:	080070f3 	.word	0x080070f3
 8007078:	08007107 	.word	0x08007107
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800707c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800707e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007082:	f043 0301 	orr.w	r3, r3, #1
 8007086:	b2da      	uxtb	r2, r3
 8007088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	18d1      	adds	r1, r2, r3
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800709a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800709c:	f7ff ff5c 	bl	8006f58 <prvInsertTimerInActiveList>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d06c      	beq.n	8007180 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a8:	6a1b      	ldr	r3, [r3, #32]
 80070aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d061      	beq.n	8007180 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	441a      	add	r2, r3
 80070c4:	2300      	movs	r3, #0
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	2300      	movs	r3, #0
 80070ca:	2100      	movs	r1, #0
 80070cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070ce:	f7ff fe01 	bl	8006cd4 <xTimerGenericCommand>
 80070d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d152      	bne.n	8007180 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	61bb      	str	r3, [r7, #24]
}
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
 80070f0:	e7fd      	b.n	80070ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070f8:	f023 0301 	bic.w	r3, r3, #1
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007100:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007104:	e03d      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007108:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800710c:	f043 0301 	orr.w	r3, r3, #1
 8007110:	b2da      	uxtb	r2, r3
 8007112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007114:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800711e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10b      	bne.n	800713e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	617b      	str	r3, [r7, #20]
}
 8007138:	bf00      	nop
 800713a:	bf00      	nop
 800713c:	e7fd      	b.n	800713a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800713e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007140:	699a      	ldr	r2, [r3, #24]
 8007142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007144:	18d1      	adds	r1, r2, r3
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800714a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800714c:	f7ff ff04 	bl	8006f58 <prvInsertTimerInActiveList>
					break;
 8007150:	e017      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007154:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d103      	bne.n	8007168 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007160:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007162:	f000 fbe9 	bl	8007938 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007166:	e00c      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800716e:	f023 0301 	bic.w	r3, r3, #1
 8007172:	b2da      	uxtb	r2, r3
 8007174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007176:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800717a:	e002      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800717c:	bf00      	nop
 800717e:	e000      	b.n	8007182 <prvProcessReceivedCommands+0x1a6>
					break;
 8007180:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007182:	4b08      	ldr	r3, [pc, #32]	@ (80071a4 <prvProcessReceivedCommands+0x1c8>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	1d39      	adds	r1, r7, #4
 8007188:	2200      	movs	r2, #0
 800718a:	4618      	mov	r0, r3
 800718c:	f7fe fbce 	bl	800592c <xQueueReceive>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	f47f af26 	bne.w	8006fe4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	3730      	adds	r7, #48	@ 0x30
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20000ee0 	.word	0x20000ee0

080071a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b088      	sub	sp, #32
 80071ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071ae:	e049      	b.n	8007244 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071b0:	4b2e      	ldr	r3, [pc, #184]	@ (800726c <prvSwitchTimerLists+0xc4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071ba:	4b2c      	ldr	r3, [pc, #176]	@ (800726c <prvSwitchTimerLists+0xc4>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	3304      	adds	r3, #4
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7fe f89f 	bl	800530c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	68f8      	ldr	r0, [r7, #12]
 80071d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d02f      	beq.n	8007244 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	4413      	add	r3, r2
 80071ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d90e      	bls.n	8007214 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007202:	4b1a      	ldr	r3, [pc, #104]	@ (800726c <prvSwitchTimerLists+0xc4>)
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	3304      	adds	r3, #4
 800720a:	4619      	mov	r1, r3
 800720c:	4610      	mov	r0, r2
 800720e:	f7fe f844 	bl	800529a <vListInsert>
 8007212:	e017      	b.n	8007244 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007214:	2300      	movs	r3, #0
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	2300      	movs	r3, #0
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	2100      	movs	r1, #0
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f7ff fd58 	bl	8006cd4 <xTimerGenericCommand>
 8007224:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10b      	bne.n	8007244 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800722c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007230:	f383 8811 	msr	BASEPRI, r3
 8007234:	f3bf 8f6f 	isb	sy
 8007238:	f3bf 8f4f 	dsb	sy
 800723c:	603b      	str	r3, [r7, #0]
}
 800723e:	bf00      	nop
 8007240:	bf00      	nop
 8007242:	e7fd      	b.n	8007240 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007244:	4b09      	ldr	r3, [pc, #36]	@ (800726c <prvSwitchTimerLists+0xc4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1b0      	bne.n	80071b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800724e:	4b07      	ldr	r3, [pc, #28]	@ (800726c <prvSwitchTimerLists+0xc4>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007254:	4b06      	ldr	r3, [pc, #24]	@ (8007270 <prvSwitchTimerLists+0xc8>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a04      	ldr	r2, [pc, #16]	@ (800726c <prvSwitchTimerLists+0xc4>)
 800725a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800725c:	4a04      	ldr	r2, [pc, #16]	@ (8007270 <prvSwitchTimerLists+0xc8>)
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	6013      	str	r3, [r2, #0]
}
 8007262:	bf00      	nop
 8007264:	3718      	adds	r7, #24
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	20000ed8 	.word	0x20000ed8
 8007270:	20000edc 	.word	0x20000edc

08007274 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800727a:	f000 f96d 	bl	8007558 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800727e:	4b15      	ldr	r3, [pc, #84]	@ (80072d4 <prvCheckForValidListAndQueue+0x60>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d120      	bne.n	80072c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007286:	4814      	ldr	r0, [pc, #80]	@ (80072d8 <prvCheckForValidListAndQueue+0x64>)
 8007288:	f7fd ffb6 	bl	80051f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800728c:	4813      	ldr	r0, [pc, #76]	@ (80072dc <prvCheckForValidListAndQueue+0x68>)
 800728e:	f7fd ffb3 	bl	80051f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007292:	4b13      	ldr	r3, [pc, #76]	@ (80072e0 <prvCheckForValidListAndQueue+0x6c>)
 8007294:	4a10      	ldr	r2, [pc, #64]	@ (80072d8 <prvCheckForValidListAndQueue+0x64>)
 8007296:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007298:	4b12      	ldr	r3, [pc, #72]	@ (80072e4 <prvCheckForValidListAndQueue+0x70>)
 800729a:	4a10      	ldr	r2, [pc, #64]	@ (80072dc <prvCheckForValidListAndQueue+0x68>)
 800729c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800729e:	2300      	movs	r3, #0
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	4b11      	ldr	r3, [pc, #68]	@ (80072e8 <prvCheckForValidListAndQueue+0x74>)
 80072a4:	4a11      	ldr	r2, [pc, #68]	@ (80072ec <prvCheckForValidListAndQueue+0x78>)
 80072a6:	2110      	movs	r1, #16
 80072a8:	200a      	movs	r0, #10
 80072aa:	f7fe f8c3 	bl	8005434 <xQueueGenericCreateStatic>
 80072ae:	4603      	mov	r3, r0
 80072b0:	4a08      	ldr	r2, [pc, #32]	@ (80072d4 <prvCheckForValidListAndQueue+0x60>)
 80072b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80072b4:	4b07      	ldr	r3, [pc, #28]	@ (80072d4 <prvCheckForValidListAndQueue+0x60>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d005      	beq.n	80072c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80072bc:	4b05      	ldr	r3, [pc, #20]	@ (80072d4 <prvCheckForValidListAndQueue+0x60>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	490b      	ldr	r1, [pc, #44]	@ (80072f0 <prvCheckForValidListAndQueue+0x7c>)
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fe fd24 	bl	8005d10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072c8:	f000 f978 	bl	80075bc <vPortExitCritical>
}
 80072cc:	bf00      	nop
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	20000ee0 	.word	0x20000ee0
 80072d8:	20000eb0 	.word	0x20000eb0
 80072dc:	20000ec4 	.word	0x20000ec4
 80072e0:	20000ed8 	.word	0x20000ed8
 80072e4:	20000edc 	.word	0x20000edc
 80072e8:	20000f8c 	.word	0x20000f8c
 80072ec:	20000eec 	.word	0x20000eec
 80072f0:	08008d10 	.word	0x08008d10

080072f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	3b04      	subs	r3, #4
 8007304:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800730c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3b04      	subs	r3, #4
 8007312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f023 0201 	bic.w	r2, r3, #1
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3b04      	subs	r3, #4
 8007322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007324:	4a0c      	ldr	r2, [pc, #48]	@ (8007358 <pxPortInitialiseStack+0x64>)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	3b14      	subs	r3, #20
 800732e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	3b04      	subs	r3, #4
 800733a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f06f 0202 	mvn.w	r2, #2
 8007342:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	3b20      	subs	r3, #32
 8007348:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800734a:	68fb      	ldr	r3, [r7, #12]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3714      	adds	r7, #20
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr
 8007358:	0800735d 	.word	0x0800735d

0800735c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007366:	4b13      	ldr	r3, [pc, #76]	@ (80073b4 <prvTaskExitError+0x58>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800736e:	d00b      	beq.n	8007388 <prvTaskExitError+0x2c>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	60fb      	str	r3, [r7, #12]
}
 8007382:	bf00      	nop
 8007384:	bf00      	nop
 8007386:	e7fd      	b.n	8007384 <prvTaskExitError+0x28>
	__asm volatile
 8007388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738c:	f383 8811 	msr	BASEPRI, r3
 8007390:	f3bf 8f6f 	isb	sy
 8007394:	f3bf 8f4f 	dsb	sy
 8007398:	60bb      	str	r3, [r7, #8]
}
 800739a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800739c:	bf00      	nop
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d0fc      	beq.n	800739e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
 80073a8:	3714      	adds	r7, #20
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000024 	.word	0x20000024
	...

080073c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073c0:	4b07      	ldr	r3, [pc, #28]	@ (80073e0 <pxCurrentTCBConst2>)
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	6808      	ldr	r0, [r1, #0]
 80073c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ca:	f380 8809 	msr	PSP, r0
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f04f 0000 	mov.w	r0, #0
 80073d6:	f380 8811 	msr	BASEPRI, r0
 80073da:	4770      	bx	lr
 80073dc:	f3af 8000 	nop.w

080073e0 <pxCurrentTCBConst2>:
 80073e0:	200009b0 	.word	0x200009b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop

080073e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073e8:	4808      	ldr	r0, [pc, #32]	@ (800740c <prvPortStartFirstTask+0x24>)
 80073ea:	6800      	ldr	r0, [r0, #0]
 80073ec:	6800      	ldr	r0, [r0, #0]
 80073ee:	f380 8808 	msr	MSP, r0
 80073f2:	f04f 0000 	mov.w	r0, #0
 80073f6:	f380 8814 	msr	CONTROL, r0
 80073fa:	b662      	cpsie	i
 80073fc:	b661      	cpsie	f
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	f3bf 8f6f 	isb	sy
 8007406:	df00      	svc	0
 8007408:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800740a:	bf00      	nop
 800740c:	e000ed08 	.word	0xe000ed08

08007410 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b086      	sub	sp, #24
 8007414:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007416:	4b47      	ldr	r3, [pc, #284]	@ (8007534 <xPortStartScheduler+0x124>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a47      	ldr	r2, [pc, #284]	@ (8007538 <xPortStartScheduler+0x128>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d10b      	bne.n	8007438 <xPortStartScheduler+0x28>
	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	60fb      	str	r3, [r7, #12]
}
 8007432:	bf00      	nop
 8007434:	bf00      	nop
 8007436:	e7fd      	b.n	8007434 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007438:	4b3e      	ldr	r3, [pc, #248]	@ (8007534 <xPortStartScheduler+0x124>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a3f      	ldr	r2, [pc, #252]	@ (800753c <xPortStartScheduler+0x12c>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d10b      	bne.n	800745a <xPortStartScheduler+0x4a>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007446:	f383 8811 	msr	BASEPRI, r3
 800744a:	f3bf 8f6f 	isb	sy
 800744e:	f3bf 8f4f 	dsb	sy
 8007452:	613b      	str	r3, [r7, #16]
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	e7fd      	b.n	8007456 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800745a:	4b39      	ldr	r3, [pc, #228]	@ (8007540 <xPortStartScheduler+0x130>)
 800745c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	b2db      	uxtb	r3, r3
 8007464:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	22ff      	movs	r2, #255	@ 0xff
 800746a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007474:	78fb      	ldrb	r3, [r7, #3]
 8007476:	b2db      	uxtb	r3, r3
 8007478:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800747c:	b2da      	uxtb	r2, r3
 800747e:	4b31      	ldr	r3, [pc, #196]	@ (8007544 <xPortStartScheduler+0x134>)
 8007480:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007482:	4b31      	ldr	r3, [pc, #196]	@ (8007548 <xPortStartScheduler+0x138>)
 8007484:	2207      	movs	r2, #7
 8007486:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007488:	e009      	b.n	800749e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800748a:	4b2f      	ldr	r3, [pc, #188]	@ (8007548 <xPortStartScheduler+0x138>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3b01      	subs	r3, #1
 8007490:	4a2d      	ldr	r2, [pc, #180]	@ (8007548 <xPortStartScheduler+0x138>)
 8007492:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007494:	78fb      	ldrb	r3, [r7, #3]
 8007496:	b2db      	uxtb	r3, r3
 8007498:	005b      	lsls	r3, r3, #1
 800749a:	b2db      	uxtb	r3, r3
 800749c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800749e:	78fb      	ldrb	r3, [r7, #3]
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a6:	2b80      	cmp	r3, #128	@ 0x80
 80074a8:	d0ef      	beq.n	800748a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80074aa:	4b27      	ldr	r3, [pc, #156]	@ (8007548 <xPortStartScheduler+0x138>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f1c3 0307 	rsb	r3, r3, #7
 80074b2:	2b04      	cmp	r3, #4
 80074b4:	d00b      	beq.n	80074ce <xPortStartScheduler+0xbe>
	__asm volatile
 80074b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ba:	f383 8811 	msr	BASEPRI, r3
 80074be:	f3bf 8f6f 	isb	sy
 80074c2:	f3bf 8f4f 	dsb	sy
 80074c6:	60bb      	str	r3, [r7, #8]
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	e7fd      	b.n	80074ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007548 <xPortStartScheduler+0x138>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007548 <xPortStartScheduler+0x138>)
 80074d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074d8:	4b1b      	ldr	r3, [pc, #108]	@ (8007548 <xPortStartScheduler+0x138>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074e0:	4a19      	ldr	r2, [pc, #100]	@ (8007548 <xPortStartScheduler+0x138>)
 80074e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	b2da      	uxtb	r2, r3
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074ec:	4b17      	ldr	r3, [pc, #92]	@ (800754c <xPortStartScheduler+0x13c>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a16      	ldr	r2, [pc, #88]	@ (800754c <xPortStartScheduler+0x13c>)
 80074f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80074f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074f8:	4b14      	ldr	r3, [pc, #80]	@ (800754c <xPortStartScheduler+0x13c>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a13      	ldr	r2, [pc, #76]	@ (800754c <xPortStartScheduler+0x13c>)
 80074fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007502:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007504:	f000 f8da 	bl	80076bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007508:	4b11      	ldr	r3, [pc, #68]	@ (8007550 <xPortStartScheduler+0x140>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800750e:	f000 f8f9 	bl	8007704 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007512:	4b10      	ldr	r3, [pc, #64]	@ (8007554 <xPortStartScheduler+0x144>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a0f      	ldr	r2, [pc, #60]	@ (8007554 <xPortStartScheduler+0x144>)
 8007518:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800751c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800751e:	f7ff ff63 	bl	80073e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007522:	f7ff f82d 	bl	8006580 <vTaskSwitchContext>
	prvTaskExitError();
 8007526:	f7ff ff19 	bl	800735c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3718      	adds	r7, #24
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	e000ed00 	.word	0xe000ed00
 8007538:	410fc271 	.word	0x410fc271
 800753c:	410fc270 	.word	0x410fc270
 8007540:	e000e400 	.word	0xe000e400
 8007544:	20000fdc 	.word	0x20000fdc
 8007548:	20000fe0 	.word	0x20000fe0
 800754c:	e000ed20 	.word	0xe000ed20
 8007550:	20000024 	.word	0x20000024
 8007554:	e000ef34 	.word	0xe000ef34

08007558 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	607b      	str	r3, [r7, #4]
}
 8007570:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007572:	4b10      	ldr	r3, [pc, #64]	@ (80075b4 <vPortEnterCritical+0x5c>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3301      	adds	r3, #1
 8007578:	4a0e      	ldr	r2, [pc, #56]	@ (80075b4 <vPortEnterCritical+0x5c>)
 800757a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800757c:	4b0d      	ldr	r3, [pc, #52]	@ (80075b4 <vPortEnterCritical+0x5c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d110      	bne.n	80075a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007584:	4b0c      	ldr	r3, [pc, #48]	@ (80075b8 <vPortEnterCritical+0x60>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	b2db      	uxtb	r3, r3
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00b      	beq.n	80075a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800758e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007592:	f383 8811 	msr	BASEPRI, r3
 8007596:	f3bf 8f6f 	isb	sy
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	603b      	str	r3, [r7, #0]
}
 80075a0:	bf00      	nop
 80075a2:	bf00      	nop
 80075a4:	e7fd      	b.n	80075a2 <vPortEnterCritical+0x4a>
	}
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	20000024 	.word	0x20000024
 80075b8:	e000ed04 	.word	0xe000ed04

080075bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075bc:	b480      	push	{r7}
 80075be:	b083      	sub	sp, #12
 80075c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075c2:	4b12      	ldr	r3, [pc, #72]	@ (800760c <vPortExitCritical+0x50>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d10b      	bne.n	80075e2 <vPortExitCritical+0x26>
	__asm volatile
 80075ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ce:	f383 8811 	msr	BASEPRI, r3
 80075d2:	f3bf 8f6f 	isb	sy
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	607b      	str	r3, [r7, #4]
}
 80075dc:	bf00      	nop
 80075de:	bf00      	nop
 80075e0:	e7fd      	b.n	80075de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075e2:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <vPortExitCritical+0x50>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	4a08      	ldr	r2, [pc, #32]	@ (800760c <vPortExitCritical+0x50>)
 80075ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075ec:	4b07      	ldr	r3, [pc, #28]	@ (800760c <vPortExitCritical+0x50>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d105      	bne.n	8007600 <vPortExitCritical+0x44>
 80075f4:	2300      	movs	r3, #0
 80075f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f383 8811 	msr	BASEPRI, r3
}
 80075fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr
 800760c:	20000024 	.word	0x20000024

08007610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007610:	f3ef 8009 	mrs	r0, PSP
 8007614:	f3bf 8f6f 	isb	sy
 8007618:	4b15      	ldr	r3, [pc, #84]	@ (8007670 <pxCurrentTCBConst>)
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	f01e 0f10 	tst.w	lr, #16
 8007620:	bf08      	it	eq
 8007622:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007626:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762a:	6010      	str	r0, [r2, #0]
 800762c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007630:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007634:	f380 8811 	msr	BASEPRI, r0
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f7fe ff9e 	bl	8006580 <vTaskSwitchContext>
 8007644:	f04f 0000 	mov.w	r0, #0
 8007648:	f380 8811 	msr	BASEPRI, r0
 800764c:	bc09      	pop	{r0, r3}
 800764e:	6819      	ldr	r1, [r3, #0]
 8007650:	6808      	ldr	r0, [r1, #0]
 8007652:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007656:	f01e 0f10 	tst.w	lr, #16
 800765a:	bf08      	it	eq
 800765c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007660:	f380 8809 	msr	PSP, r0
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	f3af 8000 	nop.w

08007670 <pxCurrentTCBConst>:
 8007670:	200009b0 	.word	0x200009b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007674:	bf00      	nop
 8007676:	bf00      	nop

08007678 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
	__asm volatile
 800767e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	607b      	str	r3, [r7, #4]
}
 8007690:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007692:	f7fe febb 	bl	800640c <xTaskIncrementTick>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800769c:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <xPortSysTickHandler+0x40>)
 800769e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076a2:	601a      	str	r2, [r3, #0]
 80076a4:	2300      	movs	r3, #0
 80076a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	f383 8811 	msr	BASEPRI, r3
}
 80076ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80076b0:	bf00      	nop
 80076b2:	3708      	adds	r7, #8
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	e000ed04 	.word	0xe000ed04

080076bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076bc:	b480      	push	{r7}
 80076be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076c0:	4b0b      	ldr	r3, [pc, #44]	@ (80076f0 <vPortSetupTimerInterrupt+0x34>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076c6:	4b0b      	ldr	r3, [pc, #44]	@ (80076f4 <vPortSetupTimerInterrupt+0x38>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076cc:	4b0a      	ldr	r3, [pc, #40]	@ (80076f8 <vPortSetupTimerInterrupt+0x3c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a0a      	ldr	r2, [pc, #40]	@ (80076fc <vPortSetupTimerInterrupt+0x40>)
 80076d2:	fba2 2303 	umull	r2, r3, r2, r3
 80076d6:	099b      	lsrs	r3, r3, #6
 80076d8:	4a09      	ldr	r2, [pc, #36]	@ (8007700 <vPortSetupTimerInterrupt+0x44>)
 80076da:	3b01      	subs	r3, #1
 80076dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076de:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <vPortSetupTimerInterrupt+0x34>)
 80076e0:	2207      	movs	r2, #7
 80076e2:	601a      	str	r2, [r3, #0]
}
 80076e4:	bf00      	nop
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	e000e010 	.word	0xe000e010
 80076f4:	e000e018 	.word	0xe000e018
 80076f8:	20000008 	.word	0x20000008
 80076fc:	10624dd3 	.word	0x10624dd3
 8007700:	e000e014 	.word	0xe000e014

08007704 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007704:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007714 <vPortEnableVFP+0x10>
 8007708:	6801      	ldr	r1, [r0, #0]
 800770a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800770e:	6001      	str	r1, [r0, #0]
 8007710:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007712:	bf00      	nop
 8007714:	e000ed88 	.word	0xe000ed88

08007718 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800771e:	f3ef 8305 	mrs	r3, IPSR
 8007722:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2b0f      	cmp	r3, #15
 8007728:	d915      	bls.n	8007756 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800772a:	4a18      	ldr	r2, [pc, #96]	@ (800778c <vPortValidateInterruptPriority+0x74>)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	4413      	add	r3, r2
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007734:	4b16      	ldr	r3, [pc, #88]	@ (8007790 <vPortValidateInterruptPriority+0x78>)
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	7afa      	ldrb	r2, [r7, #11]
 800773a:	429a      	cmp	r2, r3
 800773c:	d20b      	bcs.n	8007756 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800773e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	607b      	str	r3, [r7, #4]
}
 8007750:	bf00      	nop
 8007752:	bf00      	nop
 8007754:	e7fd      	b.n	8007752 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007756:	4b0f      	ldr	r3, [pc, #60]	@ (8007794 <vPortValidateInterruptPriority+0x7c>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800775e:	4b0e      	ldr	r3, [pc, #56]	@ (8007798 <vPortValidateInterruptPriority+0x80>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	429a      	cmp	r2, r3
 8007764:	d90b      	bls.n	800777e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	603b      	str	r3, [r7, #0]
}
 8007778:	bf00      	nop
 800777a:	bf00      	nop
 800777c:	e7fd      	b.n	800777a <vPortValidateInterruptPriority+0x62>
	}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	e000e3f0 	.word	0xe000e3f0
 8007790:	20000fdc 	.word	0x20000fdc
 8007794:	e000ed0c 	.word	0xe000ed0c
 8007798:	20000fe0 	.word	0x20000fe0

0800779c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08a      	sub	sp, #40	@ 0x28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80077a4:	2300      	movs	r3, #0
 80077a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80077a8:	f7fe fd74 	bl	8006294 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80077ac:	4b5c      	ldr	r3, [pc, #368]	@ (8007920 <pvPortMalloc+0x184>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80077b4:	f000 f924 	bl	8007a00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80077b8:	4b5a      	ldr	r3, [pc, #360]	@ (8007924 <pvPortMalloc+0x188>)
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4013      	ands	r3, r2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f040 8095 	bne.w	80078f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d01e      	beq.n	800780a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80077cc:	2208      	movs	r2, #8
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4413      	add	r3, r2
 80077d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d015      	beq.n	800780a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f023 0307 	bic.w	r3, r3, #7
 80077e4:	3308      	adds	r3, #8
 80077e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f003 0307 	and.w	r3, r3, #7
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00b      	beq.n	800780a <pvPortMalloc+0x6e>
	__asm volatile
 80077f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f6:	f383 8811 	msr	BASEPRI, r3
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	f3bf 8f4f 	dsb	sy
 8007802:	617b      	str	r3, [r7, #20]
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop
 8007808:	e7fd      	b.n	8007806 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d06f      	beq.n	80078f0 <pvPortMalloc+0x154>
 8007810:	4b45      	ldr	r3, [pc, #276]	@ (8007928 <pvPortMalloc+0x18c>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	429a      	cmp	r2, r3
 8007818:	d86a      	bhi.n	80078f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800781a:	4b44      	ldr	r3, [pc, #272]	@ (800792c <pvPortMalloc+0x190>)
 800781c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800781e:	4b43      	ldr	r3, [pc, #268]	@ (800792c <pvPortMalloc+0x190>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007824:	e004      	b.n	8007830 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007828:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800782a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	429a      	cmp	r2, r3
 8007838:	d903      	bls.n	8007842 <pvPortMalloc+0xa6>
 800783a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1f1      	bne.n	8007826 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007842:	4b37      	ldr	r3, [pc, #220]	@ (8007920 <pvPortMalloc+0x184>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007848:	429a      	cmp	r2, r3
 800784a:	d051      	beq.n	80078f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2208      	movs	r2, #8
 8007852:	4413      	add	r3, r2
 8007854:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	6a3b      	ldr	r3, [r7, #32]
 800785c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	1ad2      	subs	r2, r2, r3
 8007866:	2308      	movs	r3, #8
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	429a      	cmp	r2, r3
 800786c:	d920      	bls.n	80078b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800786e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4413      	add	r3, r2
 8007874:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00b      	beq.n	8007898 <pvPortMalloc+0xfc>
	__asm volatile
 8007880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007884:	f383 8811 	msr	BASEPRI, r3
 8007888:	f3bf 8f6f 	isb	sy
 800788c:	f3bf 8f4f 	dsb	sy
 8007890:	613b      	str	r3, [r7, #16]
}
 8007892:	bf00      	nop
 8007894:	bf00      	nop
 8007896:	e7fd      	b.n	8007894 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	1ad2      	subs	r2, r2, r3
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80078a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80078aa:	69b8      	ldr	r0, [r7, #24]
 80078ac:	f000 f90a 	bl	8007ac4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007928 <pvPortMalloc+0x18c>)
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007928 <pvPortMalloc+0x18c>)
 80078bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078be:	4b1a      	ldr	r3, [pc, #104]	@ (8007928 <pvPortMalloc+0x18c>)
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007930 <pvPortMalloc+0x194>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d203      	bcs.n	80078d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078ca:	4b17      	ldr	r3, [pc, #92]	@ (8007928 <pvPortMalloc+0x18c>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a18      	ldr	r2, [pc, #96]	@ (8007930 <pvPortMalloc+0x194>)
 80078d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	4b13      	ldr	r3, [pc, #76]	@ (8007924 <pvPortMalloc+0x188>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	431a      	orrs	r2, r3
 80078dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80078e6:	4b13      	ldr	r3, [pc, #76]	@ (8007934 <pvPortMalloc+0x198>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3301      	adds	r3, #1
 80078ec:	4a11      	ldr	r2, [pc, #68]	@ (8007934 <pvPortMalloc+0x198>)
 80078ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80078f0:	f7fe fcde 	bl	80062b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00b      	beq.n	8007916 <pvPortMalloc+0x17a>
	__asm volatile
 80078fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007902:	f383 8811 	msr	BASEPRI, r3
 8007906:	f3bf 8f6f 	isb	sy
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	60fb      	str	r3, [r7, #12]
}
 8007910:	bf00      	nop
 8007912:	bf00      	nop
 8007914:	e7fd      	b.n	8007912 <pvPortMalloc+0x176>
	return pvReturn;
 8007916:	69fb      	ldr	r3, [r7, #28]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3728      	adds	r7, #40	@ 0x28
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}
 8007920:	20001bec 	.word	0x20001bec
 8007924:	20001c00 	.word	0x20001c00
 8007928:	20001bf0 	.word	0x20001bf0
 800792c:	20001be4 	.word	0x20001be4
 8007930:	20001bf4 	.word	0x20001bf4
 8007934:	20001bf8 	.word	0x20001bf8

08007938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d04f      	beq.n	80079ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800794a:	2308      	movs	r3, #8
 800794c:	425b      	negs	r3, r3
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	4b25      	ldr	r3, [pc, #148]	@ (80079f4 <vPortFree+0xbc>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4013      	ands	r3, r2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d10b      	bne.n	800797e <vPortFree+0x46>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	60fb      	str	r3, [r7, #12]
}
 8007978:	bf00      	nop
 800797a:	bf00      	nop
 800797c:	e7fd      	b.n	800797a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00b      	beq.n	800799e <vPortFree+0x66>
	__asm volatile
 8007986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	60bb      	str	r3, [r7, #8]
}
 8007998:	bf00      	nop
 800799a:	bf00      	nop
 800799c:	e7fd      	b.n	800799a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	685a      	ldr	r2, [r3, #4]
 80079a2:	4b14      	ldr	r3, [pc, #80]	@ (80079f4 <vPortFree+0xbc>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4013      	ands	r3, r2
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d01e      	beq.n	80079ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d11a      	bne.n	80079ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	4b0e      	ldr	r3, [pc, #56]	@ (80079f4 <vPortFree+0xbc>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	43db      	mvns	r3, r3
 80079be:	401a      	ands	r2, r3
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80079c4:	f7fe fc66 	bl	8006294 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	4b0a      	ldr	r3, [pc, #40]	@ (80079f8 <vPortFree+0xc0>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4413      	add	r3, r2
 80079d2:	4a09      	ldr	r2, [pc, #36]	@ (80079f8 <vPortFree+0xc0>)
 80079d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80079d6:	6938      	ldr	r0, [r7, #16]
 80079d8:	f000 f874 	bl	8007ac4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80079dc:	4b07      	ldr	r3, [pc, #28]	@ (80079fc <vPortFree+0xc4>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3301      	adds	r3, #1
 80079e2:	4a06      	ldr	r2, [pc, #24]	@ (80079fc <vPortFree+0xc4>)
 80079e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80079e6:	f7fe fc63 	bl	80062b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079ea:	bf00      	nop
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	20001c00 	.word	0x20001c00
 80079f8:	20001bf0 	.word	0x20001bf0
 80079fc:	20001bfc 	.word	0x20001bfc

08007a00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a00:	b480      	push	{r7}
 8007a02:	b085      	sub	sp, #20
 8007a04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007a0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a0c:	4b27      	ldr	r3, [pc, #156]	@ (8007aac <prvHeapInit+0xac>)
 8007a0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f003 0307 	and.w	r3, r3, #7
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d00c      	beq.n	8007a34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	3307      	adds	r3, #7
 8007a1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f023 0307 	bic.w	r3, r3, #7
 8007a26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8007aac <prvHeapInit+0xac>)
 8007a30:	4413      	add	r3, r2
 8007a32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a38:	4a1d      	ldr	r2, [pc, #116]	@ (8007ab0 <prvHeapInit+0xb0>)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8007ab0 <prvHeapInit+0xb0>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	4413      	add	r3, r2
 8007a4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a4c:	2208      	movs	r2, #8
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	1a9b      	subs	r3, r3, r2
 8007a52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0307 	bic.w	r3, r3, #7
 8007a5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	4a15      	ldr	r2, [pc, #84]	@ (8007ab4 <prvHeapInit+0xb4>)
 8007a60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a62:	4b14      	ldr	r3, [pc, #80]	@ (8007ab4 <prvHeapInit+0xb4>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2200      	movs	r2, #0
 8007a68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a6a:	4b12      	ldr	r3, [pc, #72]	@ (8007ab4 <prvHeapInit+0xb4>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	1ad2      	subs	r2, r2, r3
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a80:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab4 <prvHeapInit+0xb4>)
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8007ab8 <prvHeapInit+0xb8>)
 8007a8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	4a09      	ldr	r2, [pc, #36]	@ (8007abc <prvHeapInit+0xbc>)
 8007a96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a98:	4b09      	ldr	r3, [pc, #36]	@ (8007ac0 <prvHeapInit+0xc0>)
 8007a9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007a9e:	601a      	str	r2, [r3, #0]
}
 8007aa0:	bf00      	nop
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr
 8007aac:	20000fe4 	.word	0x20000fe4
 8007ab0:	20001be4 	.word	0x20001be4
 8007ab4:	20001bec 	.word	0x20001bec
 8007ab8:	20001bf4 	.word	0x20001bf4
 8007abc:	20001bf0 	.word	0x20001bf0
 8007ac0:	20001c00 	.word	0x20001c00

08007ac4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007acc:	4b28      	ldr	r3, [pc, #160]	@ (8007b70 <prvInsertBlockIntoFreeList+0xac>)
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	e002      	b.n	8007ad8 <prvInsertBlockIntoFreeList+0x14>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d8f7      	bhi.n	8007ad2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	4413      	add	r3, r2
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d108      	bne.n	8007b06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	441a      	add	r2, r3
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	441a      	add	r2, r3
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d118      	bne.n	8007b4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	4b15      	ldr	r3, [pc, #84]	@ (8007b74 <prvInsertBlockIntoFreeList+0xb0>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d00d      	beq.n	8007b42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	685a      	ldr	r2, [r3, #4]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	441a      	add	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	601a      	str	r2, [r3, #0]
 8007b40:	e008      	b.n	8007b54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b42:	4b0c      	ldr	r3, [pc, #48]	@ (8007b74 <prvInsertBlockIntoFreeList+0xb0>)
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	601a      	str	r2, [r3, #0]
 8007b4a:	e003      	b.n	8007b54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d002      	beq.n	8007b62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b62:	bf00      	nop
 8007b64:	3714      	adds	r7, #20
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	20001be4 	.word	0x20001be4
 8007b74:	20001bec 	.word	0x20001bec

08007b78 <std>:
 8007b78:	2300      	movs	r3, #0
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b86:	6083      	str	r3, [r0, #8]
 8007b88:	8181      	strh	r1, [r0, #12]
 8007b8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b8c:	81c2      	strh	r2, [r0, #14]
 8007b8e:	6183      	str	r3, [r0, #24]
 8007b90:	4619      	mov	r1, r3
 8007b92:	2208      	movs	r2, #8
 8007b94:	305c      	adds	r0, #92	@ 0x5c
 8007b96:	f000 f9f9 	bl	8007f8c <memset>
 8007b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <std+0x58>)
 8007b9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd4 <std+0x5c>)
 8007ba0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd8 <std+0x60>)
 8007ba4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bdc <std+0x64>)
 8007ba8:	6323      	str	r3, [r4, #48]	@ 0x30
 8007baa:	4b0d      	ldr	r3, [pc, #52]	@ (8007be0 <std+0x68>)
 8007bac:	6224      	str	r4, [r4, #32]
 8007bae:	429c      	cmp	r4, r3
 8007bb0:	d006      	beq.n	8007bc0 <std+0x48>
 8007bb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007bb6:	4294      	cmp	r4, r2
 8007bb8:	d002      	beq.n	8007bc0 <std+0x48>
 8007bba:	33d0      	adds	r3, #208	@ 0xd0
 8007bbc:	429c      	cmp	r4, r3
 8007bbe:	d105      	bne.n	8007bcc <std+0x54>
 8007bc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc8:	f000 bab6 	b.w	8008138 <__retarget_lock_init_recursive>
 8007bcc:	bd10      	pop	{r4, pc}
 8007bce:	bf00      	nop
 8007bd0:	08007ddd 	.word	0x08007ddd
 8007bd4:	08007dff 	.word	0x08007dff
 8007bd8:	08007e37 	.word	0x08007e37
 8007bdc:	08007e5b 	.word	0x08007e5b
 8007be0:	20001c04 	.word	0x20001c04

08007be4 <stdio_exit_handler>:
 8007be4:	4a02      	ldr	r2, [pc, #8]	@ (8007bf0 <stdio_exit_handler+0xc>)
 8007be6:	4903      	ldr	r1, [pc, #12]	@ (8007bf4 <stdio_exit_handler+0x10>)
 8007be8:	4803      	ldr	r0, [pc, #12]	@ (8007bf8 <stdio_exit_handler+0x14>)
 8007bea:	f000 b869 	b.w	8007cc0 <_fwalk_sglue>
 8007bee:	bf00      	nop
 8007bf0:	20000028 	.word	0x20000028
 8007bf4:	080089f1 	.word	0x080089f1
 8007bf8:	20000038 	.word	0x20000038

08007bfc <cleanup_stdio>:
 8007bfc:	6841      	ldr	r1, [r0, #4]
 8007bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8007c30 <cleanup_stdio+0x34>)
 8007c00:	4299      	cmp	r1, r3
 8007c02:	b510      	push	{r4, lr}
 8007c04:	4604      	mov	r4, r0
 8007c06:	d001      	beq.n	8007c0c <cleanup_stdio+0x10>
 8007c08:	f000 fef2 	bl	80089f0 <_fflush_r>
 8007c0c:	68a1      	ldr	r1, [r4, #8]
 8007c0e:	4b09      	ldr	r3, [pc, #36]	@ (8007c34 <cleanup_stdio+0x38>)
 8007c10:	4299      	cmp	r1, r3
 8007c12:	d002      	beq.n	8007c1a <cleanup_stdio+0x1e>
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 feeb 	bl	80089f0 <_fflush_r>
 8007c1a:	68e1      	ldr	r1, [r4, #12]
 8007c1c:	4b06      	ldr	r3, [pc, #24]	@ (8007c38 <cleanup_stdio+0x3c>)
 8007c1e:	4299      	cmp	r1, r3
 8007c20:	d004      	beq.n	8007c2c <cleanup_stdio+0x30>
 8007c22:	4620      	mov	r0, r4
 8007c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c28:	f000 bee2 	b.w	80089f0 <_fflush_r>
 8007c2c:	bd10      	pop	{r4, pc}
 8007c2e:	bf00      	nop
 8007c30:	20001c04 	.word	0x20001c04
 8007c34:	20001c6c 	.word	0x20001c6c
 8007c38:	20001cd4 	.word	0x20001cd4

08007c3c <global_stdio_init.part.0>:
 8007c3c:	b510      	push	{r4, lr}
 8007c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8007c6c <global_stdio_init.part.0+0x30>)
 8007c40:	4c0b      	ldr	r4, [pc, #44]	@ (8007c70 <global_stdio_init.part.0+0x34>)
 8007c42:	4a0c      	ldr	r2, [pc, #48]	@ (8007c74 <global_stdio_init.part.0+0x38>)
 8007c44:	601a      	str	r2, [r3, #0]
 8007c46:	4620      	mov	r0, r4
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2104      	movs	r1, #4
 8007c4c:	f7ff ff94 	bl	8007b78 <std>
 8007c50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c54:	2201      	movs	r2, #1
 8007c56:	2109      	movs	r1, #9
 8007c58:	f7ff ff8e 	bl	8007b78 <std>
 8007c5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c60:	2202      	movs	r2, #2
 8007c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c66:	2112      	movs	r1, #18
 8007c68:	f7ff bf86 	b.w	8007b78 <std>
 8007c6c:	20001d3c 	.word	0x20001d3c
 8007c70:	20001c04 	.word	0x20001c04
 8007c74:	08007be5 	.word	0x08007be5

08007c78 <__sfp_lock_acquire>:
 8007c78:	4801      	ldr	r0, [pc, #4]	@ (8007c80 <__sfp_lock_acquire+0x8>)
 8007c7a:	f000 ba5e 	b.w	800813a <__retarget_lock_acquire_recursive>
 8007c7e:	bf00      	nop
 8007c80:	20001d45 	.word	0x20001d45

08007c84 <__sfp_lock_release>:
 8007c84:	4801      	ldr	r0, [pc, #4]	@ (8007c8c <__sfp_lock_release+0x8>)
 8007c86:	f000 ba59 	b.w	800813c <__retarget_lock_release_recursive>
 8007c8a:	bf00      	nop
 8007c8c:	20001d45 	.word	0x20001d45

08007c90 <__sinit>:
 8007c90:	b510      	push	{r4, lr}
 8007c92:	4604      	mov	r4, r0
 8007c94:	f7ff fff0 	bl	8007c78 <__sfp_lock_acquire>
 8007c98:	6a23      	ldr	r3, [r4, #32]
 8007c9a:	b11b      	cbz	r3, 8007ca4 <__sinit+0x14>
 8007c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca0:	f7ff bff0 	b.w	8007c84 <__sfp_lock_release>
 8007ca4:	4b04      	ldr	r3, [pc, #16]	@ (8007cb8 <__sinit+0x28>)
 8007ca6:	6223      	str	r3, [r4, #32]
 8007ca8:	4b04      	ldr	r3, [pc, #16]	@ (8007cbc <__sinit+0x2c>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1f5      	bne.n	8007c9c <__sinit+0xc>
 8007cb0:	f7ff ffc4 	bl	8007c3c <global_stdio_init.part.0>
 8007cb4:	e7f2      	b.n	8007c9c <__sinit+0xc>
 8007cb6:	bf00      	nop
 8007cb8:	08007bfd 	.word	0x08007bfd
 8007cbc:	20001d3c 	.word	0x20001d3c

08007cc0 <_fwalk_sglue>:
 8007cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc4:	4607      	mov	r7, r0
 8007cc6:	4688      	mov	r8, r1
 8007cc8:	4614      	mov	r4, r2
 8007cca:	2600      	movs	r6, #0
 8007ccc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cd0:	f1b9 0901 	subs.w	r9, r9, #1
 8007cd4:	d505      	bpl.n	8007ce2 <_fwalk_sglue+0x22>
 8007cd6:	6824      	ldr	r4, [r4, #0]
 8007cd8:	2c00      	cmp	r4, #0
 8007cda:	d1f7      	bne.n	8007ccc <_fwalk_sglue+0xc>
 8007cdc:	4630      	mov	r0, r6
 8007cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce2:	89ab      	ldrh	r3, [r5, #12]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d907      	bls.n	8007cf8 <_fwalk_sglue+0x38>
 8007ce8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cec:	3301      	adds	r3, #1
 8007cee:	d003      	beq.n	8007cf8 <_fwalk_sglue+0x38>
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	4638      	mov	r0, r7
 8007cf4:	47c0      	blx	r8
 8007cf6:	4306      	orrs	r6, r0
 8007cf8:	3568      	adds	r5, #104	@ 0x68
 8007cfa:	e7e9      	b.n	8007cd0 <_fwalk_sglue+0x10>

08007cfc <iprintf>:
 8007cfc:	b40f      	push	{r0, r1, r2, r3}
 8007cfe:	b507      	push	{r0, r1, r2, lr}
 8007d00:	4906      	ldr	r1, [pc, #24]	@ (8007d1c <iprintf+0x20>)
 8007d02:	ab04      	add	r3, sp, #16
 8007d04:	6808      	ldr	r0, [r1, #0]
 8007d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d0a:	6881      	ldr	r1, [r0, #8]
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	f000 fb47 	bl	80083a0 <_vfiprintf_r>
 8007d12:	b003      	add	sp, #12
 8007d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d18:	b004      	add	sp, #16
 8007d1a:	4770      	bx	lr
 8007d1c:	20000034 	.word	0x20000034

08007d20 <_puts_r>:
 8007d20:	6a03      	ldr	r3, [r0, #32]
 8007d22:	b570      	push	{r4, r5, r6, lr}
 8007d24:	6884      	ldr	r4, [r0, #8]
 8007d26:	4605      	mov	r5, r0
 8007d28:	460e      	mov	r6, r1
 8007d2a:	b90b      	cbnz	r3, 8007d30 <_puts_r+0x10>
 8007d2c:	f7ff ffb0 	bl	8007c90 <__sinit>
 8007d30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d32:	07db      	lsls	r3, r3, #31
 8007d34:	d405      	bmi.n	8007d42 <_puts_r+0x22>
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	0598      	lsls	r0, r3, #22
 8007d3a:	d402      	bmi.n	8007d42 <_puts_r+0x22>
 8007d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d3e:	f000 f9fc 	bl	800813a <__retarget_lock_acquire_recursive>
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	0719      	lsls	r1, r3, #28
 8007d46:	d502      	bpl.n	8007d4e <_puts_r+0x2e>
 8007d48:	6923      	ldr	r3, [r4, #16]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d135      	bne.n	8007dba <_puts_r+0x9a>
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4628      	mov	r0, r5
 8007d52:	f000 f8c5 	bl	8007ee0 <__swsetup_r>
 8007d56:	b380      	cbz	r0, 8007dba <_puts_r+0x9a>
 8007d58:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007d5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d5e:	07da      	lsls	r2, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_puts_r+0x4e>
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	059b      	lsls	r3, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_puts_r+0x4e>
 8007d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d6a:	f000 f9e7 	bl	800813c <__retarget_lock_release_recursive>
 8007d6e:	4628      	mov	r0, r5
 8007d70:	bd70      	pop	{r4, r5, r6, pc}
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	da04      	bge.n	8007d80 <_puts_r+0x60>
 8007d76:	69a2      	ldr	r2, [r4, #24]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	dc17      	bgt.n	8007dac <_puts_r+0x8c>
 8007d7c:	290a      	cmp	r1, #10
 8007d7e:	d015      	beq.n	8007dac <_puts_r+0x8c>
 8007d80:	6823      	ldr	r3, [r4, #0]
 8007d82:	1c5a      	adds	r2, r3, #1
 8007d84:	6022      	str	r2, [r4, #0]
 8007d86:	7019      	strb	r1, [r3, #0]
 8007d88:	68a3      	ldr	r3, [r4, #8]
 8007d8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	60a3      	str	r3, [r4, #8]
 8007d92:	2900      	cmp	r1, #0
 8007d94:	d1ed      	bne.n	8007d72 <_puts_r+0x52>
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	da11      	bge.n	8007dbe <_puts_r+0x9e>
 8007d9a:	4622      	mov	r2, r4
 8007d9c:	210a      	movs	r1, #10
 8007d9e:	4628      	mov	r0, r5
 8007da0:	f000 f85f 	bl	8007e62 <__swbuf_r>
 8007da4:	3001      	adds	r0, #1
 8007da6:	d0d7      	beq.n	8007d58 <_puts_r+0x38>
 8007da8:	250a      	movs	r5, #10
 8007daa:	e7d7      	b.n	8007d5c <_puts_r+0x3c>
 8007dac:	4622      	mov	r2, r4
 8007dae:	4628      	mov	r0, r5
 8007db0:	f000 f857 	bl	8007e62 <__swbuf_r>
 8007db4:	3001      	adds	r0, #1
 8007db6:	d1e7      	bne.n	8007d88 <_puts_r+0x68>
 8007db8:	e7ce      	b.n	8007d58 <_puts_r+0x38>
 8007dba:	3e01      	subs	r6, #1
 8007dbc:	e7e4      	b.n	8007d88 <_puts_r+0x68>
 8007dbe:	6823      	ldr	r3, [r4, #0]
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	6022      	str	r2, [r4, #0]
 8007dc4:	220a      	movs	r2, #10
 8007dc6:	701a      	strb	r2, [r3, #0]
 8007dc8:	e7ee      	b.n	8007da8 <_puts_r+0x88>
	...

08007dcc <puts>:
 8007dcc:	4b02      	ldr	r3, [pc, #8]	@ (8007dd8 <puts+0xc>)
 8007dce:	4601      	mov	r1, r0
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	f7ff bfa5 	b.w	8007d20 <_puts_r>
 8007dd6:	bf00      	nop
 8007dd8:	20000034 	.word	0x20000034

08007ddc <__sread>:
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	460c      	mov	r4, r1
 8007de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de4:	f000 f95a 	bl	800809c <_read_r>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	bfab      	itete	ge
 8007dec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dee:	89a3      	ldrhlt	r3, [r4, #12]
 8007df0:	181b      	addge	r3, r3, r0
 8007df2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007df6:	bfac      	ite	ge
 8007df8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dfa:	81a3      	strhlt	r3, [r4, #12]
 8007dfc:	bd10      	pop	{r4, pc}

08007dfe <__swrite>:
 8007dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e02:	461f      	mov	r7, r3
 8007e04:	898b      	ldrh	r3, [r1, #12]
 8007e06:	05db      	lsls	r3, r3, #23
 8007e08:	4605      	mov	r5, r0
 8007e0a:	460c      	mov	r4, r1
 8007e0c:	4616      	mov	r6, r2
 8007e0e:	d505      	bpl.n	8007e1c <__swrite+0x1e>
 8007e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e14:	2302      	movs	r3, #2
 8007e16:	2200      	movs	r2, #0
 8007e18:	f000 f92e 	bl	8008078 <_lseek_r>
 8007e1c:	89a3      	ldrh	r3, [r4, #12]
 8007e1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e26:	81a3      	strh	r3, [r4, #12]
 8007e28:	4632      	mov	r2, r6
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e32:	f000 b945 	b.w	80080c0 <_write_r>

08007e36 <__sseek>:
 8007e36:	b510      	push	{r4, lr}
 8007e38:	460c      	mov	r4, r1
 8007e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3e:	f000 f91b 	bl	8008078 <_lseek_r>
 8007e42:	1c43      	adds	r3, r0, #1
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	bf15      	itete	ne
 8007e48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e52:	81a3      	strheq	r3, [r4, #12]
 8007e54:	bf18      	it	ne
 8007e56:	81a3      	strhne	r3, [r4, #12]
 8007e58:	bd10      	pop	{r4, pc}

08007e5a <__sclose>:
 8007e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e5e:	f000 b89d 	b.w	8007f9c <_close_r>

08007e62 <__swbuf_r>:
 8007e62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e64:	460e      	mov	r6, r1
 8007e66:	4614      	mov	r4, r2
 8007e68:	4605      	mov	r5, r0
 8007e6a:	b118      	cbz	r0, 8007e74 <__swbuf_r+0x12>
 8007e6c:	6a03      	ldr	r3, [r0, #32]
 8007e6e:	b90b      	cbnz	r3, 8007e74 <__swbuf_r+0x12>
 8007e70:	f7ff ff0e 	bl	8007c90 <__sinit>
 8007e74:	69a3      	ldr	r3, [r4, #24]
 8007e76:	60a3      	str	r3, [r4, #8]
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	071a      	lsls	r2, r3, #28
 8007e7c:	d501      	bpl.n	8007e82 <__swbuf_r+0x20>
 8007e7e:	6923      	ldr	r3, [r4, #16]
 8007e80:	b943      	cbnz	r3, 8007e94 <__swbuf_r+0x32>
 8007e82:	4621      	mov	r1, r4
 8007e84:	4628      	mov	r0, r5
 8007e86:	f000 f82b 	bl	8007ee0 <__swsetup_r>
 8007e8a:	b118      	cbz	r0, 8007e94 <__swbuf_r+0x32>
 8007e8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007e90:	4638      	mov	r0, r7
 8007e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	6922      	ldr	r2, [r4, #16]
 8007e98:	1a98      	subs	r0, r3, r2
 8007e9a:	6963      	ldr	r3, [r4, #20]
 8007e9c:	b2f6      	uxtb	r6, r6
 8007e9e:	4283      	cmp	r3, r0
 8007ea0:	4637      	mov	r7, r6
 8007ea2:	dc05      	bgt.n	8007eb0 <__swbuf_r+0x4e>
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	f000 fda2 	bl	80089f0 <_fflush_r>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1ed      	bne.n	8007e8c <__swbuf_r+0x2a>
 8007eb0:	68a3      	ldr	r3, [r4, #8]
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	60a3      	str	r3, [r4, #8]
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	1c5a      	adds	r2, r3, #1
 8007eba:	6022      	str	r2, [r4, #0]
 8007ebc:	701e      	strb	r6, [r3, #0]
 8007ebe:	6962      	ldr	r2, [r4, #20]
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d004      	beq.n	8007ed0 <__swbuf_r+0x6e>
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	07db      	lsls	r3, r3, #31
 8007eca:	d5e1      	bpl.n	8007e90 <__swbuf_r+0x2e>
 8007ecc:	2e0a      	cmp	r6, #10
 8007ece:	d1df      	bne.n	8007e90 <__swbuf_r+0x2e>
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	f000 fd8c 	bl	80089f0 <_fflush_r>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d0d9      	beq.n	8007e90 <__swbuf_r+0x2e>
 8007edc:	e7d6      	b.n	8007e8c <__swbuf_r+0x2a>
	...

08007ee0 <__swsetup_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4b29      	ldr	r3, [pc, #164]	@ (8007f88 <__swsetup_r+0xa8>)
 8007ee4:	4605      	mov	r5, r0
 8007ee6:	6818      	ldr	r0, [r3, #0]
 8007ee8:	460c      	mov	r4, r1
 8007eea:	b118      	cbz	r0, 8007ef4 <__swsetup_r+0x14>
 8007eec:	6a03      	ldr	r3, [r0, #32]
 8007eee:	b90b      	cbnz	r3, 8007ef4 <__swsetup_r+0x14>
 8007ef0:	f7ff fece 	bl	8007c90 <__sinit>
 8007ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ef8:	0719      	lsls	r1, r3, #28
 8007efa:	d422      	bmi.n	8007f42 <__swsetup_r+0x62>
 8007efc:	06da      	lsls	r2, r3, #27
 8007efe:	d407      	bmi.n	8007f10 <__swsetup_r+0x30>
 8007f00:	2209      	movs	r2, #9
 8007f02:	602a      	str	r2, [r5, #0]
 8007f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f08:	81a3      	strh	r3, [r4, #12]
 8007f0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f0e:	e033      	b.n	8007f78 <__swsetup_r+0x98>
 8007f10:	0758      	lsls	r0, r3, #29
 8007f12:	d512      	bpl.n	8007f3a <__swsetup_r+0x5a>
 8007f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f16:	b141      	cbz	r1, 8007f2a <__swsetup_r+0x4a>
 8007f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f1c:	4299      	cmp	r1, r3
 8007f1e:	d002      	beq.n	8007f26 <__swsetup_r+0x46>
 8007f20:	4628      	mov	r0, r5
 8007f22:	f000 f91b 	bl	800815c <_free_r>
 8007f26:	2300      	movs	r3, #0
 8007f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f30:	81a3      	strh	r3, [r4, #12]
 8007f32:	2300      	movs	r3, #0
 8007f34:	6063      	str	r3, [r4, #4]
 8007f36:	6923      	ldr	r3, [r4, #16]
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	f043 0308 	orr.w	r3, r3, #8
 8007f40:	81a3      	strh	r3, [r4, #12]
 8007f42:	6923      	ldr	r3, [r4, #16]
 8007f44:	b94b      	cbnz	r3, 8007f5a <__swsetup_r+0x7a>
 8007f46:	89a3      	ldrh	r3, [r4, #12]
 8007f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f50:	d003      	beq.n	8007f5a <__swsetup_r+0x7a>
 8007f52:	4621      	mov	r1, r4
 8007f54:	4628      	mov	r0, r5
 8007f56:	f000 fd99 	bl	8008a8c <__smakebuf_r>
 8007f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f5e:	f013 0201 	ands.w	r2, r3, #1
 8007f62:	d00a      	beq.n	8007f7a <__swsetup_r+0x9a>
 8007f64:	2200      	movs	r2, #0
 8007f66:	60a2      	str	r2, [r4, #8]
 8007f68:	6962      	ldr	r2, [r4, #20]
 8007f6a:	4252      	negs	r2, r2
 8007f6c:	61a2      	str	r2, [r4, #24]
 8007f6e:	6922      	ldr	r2, [r4, #16]
 8007f70:	b942      	cbnz	r2, 8007f84 <__swsetup_r+0xa4>
 8007f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f76:	d1c5      	bne.n	8007f04 <__swsetup_r+0x24>
 8007f78:	bd38      	pop	{r3, r4, r5, pc}
 8007f7a:	0799      	lsls	r1, r3, #30
 8007f7c:	bf58      	it	pl
 8007f7e:	6962      	ldrpl	r2, [r4, #20]
 8007f80:	60a2      	str	r2, [r4, #8]
 8007f82:	e7f4      	b.n	8007f6e <__swsetup_r+0x8e>
 8007f84:	2000      	movs	r0, #0
 8007f86:	e7f7      	b.n	8007f78 <__swsetup_r+0x98>
 8007f88:	20000034 	.word	0x20000034

08007f8c <memset>:
 8007f8c:	4402      	add	r2, r0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d100      	bne.n	8007f96 <memset+0xa>
 8007f94:	4770      	bx	lr
 8007f96:	f803 1b01 	strb.w	r1, [r3], #1
 8007f9a:	e7f9      	b.n	8007f90 <memset+0x4>

08007f9c <_close_r>:
 8007f9c:	b538      	push	{r3, r4, r5, lr}
 8007f9e:	4d06      	ldr	r5, [pc, #24]	@ (8007fb8 <_close_r+0x1c>)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	602b      	str	r3, [r5, #0]
 8007fa8:	f7f8 fee9 	bl	8000d7e <_close>
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	d102      	bne.n	8007fb6 <_close_r+0x1a>
 8007fb0:	682b      	ldr	r3, [r5, #0]
 8007fb2:	b103      	cbz	r3, 8007fb6 <_close_r+0x1a>
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	20001d40 	.word	0x20001d40

08007fbc <_reclaim_reent>:
 8007fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8008074 <_reclaim_reent+0xb8>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4283      	cmp	r3, r0
 8007fc2:	b570      	push	{r4, r5, r6, lr}
 8007fc4:	4604      	mov	r4, r0
 8007fc6:	d053      	beq.n	8008070 <_reclaim_reent+0xb4>
 8007fc8:	69c3      	ldr	r3, [r0, #28]
 8007fca:	b31b      	cbz	r3, 8008014 <_reclaim_reent+0x58>
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	b163      	cbz	r3, 8007fea <_reclaim_reent+0x2e>
 8007fd0:	2500      	movs	r5, #0
 8007fd2:	69e3      	ldr	r3, [r4, #28]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	5959      	ldr	r1, [r3, r5]
 8007fd8:	b9b1      	cbnz	r1, 8008008 <_reclaim_reent+0x4c>
 8007fda:	3504      	adds	r5, #4
 8007fdc:	2d80      	cmp	r5, #128	@ 0x80
 8007fde:	d1f8      	bne.n	8007fd2 <_reclaim_reent+0x16>
 8007fe0:	69e3      	ldr	r3, [r4, #28]
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	68d9      	ldr	r1, [r3, #12]
 8007fe6:	f000 f8b9 	bl	800815c <_free_r>
 8007fea:	69e3      	ldr	r3, [r4, #28]
 8007fec:	6819      	ldr	r1, [r3, #0]
 8007fee:	b111      	cbz	r1, 8007ff6 <_reclaim_reent+0x3a>
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 f8b3 	bl	800815c <_free_r>
 8007ff6:	69e3      	ldr	r3, [r4, #28]
 8007ff8:	689d      	ldr	r5, [r3, #8]
 8007ffa:	b15d      	cbz	r5, 8008014 <_reclaim_reent+0x58>
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	4620      	mov	r0, r4
 8008000:	682d      	ldr	r5, [r5, #0]
 8008002:	f000 f8ab 	bl	800815c <_free_r>
 8008006:	e7f8      	b.n	8007ffa <_reclaim_reent+0x3e>
 8008008:	680e      	ldr	r6, [r1, #0]
 800800a:	4620      	mov	r0, r4
 800800c:	f000 f8a6 	bl	800815c <_free_r>
 8008010:	4631      	mov	r1, r6
 8008012:	e7e1      	b.n	8007fd8 <_reclaim_reent+0x1c>
 8008014:	6961      	ldr	r1, [r4, #20]
 8008016:	b111      	cbz	r1, 800801e <_reclaim_reent+0x62>
 8008018:	4620      	mov	r0, r4
 800801a:	f000 f89f 	bl	800815c <_free_r>
 800801e:	69e1      	ldr	r1, [r4, #28]
 8008020:	b111      	cbz	r1, 8008028 <_reclaim_reent+0x6c>
 8008022:	4620      	mov	r0, r4
 8008024:	f000 f89a 	bl	800815c <_free_r>
 8008028:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800802a:	b111      	cbz	r1, 8008032 <_reclaim_reent+0x76>
 800802c:	4620      	mov	r0, r4
 800802e:	f000 f895 	bl	800815c <_free_r>
 8008032:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008034:	b111      	cbz	r1, 800803c <_reclaim_reent+0x80>
 8008036:	4620      	mov	r0, r4
 8008038:	f000 f890 	bl	800815c <_free_r>
 800803c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800803e:	b111      	cbz	r1, 8008046 <_reclaim_reent+0x8a>
 8008040:	4620      	mov	r0, r4
 8008042:	f000 f88b 	bl	800815c <_free_r>
 8008046:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008048:	b111      	cbz	r1, 8008050 <_reclaim_reent+0x94>
 800804a:	4620      	mov	r0, r4
 800804c:	f000 f886 	bl	800815c <_free_r>
 8008050:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008052:	b111      	cbz	r1, 800805a <_reclaim_reent+0x9e>
 8008054:	4620      	mov	r0, r4
 8008056:	f000 f881 	bl	800815c <_free_r>
 800805a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800805c:	b111      	cbz	r1, 8008064 <_reclaim_reent+0xa8>
 800805e:	4620      	mov	r0, r4
 8008060:	f000 f87c 	bl	800815c <_free_r>
 8008064:	6a23      	ldr	r3, [r4, #32]
 8008066:	b11b      	cbz	r3, 8008070 <_reclaim_reent+0xb4>
 8008068:	4620      	mov	r0, r4
 800806a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800806e:	4718      	bx	r3
 8008070:	bd70      	pop	{r4, r5, r6, pc}
 8008072:	bf00      	nop
 8008074:	20000034 	.word	0x20000034

08008078 <_lseek_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4d07      	ldr	r5, [pc, #28]	@ (8008098 <_lseek_r+0x20>)
 800807c:	4604      	mov	r4, r0
 800807e:	4608      	mov	r0, r1
 8008080:	4611      	mov	r1, r2
 8008082:	2200      	movs	r2, #0
 8008084:	602a      	str	r2, [r5, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	f7f8 fea0 	bl	8000dcc <_lseek>
 800808c:	1c43      	adds	r3, r0, #1
 800808e:	d102      	bne.n	8008096 <_lseek_r+0x1e>
 8008090:	682b      	ldr	r3, [r5, #0]
 8008092:	b103      	cbz	r3, 8008096 <_lseek_r+0x1e>
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	bd38      	pop	{r3, r4, r5, pc}
 8008098:	20001d40 	.word	0x20001d40

0800809c <_read_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	4d07      	ldr	r5, [pc, #28]	@ (80080bc <_read_r+0x20>)
 80080a0:	4604      	mov	r4, r0
 80080a2:	4608      	mov	r0, r1
 80080a4:	4611      	mov	r1, r2
 80080a6:	2200      	movs	r2, #0
 80080a8:	602a      	str	r2, [r5, #0]
 80080aa:	461a      	mov	r2, r3
 80080ac:	f7f8 fe4a 	bl	8000d44 <_read>
 80080b0:	1c43      	adds	r3, r0, #1
 80080b2:	d102      	bne.n	80080ba <_read_r+0x1e>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b103      	cbz	r3, 80080ba <_read_r+0x1e>
 80080b8:	6023      	str	r3, [r4, #0]
 80080ba:	bd38      	pop	{r3, r4, r5, pc}
 80080bc:	20001d40 	.word	0x20001d40

080080c0 <_write_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4d07      	ldr	r5, [pc, #28]	@ (80080e0 <_write_r+0x20>)
 80080c4:	4604      	mov	r4, r0
 80080c6:	4608      	mov	r0, r1
 80080c8:	4611      	mov	r1, r2
 80080ca:	2200      	movs	r2, #0
 80080cc:	602a      	str	r2, [r5, #0]
 80080ce:	461a      	mov	r2, r3
 80080d0:	f7f8 fc12 	bl	80008f8 <_write>
 80080d4:	1c43      	adds	r3, r0, #1
 80080d6:	d102      	bne.n	80080de <_write_r+0x1e>
 80080d8:	682b      	ldr	r3, [r5, #0]
 80080da:	b103      	cbz	r3, 80080de <_write_r+0x1e>
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	bd38      	pop	{r3, r4, r5, pc}
 80080e0:	20001d40 	.word	0x20001d40

080080e4 <__errno>:
 80080e4:	4b01      	ldr	r3, [pc, #4]	@ (80080ec <__errno+0x8>)
 80080e6:	6818      	ldr	r0, [r3, #0]
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	20000034 	.word	0x20000034

080080f0 <__libc_init_array>:
 80080f0:	b570      	push	{r4, r5, r6, lr}
 80080f2:	4d0d      	ldr	r5, [pc, #52]	@ (8008128 <__libc_init_array+0x38>)
 80080f4:	4c0d      	ldr	r4, [pc, #52]	@ (800812c <__libc_init_array+0x3c>)
 80080f6:	1b64      	subs	r4, r4, r5
 80080f8:	10a4      	asrs	r4, r4, #2
 80080fa:	2600      	movs	r6, #0
 80080fc:	42a6      	cmp	r6, r4
 80080fe:	d109      	bne.n	8008114 <__libc_init_array+0x24>
 8008100:	4d0b      	ldr	r5, [pc, #44]	@ (8008130 <__libc_init_array+0x40>)
 8008102:	4c0c      	ldr	r4, [pc, #48]	@ (8008134 <__libc_init_array+0x44>)
 8008104:	f000 fd30 	bl	8008b68 <_init>
 8008108:	1b64      	subs	r4, r4, r5
 800810a:	10a4      	asrs	r4, r4, #2
 800810c:	2600      	movs	r6, #0
 800810e:	42a6      	cmp	r6, r4
 8008110:	d105      	bne.n	800811e <__libc_init_array+0x2e>
 8008112:	bd70      	pop	{r4, r5, r6, pc}
 8008114:	f855 3b04 	ldr.w	r3, [r5], #4
 8008118:	4798      	blx	r3
 800811a:	3601      	adds	r6, #1
 800811c:	e7ee      	b.n	80080fc <__libc_init_array+0xc>
 800811e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008122:	4798      	blx	r3
 8008124:	3601      	adds	r6, #1
 8008126:	e7f2      	b.n	800810e <__libc_init_array+0x1e>
 8008128:	08008e80 	.word	0x08008e80
 800812c:	08008e80 	.word	0x08008e80
 8008130:	08008e80 	.word	0x08008e80
 8008134:	08008e84 	.word	0x08008e84

08008138 <__retarget_lock_init_recursive>:
 8008138:	4770      	bx	lr

0800813a <__retarget_lock_acquire_recursive>:
 800813a:	4770      	bx	lr

0800813c <__retarget_lock_release_recursive>:
 800813c:	4770      	bx	lr

0800813e <memcpy>:
 800813e:	440a      	add	r2, r1
 8008140:	4291      	cmp	r1, r2
 8008142:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008146:	d100      	bne.n	800814a <memcpy+0xc>
 8008148:	4770      	bx	lr
 800814a:	b510      	push	{r4, lr}
 800814c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008150:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008154:	4291      	cmp	r1, r2
 8008156:	d1f9      	bne.n	800814c <memcpy+0xe>
 8008158:	bd10      	pop	{r4, pc}
	...

0800815c <_free_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4605      	mov	r5, r0
 8008160:	2900      	cmp	r1, #0
 8008162:	d041      	beq.n	80081e8 <_free_r+0x8c>
 8008164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008168:	1f0c      	subs	r4, r1, #4
 800816a:	2b00      	cmp	r3, #0
 800816c:	bfb8      	it	lt
 800816e:	18e4      	addlt	r4, r4, r3
 8008170:	f000 f8e0 	bl	8008334 <__malloc_lock>
 8008174:	4a1d      	ldr	r2, [pc, #116]	@ (80081ec <_free_r+0x90>)
 8008176:	6813      	ldr	r3, [r2, #0]
 8008178:	b933      	cbnz	r3, 8008188 <_free_r+0x2c>
 800817a:	6063      	str	r3, [r4, #4]
 800817c:	6014      	str	r4, [r2, #0]
 800817e:	4628      	mov	r0, r5
 8008180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008184:	f000 b8dc 	b.w	8008340 <__malloc_unlock>
 8008188:	42a3      	cmp	r3, r4
 800818a:	d908      	bls.n	800819e <_free_r+0x42>
 800818c:	6820      	ldr	r0, [r4, #0]
 800818e:	1821      	adds	r1, r4, r0
 8008190:	428b      	cmp	r3, r1
 8008192:	bf01      	itttt	eq
 8008194:	6819      	ldreq	r1, [r3, #0]
 8008196:	685b      	ldreq	r3, [r3, #4]
 8008198:	1809      	addeq	r1, r1, r0
 800819a:	6021      	streq	r1, [r4, #0]
 800819c:	e7ed      	b.n	800817a <_free_r+0x1e>
 800819e:	461a      	mov	r2, r3
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	b10b      	cbz	r3, 80081a8 <_free_r+0x4c>
 80081a4:	42a3      	cmp	r3, r4
 80081a6:	d9fa      	bls.n	800819e <_free_r+0x42>
 80081a8:	6811      	ldr	r1, [r2, #0]
 80081aa:	1850      	adds	r0, r2, r1
 80081ac:	42a0      	cmp	r0, r4
 80081ae:	d10b      	bne.n	80081c8 <_free_r+0x6c>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	4401      	add	r1, r0
 80081b4:	1850      	adds	r0, r2, r1
 80081b6:	4283      	cmp	r3, r0
 80081b8:	6011      	str	r1, [r2, #0]
 80081ba:	d1e0      	bne.n	800817e <_free_r+0x22>
 80081bc:	6818      	ldr	r0, [r3, #0]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	6053      	str	r3, [r2, #4]
 80081c2:	4408      	add	r0, r1
 80081c4:	6010      	str	r0, [r2, #0]
 80081c6:	e7da      	b.n	800817e <_free_r+0x22>
 80081c8:	d902      	bls.n	80081d0 <_free_r+0x74>
 80081ca:	230c      	movs	r3, #12
 80081cc:	602b      	str	r3, [r5, #0]
 80081ce:	e7d6      	b.n	800817e <_free_r+0x22>
 80081d0:	6820      	ldr	r0, [r4, #0]
 80081d2:	1821      	adds	r1, r4, r0
 80081d4:	428b      	cmp	r3, r1
 80081d6:	bf04      	itt	eq
 80081d8:	6819      	ldreq	r1, [r3, #0]
 80081da:	685b      	ldreq	r3, [r3, #4]
 80081dc:	6063      	str	r3, [r4, #4]
 80081de:	bf04      	itt	eq
 80081e0:	1809      	addeq	r1, r1, r0
 80081e2:	6021      	streq	r1, [r4, #0]
 80081e4:	6054      	str	r4, [r2, #4]
 80081e6:	e7ca      	b.n	800817e <_free_r+0x22>
 80081e8:	bd38      	pop	{r3, r4, r5, pc}
 80081ea:	bf00      	nop
 80081ec:	20001d4c 	.word	0x20001d4c

080081f0 <sbrk_aligned>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	4e0f      	ldr	r6, [pc, #60]	@ (8008230 <sbrk_aligned+0x40>)
 80081f4:	460c      	mov	r4, r1
 80081f6:	6831      	ldr	r1, [r6, #0]
 80081f8:	4605      	mov	r5, r0
 80081fa:	b911      	cbnz	r1, 8008202 <sbrk_aligned+0x12>
 80081fc:	f000 fca4 	bl	8008b48 <_sbrk_r>
 8008200:	6030      	str	r0, [r6, #0]
 8008202:	4621      	mov	r1, r4
 8008204:	4628      	mov	r0, r5
 8008206:	f000 fc9f 	bl	8008b48 <_sbrk_r>
 800820a:	1c43      	adds	r3, r0, #1
 800820c:	d103      	bne.n	8008216 <sbrk_aligned+0x26>
 800820e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008212:	4620      	mov	r0, r4
 8008214:	bd70      	pop	{r4, r5, r6, pc}
 8008216:	1cc4      	adds	r4, r0, #3
 8008218:	f024 0403 	bic.w	r4, r4, #3
 800821c:	42a0      	cmp	r0, r4
 800821e:	d0f8      	beq.n	8008212 <sbrk_aligned+0x22>
 8008220:	1a21      	subs	r1, r4, r0
 8008222:	4628      	mov	r0, r5
 8008224:	f000 fc90 	bl	8008b48 <_sbrk_r>
 8008228:	3001      	adds	r0, #1
 800822a:	d1f2      	bne.n	8008212 <sbrk_aligned+0x22>
 800822c:	e7ef      	b.n	800820e <sbrk_aligned+0x1e>
 800822e:	bf00      	nop
 8008230:	20001d48 	.word	0x20001d48

08008234 <_malloc_r>:
 8008234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008238:	1ccd      	adds	r5, r1, #3
 800823a:	f025 0503 	bic.w	r5, r5, #3
 800823e:	3508      	adds	r5, #8
 8008240:	2d0c      	cmp	r5, #12
 8008242:	bf38      	it	cc
 8008244:	250c      	movcc	r5, #12
 8008246:	2d00      	cmp	r5, #0
 8008248:	4606      	mov	r6, r0
 800824a:	db01      	blt.n	8008250 <_malloc_r+0x1c>
 800824c:	42a9      	cmp	r1, r5
 800824e:	d904      	bls.n	800825a <_malloc_r+0x26>
 8008250:	230c      	movs	r3, #12
 8008252:	6033      	str	r3, [r6, #0]
 8008254:	2000      	movs	r0, #0
 8008256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800825a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008330 <_malloc_r+0xfc>
 800825e:	f000 f869 	bl	8008334 <__malloc_lock>
 8008262:	f8d8 3000 	ldr.w	r3, [r8]
 8008266:	461c      	mov	r4, r3
 8008268:	bb44      	cbnz	r4, 80082bc <_malloc_r+0x88>
 800826a:	4629      	mov	r1, r5
 800826c:	4630      	mov	r0, r6
 800826e:	f7ff ffbf 	bl	80081f0 <sbrk_aligned>
 8008272:	1c43      	adds	r3, r0, #1
 8008274:	4604      	mov	r4, r0
 8008276:	d158      	bne.n	800832a <_malloc_r+0xf6>
 8008278:	f8d8 4000 	ldr.w	r4, [r8]
 800827c:	4627      	mov	r7, r4
 800827e:	2f00      	cmp	r7, #0
 8008280:	d143      	bne.n	800830a <_malloc_r+0xd6>
 8008282:	2c00      	cmp	r4, #0
 8008284:	d04b      	beq.n	800831e <_malloc_r+0xea>
 8008286:	6823      	ldr	r3, [r4, #0]
 8008288:	4639      	mov	r1, r7
 800828a:	4630      	mov	r0, r6
 800828c:	eb04 0903 	add.w	r9, r4, r3
 8008290:	f000 fc5a 	bl	8008b48 <_sbrk_r>
 8008294:	4581      	cmp	r9, r0
 8008296:	d142      	bne.n	800831e <_malloc_r+0xea>
 8008298:	6821      	ldr	r1, [r4, #0]
 800829a:	1a6d      	subs	r5, r5, r1
 800829c:	4629      	mov	r1, r5
 800829e:	4630      	mov	r0, r6
 80082a0:	f7ff ffa6 	bl	80081f0 <sbrk_aligned>
 80082a4:	3001      	adds	r0, #1
 80082a6:	d03a      	beq.n	800831e <_malloc_r+0xea>
 80082a8:	6823      	ldr	r3, [r4, #0]
 80082aa:	442b      	add	r3, r5
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	f8d8 3000 	ldr.w	r3, [r8]
 80082b2:	685a      	ldr	r2, [r3, #4]
 80082b4:	bb62      	cbnz	r2, 8008310 <_malloc_r+0xdc>
 80082b6:	f8c8 7000 	str.w	r7, [r8]
 80082ba:	e00f      	b.n	80082dc <_malloc_r+0xa8>
 80082bc:	6822      	ldr	r2, [r4, #0]
 80082be:	1b52      	subs	r2, r2, r5
 80082c0:	d420      	bmi.n	8008304 <_malloc_r+0xd0>
 80082c2:	2a0b      	cmp	r2, #11
 80082c4:	d917      	bls.n	80082f6 <_malloc_r+0xc2>
 80082c6:	1961      	adds	r1, r4, r5
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	6025      	str	r5, [r4, #0]
 80082cc:	bf18      	it	ne
 80082ce:	6059      	strne	r1, [r3, #4]
 80082d0:	6863      	ldr	r3, [r4, #4]
 80082d2:	bf08      	it	eq
 80082d4:	f8c8 1000 	streq.w	r1, [r8]
 80082d8:	5162      	str	r2, [r4, r5]
 80082da:	604b      	str	r3, [r1, #4]
 80082dc:	4630      	mov	r0, r6
 80082de:	f000 f82f 	bl	8008340 <__malloc_unlock>
 80082e2:	f104 000b 	add.w	r0, r4, #11
 80082e6:	1d23      	adds	r3, r4, #4
 80082e8:	f020 0007 	bic.w	r0, r0, #7
 80082ec:	1ac2      	subs	r2, r0, r3
 80082ee:	bf1c      	itt	ne
 80082f0:	1a1b      	subne	r3, r3, r0
 80082f2:	50a3      	strne	r3, [r4, r2]
 80082f4:	e7af      	b.n	8008256 <_malloc_r+0x22>
 80082f6:	6862      	ldr	r2, [r4, #4]
 80082f8:	42a3      	cmp	r3, r4
 80082fa:	bf0c      	ite	eq
 80082fc:	f8c8 2000 	streq.w	r2, [r8]
 8008300:	605a      	strne	r2, [r3, #4]
 8008302:	e7eb      	b.n	80082dc <_malloc_r+0xa8>
 8008304:	4623      	mov	r3, r4
 8008306:	6864      	ldr	r4, [r4, #4]
 8008308:	e7ae      	b.n	8008268 <_malloc_r+0x34>
 800830a:	463c      	mov	r4, r7
 800830c:	687f      	ldr	r7, [r7, #4]
 800830e:	e7b6      	b.n	800827e <_malloc_r+0x4a>
 8008310:	461a      	mov	r2, r3
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	42a3      	cmp	r3, r4
 8008316:	d1fb      	bne.n	8008310 <_malloc_r+0xdc>
 8008318:	2300      	movs	r3, #0
 800831a:	6053      	str	r3, [r2, #4]
 800831c:	e7de      	b.n	80082dc <_malloc_r+0xa8>
 800831e:	230c      	movs	r3, #12
 8008320:	6033      	str	r3, [r6, #0]
 8008322:	4630      	mov	r0, r6
 8008324:	f000 f80c 	bl	8008340 <__malloc_unlock>
 8008328:	e794      	b.n	8008254 <_malloc_r+0x20>
 800832a:	6005      	str	r5, [r0, #0]
 800832c:	e7d6      	b.n	80082dc <_malloc_r+0xa8>
 800832e:	bf00      	nop
 8008330:	20001d4c 	.word	0x20001d4c

08008334 <__malloc_lock>:
 8008334:	4801      	ldr	r0, [pc, #4]	@ (800833c <__malloc_lock+0x8>)
 8008336:	f7ff bf00 	b.w	800813a <__retarget_lock_acquire_recursive>
 800833a:	bf00      	nop
 800833c:	20001d44 	.word	0x20001d44

08008340 <__malloc_unlock>:
 8008340:	4801      	ldr	r0, [pc, #4]	@ (8008348 <__malloc_unlock+0x8>)
 8008342:	f7ff befb 	b.w	800813c <__retarget_lock_release_recursive>
 8008346:	bf00      	nop
 8008348:	20001d44 	.word	0x20001d44

0800834c <__sfputc_r>:
 800834c:	6893      	ldr	r3, [r2, #8]
 800834e:	3b01      	subs	r3, #1
 8008350:	2b00      	cmp	r3, #0
 8008352:	b410      	push	{r4}
 8008354:	6093      	str	r3, [r2, #8]
 8008356:	da08      	bge.n	800836a <__sfputc_r+0x1e>
 8008358:	6994      	ldr	r4, [r2, #24]
 800835a:	42a3      	cmp	r3, r4
 800835c:	db01      	blt.n	8008362 <__sfputc_r+0x16>
 800835e:	290a      	cmp	r1, #10
 8008360:	d103      	bne.n	800836a <__sfputc_r+0x1e>
 8008362:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008366:	f7ff bd7c 	b.w	8007e62 <__swbuf_r>
 800836a:	6813      	ldr	r3, [r2, #0]
 800836c:	1c58      	adds	r0, r3, #1
 800836e:	6010      	str	r0, [r2, #0]
 8008370:	7019      	strb	r1, [r3, #0]
 8008372:	4608      	mov	r0, r1
 8008374:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008378:	4770      	bx	lr

0800837a <__sfputs_r>:
 800837a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800837c:	4606      	mov	r6, r0
 800837e:	460f      	mov	r7, r1
 8008380:	4614      	mov	r4, r2
 8008382:	18d5      	adds	r5, r2, r3
 8008384:	42ac      	cmp	r4, r5
 8008386:	d101      	bne.n	800838c <__sfputs_r+0x12>
 8008388:	2000      	movs	r0, #0
 800838a:	e007      	b.n	800839c <__sfputs_r+0x22>
 800838c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008390:	463a      	mov	r2, r7
 8008392:	4630      	mov	r0, r6
 8008394:	f7ff ffda 	bl	800834c <__sfputc_r>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d1f3      	bne.n	8008384 <__sfputs_r+0xa>
 800839c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080083a0 <_vfiprintf_r>:
 80083a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a4:	460d      	mov	r5, r1
 80083a6:	b09d      	sub	sp, #116	@ 0x74
 80083a8:	4614      	mov	r4, r2
 80083aa:	4698      	mov	r8, r3
 80083ac:	4606      	mov	r6, r0
 80083ae:	b118      	cbz	r0, 80083b8 <_vfiprintf_r+0x18>
 80083b0:	6a03      	ldr	r3, [r0, #32]
 80083b2:	b90b      	cbnz	r3, 80083b8 <_vfiprintf_r+0x18>
 80083b4:	f7ff fc6c 	bl	8007c90 <__sinit>
 80083b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ba:	07d9      	lsls	r1, r3, #31
 80083bc:	d405      	bmi.n	80083ca <_vfiprintf_r+0x2a>
 80083be:	89ab      	ldrh	r3, [r5, #12]
 80083c0:	059a      	lsls	r2, r3, #22
 80083c2:	d402      	bmi.n	80083ca <_vfiprintf_r+0x2a>
 80083c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083c6:	f7ff feb8 	bl	800813a <__retarget_lock_acquire_recursive>
 80083ca:	89ab      	ldrh	r3, [r5, #12]
 80083cc:	071b      	lsls	r3, r3, #28
 80083ce:	d501      	bpl.n	80083d4 <_vfiprintf_r+0x34>
 80083d0:	692b      	ldr	r3, [r5, #16]
 80083d2:	b99b      	cbnz	r3, 80083fc <_vfiprintf_r+0x5c>
 80083d4:	4629      	mov	r1, r5
 80083d6:	4630      	mov	r0, r6
 80083d8:	f7ff fd82 	bl	8007ee0 <__swsetup_r>
 80083dc:	b170      	cbz	r0, 80083fc <_vfiprintf_r+0x5c>
 80083de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083e0:	07dc      	lsls	r4, r3, #31
 80083e2:	d504      	bpl.n	80083ee <_vfiprintf_r+0x4e>
 80083e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083e8:	b01d      	add	sp, #116	@ 0x74
 80083ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ee:	89ab      	ldrh	r3, [r5, #12]
 80083f0:	0598      	lsls	r0, r3, #22
 80083f2:	d4f7      	bmi.n	80083e4 <_vfiprintf_r+0x44>
 80083f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083f6:	f7ff fea1 	bl	800813c <__retarget_lock_release_recursive>
 80083fa:	e7f3      	b.n	80083e4 <_vfiprintf_r+0x44>
 80083fc:	2300      	movs	r3, #0
 80083fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008400:	2320      	movs	r3, #32
 8008402:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008406:	f8cd 800c 	str.w	r8, [sp, #12]
 800840a:	2330      	movs	r3, #48	@ 0x30
 800840c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085bc <_vfiprintf_r+0x21c>
 8008410:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008414:	f04f 0901 	mov.w	r9, #1
 8008418:	4623      	mov	r3, r4
 800841a:	469a      	mov	sl, r3
 800841c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008420:	b10a      	cbz	r2, 8008426 <_vfiprintf_r+0x86>
 8008422:	2a25      	cmp	r2, #37	@ 0x25
 8008424:	d1f9      	bne.n	800841a <_vfiprintf_r+0x7a>
 8008426:	ebba 0b04 	subs.w	fp, sl, r4
 800842a:	d00b      	beq.n	8008444 <_vfiprintf_r+0xa4>
 800842c:	465b      	mov	r3, fp
 800842e:	4622      	mov	r2, r4
 8008430:	4629      	mov	r1, r5
 8008432:	4630      	mov	r0, r6
 8008434:	f7ff ffa1 	bl	800837a <__sfputs_r>
 8008438:	3001      	adds	r0, #1
 800843a:	f000 80a7 	beq.w	800858c <_vfiprintf_r+0x1ec>
 800843e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008440:	445a      	add	r2, fp
 8008442:	9209      	str	r2, [sp, #36]	@ 0x24
 8008444:	f89a 3000 	ldrb.w	r3, [sl]
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 809f 	beq.w	800858c <_vfiprintf_r+0x1ec>
 800844e:	2300      	movs	r3, #0
 8008450:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008454:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008458:	f10a 0a01 	add.w	sl, sl, #1
 800845c:	9304      	str	r3, [sp, #16]
 800845e:	9307      	str	r3, [sp, #28]
 8008460:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008464:	931a      	str	r3, [sp, #104]	@ 0x68
 8008466:	4654      	mov	r4, sl
 8008468:	2205      	movs	r2, #5
 800846a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800846e:	4853      	ldr	r0, [pc, #332]	@ (80085bc <_vfiprintf_r+0x21c>)
 8008470:	f7f7 fe86 	bl	8000180 <memchr>
 8008474:	9a04      	ldr	r2, [sp, #16]
 8008476:	b9d8      	cbnz	r0, 80084b0 <_vfiprintf_r+0x110>
 8008478:	06d1      	lsls	r1, r2, #27
 800847a:	bf44      	itt	mi
 800847c:	2320      	movmi	r3, #32
 800847e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008482:	0713      	lsls	r3, r2, #28
 8008484:	bf44      	itt	mi
 8008486:	232b      	movmi	r3, #43	@ 0x2b
 8008488:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800848c:	f89a 3000 	ldrb.w	r3, [sl]
 8008490:	2b2a      	cmp	r3, #42	@ 0x2a
 8008492:	d015      	beq.n	80084c0 <_vfiprintf_r+0x120>
 8008494:	9a07      	ldr	r2, [sp, #28]
 8008496:	4654      	mov	r4, sl
 8008498:	2000      	movs	r0, #0
 800849a:	f04f 0c0a 	mov.w	ip, #10
 800849e:	4621      	mov	r1, r4
 80084a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084a4:	3b30      	subs	r3, #48	@ 0x30
 80084a6:	2b09      	cmp	r3, #9
 80084a8:	d94b      	bls.n	8008542 <_vfiprintf_r+0x1a2>
 80084aa:	b1b0      	cbz	r0, 80084da <_vfiprintf_r+0x13a>
 80084ac:	9207      	str	r2, [sp, #28]
 80084ae:	e014      	b.n	80084da <_vfiprintf_r+0x13a>
 80084b0:	eba0 0308 	sub.w	r3, r0, r8
 80084b4:	fa09 f303 	lsl.w	r3, r9, r3
 80084b8:	4313      	orrs	r3, r2
 80084ba:	9304      	str	r3, [sp, #16]
 80084bc:	46a2      	mov	sl, r4
 80084be:	e7d2      	b.n	8008466 <_vfiprintf_r+0xc6>
 80084c0:	9b03      	ldr	r3, [sp, #12]
 80084c2:	1d19      	adds	r1, r3, #4
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	9103      	str	r1, [sp, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	bfbb      	ittet	lt
 80084cc:	425b      	neglt	r3, r3
 80084ce:	f042 0202 	orrlt.w	r2, r2, #2
 80084d2:	9307      	strge	r3, [sp, #28]
 80084d4:	9307      	strlt	r3, [sp, #28]
 80084d6:	bfb8      	it	lt
 80084d8:	9204      	strlt	r2, [sp, #16]
 80084da:	7823      	ldrb	r3, [r4, #0]
 80084dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80084de:	d10a      	bne.n	80084f6 <_vfiprintf_r+0x156>
 80084e0:	7863      	ldrb	r3, [r4, #1]
 80084e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084e4:	d132      	bne.n	800854c <_vfiprintf_r+0x1ac>
 80084e6:	9b03      	ldr	r3, [sp, #12]
 80084e8:	1d1a      	adds	r2, r3, #4
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	9203      	str	r2, [sp, #12]
 80084ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084f2:	3402      	adds	r4, #2
 80084f4:	9305      	str	r3, [sp, #20]
 80084f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085cc <_vfiprintf_r+0x22c>
 80084fa:	7821      	ldrb	r1, [r4, #0]
 80084fc:	2203      	movs	r2, #3
 80084fe:	4650      	mov	r0, sl
 8008500:	f7f7 fe3e 	bl	8000180 <memchr>
 8008504:	b138      	cbz	r0, 8008516 <_vfiprintf_r+0x176>
 8008506:	9b04      	ldr	r3, [sp, #16]
 8008508:	eba0 000a 	sub.w	r0, r0, sl
 800850c:	2240      	movs	r2, #64	@ 0x40
 800850e:	4082      	lsls	r2, r0
 8008510:	4313      	orrs	r3, r2
 8008512:	3401      	adds	r4, #1
 8008514:	9304      	str	r3, [sp, #16]
 8008516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800851a:	4829      	ldr	r0, [pc, #164]	@ (80085c0 <_vfiprintf_r+0x220>)
 800851c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008520:	2206      	movs	r2, #6
 8008522:	f7f7 fe2d 	bl	8000180 <memchr>
 8008526:	2800      	cmp	r0, #0
 8008528:	d03f      	beq.n	80085aa <_vfiprintf_r+0x20a>
 800852a:	4b26      	ldr	r3, [pc, #152]	@ (80085c4 <_vfiprintf_r+0x224>)
 800852c:	bb1b      	cbnz	r3, 8008576 <_vfiprintf_r+0x1d6>
 800852e:	9b03      	ldr	r3, [sp, #12]
 8008530:	3307      	adds	r3, #7
 8008532:	f023 0307 	bic.w	r3, r3, #7
 8008536:	3308      	adds	r3, #8
 8008538:	9303      	str	r3, [sp, #12]
 800853a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800853c:	443b      	add	r3, r7
 800853e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008540:	e76a      	b.n	8008418 <_vfiprintf_r+0x78>
 8008542:	fb0c 3202 	mla	r2, ip, r2, r3
 8008546:	460c      	mov	r4, r1
 8008548:	2001      	movs	r0, #1
 800854a:	e7a8      	b.n	800849e <_vfiprintf_r+0xfe>
 800854c:	2300      	movs	r3, #0
 800854e:	3401      	adds	r4, #1
 8008550:	9305      	str	r3, [sp, #20]
 8008552:	4619      	mov	r1, r3
 8008554:	f04f 0c0a 	mov.w	ip, #10
 8008558:	4620      	mov	r0, r4
 800855a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800855e:	3a30      	subs	r2, #48	@ 0x30
 8008560:	2a09      	cmp	r2, #9
 8008562:	d903      	bls.n	800856c <_vfiprintf_r+0x1cc>
 8008564:	2b00      	cmp	r3, #0
 8008566:	d0c6      	beq.n	80084f6 <_vfiprintf_r+0x156>
 8008568:	9105      	str	r1, [sp, #20]
 800856a:	e7c4      	b.n	80084f6 <_vfiprintf_r+0x156>
 800856c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008570:	4604      	mov	r4, r0
 8008572:	2301      	movs	r3, #1
 8008574:	e7f0      	b.n	8008558 <_vfiprintf_r+0x1b8>
 8008576:	ab03      	add	r3, sp, #12
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	462a      	mov	r2, r5
 800857c:	4b12      	ldr	r3, [pc, #72]	@ (80085c8 <_vfiprintf_r+0x228>)
 800857e:	a904      	add	r1, sp, #16
 8008580:	4630      	mov	r0, r6
 8008582:	f3af 8000 	nop.w
 8008586:	4607      	mov	r7, r0
 8008588:	1c78      	adds	r0, r7, #1
 800858a:	d1d6      	bne.n	800853a <_vfiprintf_r+0x19a>
 800858c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800858e:	07d9      	lsls	r1, r3, #31
 8008590:	d405      	bmi.n	800859e <_vfiprintf_r+0x1fe>
 8008592:	89ab      	ldrh	r3, [r5, #12]
 8008594:	059a      	lsls	r2, r3, #22
 8008596:	d402      	bmi.n	800859e <_vfiprintf_r+0x1fe>
 8008598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800859a:	f7ff fdcf 	bl	800813c <__retarget_lock_release_recursive>
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	065b      	lsls	r3, r3, #25
 80085a2:	f53f af1f 	bmi.w	80083e4 <_vfiprintf_r+0x44>
 80085a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085a8:	e71e      	b.n	80083e8 <_vfiprintf_r+0x48>
 80085aa:	ab03      	add	r3, sp, #12
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	462a      	mov	r2, r5
 80085b0:	4b05      	ldr	r3, [pc, #20]	@ (80085c8 <_vfiprintf_r+0x228>)
 80085b2:	a904      	add	r1, sp, #16
 80085b4:	4630      	mov	r0, r6
 80085b6:	f000 f879 	bl	80086ac <_printf_i>
 80085ba:	e7e4      	b.n	8008586 <_vfiprintf_r+0x1e6>
 80085bc:	08008e44 	.word	0x08008e44
 80085c0:	08008e4e 	.word	0x08008e4e
 80085c4:	00000000 	.word	0x00000000
 80085c8:	0800837b 	.word	0x0800837b
 80085cc:	08008e4a 	.word	0x08008e4a

080085d0 <_printf_common>:
 80085d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d4:	4616      	mov	r6, r2
 80085d6:	4698      	mov	r8, r3
 80085d8:	688a      	ldr	r2, [r1, #8]
 80085da:	690b      	ldr	r3, [r1, #16]
 80085dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085e0:	4293      	cmp	r3, r2
 80085e2:	bfb8      	it	lt
 80085e4:	4613      	movlt	r3, r2
 80085e6:	6033      	str	r3, [r6, #0]
 80085e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085ec:	4607      	mov	r7, r0
 80085ee:	460c      	mov	r4, r1
 80085f0:	b10a      	cbz	r2, 80085f6 <_printf_common+0x26>
 80085f2:	3301      	adds	r3, #1
 80085f4:	6033      	str	r3, [r6, #0]
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	0699      	lsls	r1, r3, #26
 80085fa:	bf42      	ittt	mi
 80085fc:	6833      	ldrmi	r3, [r6, #0]
 80085fe:	3302      	addmi	r3, #2
 8008600:	6033      	strmi	r3, [r6, #0]
 8008602:	6825      	ldr	r5, [r4, #0]
 8008604:	f015 0506 	ands.w	r5, r5, #6
 8008608:	d106      	bne.n	8008618 <_printf_common+0x48>
 800860a:	f104 0a19 	add.w	sl, r4, #25
 800860e:	68e3      	ldr	r3, [r4, #12]
 8008610:	6832      	ldr	r2, [r6, #0]
 8008612:	1a9b      	subs	r3, r3, r2
 8008614:	42ab      	cmp	r3, r5
 8008616:	dc26      	bgt.n	8008666 <_printf_common+0x96>
 8008618:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800861c:	6822      	ldr	r2, [r4, #0]
 800861e:	3b00      	subs	r3, #0
 8008620:	bf18      	it	ne
 8008622:	2301      	movne	r3, #1
 8008624:	0692      	lsls	r2, r2, #26
 8008626:	d42b      	bmi.n	8008680 <_printf_common+0xb0>
 8008628:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800862c:	4641      	mov	r1, r8
 800862e:	4638      	mov	r0, r7
 8008630:	47c8      	blx	r9
 8008632:	3001      	adds	r0, #1
 8008634:	d01e      	beq.n	8008674 <_printf_common+0xa4>
 8008636:	6823      	ldr	r3, [r4, #0]
 8008638:	6922      	ldr	r2, [r4, #16]
 800863a:	f003 0306 	and.w	r3, r3, #6
 800863e:	2b04      	cmp	r3, #4
 8008640:	bf02      	ittt	eq
 8008642:	68e5      	ldreq	r5, [r4, #12]
 8008644:	6833      	ldreq	r3, [r6, #0]
 8008646:	1aed      	subeq	r5, r5, r3
 8008648:	68a3      	ldr	r3, [r4, #8]
 800864a:	bf0c      	ite	eq
 800864c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008650:	2500      	movne	r5, #0
 8008652:	4293      	cmp	r3, r2
 8008654:	bfc4      	itt	gt
 8008656:	1a9b      	subgt	r3, r3, r2
 8008658:	18ed      	addgt	r5, r5, r3
 800865a:	2600      	movs	r6, #0
 800865c:	341a      	adds	r4, #26
 800865e:	42b5      	cmp	r5, r6
 8008660:	d11a      	bne.n	8008698 <_printf_common+0xc8>
 8008662:	2000      	movs	r0, #0
 8008664:	e008      	b.n	8008678 <_printf_common+0xa8>
 8008666:	2301      	movs	r3, #1
 8008668:	4652      	mov	r2, sl
 800866a:	4641      	mov	r1, r8
 800866c:	4638      	mov	r0, r7
 800866e:	47c8      	blx	r9
 8008670:	3001      	adds	r0, #1
 8008672:	d103      	bne.n	800867c <_printf_common+0xac>
 8008674:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867c:	3501      	adds	r5, #1
 800867e:	e7c6      	b.n	800860e <_printf_common+0x3e>
 8008680:	18e1      	adds	r1, r4, r3
 8008682:	1c5a      	adds	r2, r3, #1
 8008684:	2030      	movs	r0, #48	@ 0x30
 8008686:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800868a:	4422      	add	r2, r4
 800868c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008690:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008694:	3302      	adds	r3, #2
 8008696:	e7c7      	b.n	8008628 <_printf_common+0x58>
 8008698:	2301      	movs	r3, #1
 800869a:	4622      	mov	r2, r4
 800869c:	4641      	mov	r1, r8
 800869e:	4638      	mov	r0, r7
 80086a0:	47c8      	blx	r9
 80086a2:	3001      	adds	r0, #1
 80086a4:	d0e6      	beq.n	8008674 <_printf_common+0xa4>
 80086a6:	3601      	adds	r6, #1
 80086a8:	e7d9      	b.n	800865e <_printf_common+0x8e>
	...

080086ac <_printf_i>:
 80086ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086b0:	7e0f      	ldrb	r7, [r1, #24]
 80086b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086b4:	2f78      	cmp	r7, #120	@ 0x78
 80086b6:	4691      	mov	r9, r2
 80086b8:	4680      	mov	r8, r0
 80086ba:	460c      	mov	r4, r1
 80086bc:	469a      	mov	sl, r3
 80086be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086c2:	d807      	bhi.n	80086d4 <_printf_i+0x28>
 80086c4:	2f62      	cmp	r7, #98	@ 0x62
 80086c6:	d80a      	bhi.n	80086de <_printf_i+0x32>
 80086c8:	2f00      	cmp	r7, #0
 80086ca:	f000 80d1 	beq.w	8008870 <_printf_i+0x1c4>
 80086ce:	2f58      	cmp	r7, #88	@ 0x58
 80086d0:	f000 80b8 	beq.w	8008844 <_printf_i+0x198>
 80086d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086dc:	e03a      	b.n	8008754 <_printf_i+0xa8>
 80086de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086e2:	2b15      	cmp	r3, #21
 80086e4:	d8f6      	bhi.n	80086d4 <_printf_i+0x28>
 80086e6:	a101      	add	r1, pc, #4	@ (adr r1, 80086ec <_printf_i+0x40>)
 80086e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086ec:	08008745 	.word	0x08008745
 80086f0:	08008759 	.word	0x08008759
 80086f4:	080086d5 	.word	0x080086d5
 80086f8:	080086d5 	.word	0x080086d5
 80086fc:	080086d5 	.word	0x080086d5
 8008700:	080086d5 	.word	0x080086d5
 8008704:	08008759 	.word	0x08008759
 8008708:	080086d5 	.word	0x080086d5
 800870c:	080086d5 	.word	0x080086d5
 8008710:	080086d5 	.word	0x080086d5
 8008714:	080086d5 	.word	0x080086d5
 8008718:	08008857 	.word	0x08008857
 800871c:	08008783 	.word	0x08008783
 8008720:	08008811 	.word	0x08008811
 8008724:	080086d5 	.word	0x080086d5
 8008728:	080086d5 	.word	0x080086d5
 800872c:	08008879 	.word	0x08008879
 8008730:	080086d5 	.word	0x080086d5
 8008734:	08008783 	.word	0x08008783
 8008738:	080086d5 	.word	0x080086d5
 800873c:	080086d5 	.word	0x080086d5
 8008740:	08008819 	.word	0x08008819
 8008744:	6833      	ldr	r3, [r6, #0]
 8008746:	1d1a      	adds	r2, r3, #4
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6032      	str	r2, [r6, #0]
 800874c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008750:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008754:	2301      	movs	r3, #1
 8008756:	e09c      	b.n	8008892 <_printf_i+0x1e6>
 8008758:	6833      	ldr	r3, [r6, #0]
 800875a:	6820      	ldr	r0, [r4, #0]
 800875c:	1d19      	adds	r1, r3, #4
 800875e:	6031      	str	r1, [r6, #0]
 8008760:	0606      	lsls	r6, r0, #24
 8008762:	d501      	bpl.n	8008768 <_printf_i+0xbc>
 8008764:	681d      	ldr	r5, [r3, #0]
 8008766:	e003      	b.n	8008770 <_printf_i+0xc4>
 8008768:	0645      	lsls	r5, r0, #25
 800876a:	d5fb      	bpl.n	8008764 <_printf_i+0xb8>
 800876c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008770:	2d00      	cmp	r5, #0
 8008772:	da03      	bge.n	800877c <_printf_i+0xd0>
 8008774:	232d      	movs	r3, #45	@ 0x2d
 8008776:	426d      	negs	r5, r5
 8008778:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800877c:	4858      	ldr	r0, [pc, #352]	@ (80088e0 <_printf_i+0x234>)
 800877e:	230a      	movs	r3, #10
 8008780:	e011      	b.n	80087a6 <_printf_i+0xfa>
 8008782:	6821      	ldr	r1, [r4, #0]
 8008784:	6833      	ldr	r3, [r6, #0]
 8008786:	0608      	lsls	r0, r1, #24
 8008788:	f853 5b04 	ldr.w	r5, [r3], #4
 800878c:	d402      	bmi.n	8008794 <_printf_i+0xe8>
 800878e:	0649      	lsls	r1, r1, #25
 8008790:	bf48      	it	mi
 8008792:	b2ad      	uxthmi	r5, r5
 8008794:	2f6f      	cmp	r7, #111	@ 0x6f
 8008796:	4852      	ldr	r0, [pc, #328]	@ (80088e0 <_printf_i+0x234>)
 8008798:	6033      	str	r3, [r6, #0]
 800879a:	bf14      	ite	ne
 800879c:	230a      	movne	r3, #10
 800879e:	2308      	moveq	r3, #8
 80087a0:	2100      	movs	r1, #0
 80087a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087a6:	6866      	ldr	r6, [r4, #4]
 80087a8:	60a6      	str	r6, [r4, #8]
 80087aa:	2e00      	cmp	r6, #0
 80087ac:	db05      	blt.n	80087ba <_printf_i+0x10e>
 80087ae:	6821      	ldr	r1, [r4, #0]
 80087b0:	432e      	orrs	r6, r5
 80087b2:	f021 0104 	bic.w	r1, r1, #4
 80087b6:	6021      	str	r1, [r4, #0]
 80087b8:	d04b      	beq.n	8008852 <_printf_i+0x1a6>
 80087ba:	4616      	mov	r6, r2
 80087bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80087c0:	fb03 5711 	mls	r7, r3, r1, r5
 80087c4:	5dc7      	ldrb	r7, [r0, r7]
 80087c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087ca:	462f      	mov	r7, r5
 80087cc:	42bb      	cmp	r3, r7
 80087ce:	460d      	mov	r5, r1
 80087d0:	d9f4      	bls.n	80087bc <_printf_i+0x110>
 80087d2:	2b08      	cmp	r3, #8
 80087d4:	d10b      	bne.n	80087ee <_printf_i+0x142>
 80087d6:	6823      	ldr	r3, [r4, #0]
 80087d8:	07df      	lsls	r7, r3, #31
 80087da:	d508      	bpl.n	80087ee <_printf_i+0x142>
 80087dc:	6923      	ldr	r3, [r4, #16]
 80087de:	6861      	ldr	r1, [r4, #4]
 80087e0:	4299      	cmp	r1, r3
 80087e2:	bfde      	ittt	le
 80087e4:	2330      	movle	r3, #48	@ 0x30
 80087e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087ea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80087ee:	1b92      	subs	r2, r2, r6
 80087f0:	6122      	str	r2, [r4, #16]
 80087f2:	f8cd a000 	str.w	sl, [sp]
 80087f6:	464b      	mov	r3, r9
 80087f8:	aa03      	add	r2, sp, #12
 80087fa:	4621      	mov	r1, r4
 80087fc:	4640      	mov	r0, r8
 80087fe:	f7ff fee7 	bl	80085d0 <_printf_common>
 8008802:	3001      	adds	r0, #1
 8008804:	d14a      	bne.n	800889c <_printf_i+0x1f0>
 8008806:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800880a:	b004      	add	sp, #16
 800880c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008810:	6823      	ldr	r3, [r4, #0]
 8008812:	f043 0320 	orr.w	r3, r3, #32
 8008816:	6023      	str	r3, [r4, #0]
 8008818:	4832      	ldr	r0, [pc, #200]	@ (80088e4 <_printf_i+0x238>)
 800881a:	2778      	movs	r7, #120	@ 0x78
 800881c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008820:	6823      	ldr	r3, [r4, #0]
 8008822:	6831      	ldr	r1, [r6, #0]
 8008824:	061f      	lsls	r7, r3, #24
 8008826:	f851 5b04 	ldr.w	r5, [r1], #4
 800882a:	d402      	bmi.n	8008832 <_printf_i+0x186>
 800882c:	065f      	lsls	r7, r3, #25
 800882e:	bf48      	it	mi
 8008830:	b2ad      	uxthmi	r5, r5
 8008832:	6031      	str	r1, [r6, #0]
 8008834:	07d9      	lsls	r1, r3, #31
 8008836:	bf44      	itt	mi
 8008838:	f043 0320 	orrmi.w	r3, r3, #32
 800883c:	6023      	strmi	r3, [r4, #0]
 800883e:	b11d      	cbz	r5, 8008848 <_printf_i+0x19c>
 8008840:	2310      	movs	r3, #16
 8008842:	e7ad      	b.n	80087a0 <_printf_i+0xf4>
 8008844:	4826      	ldr	r0, [pc, #152]	@ (80088e0 <_printf_i+0x234>)
 8008846:	e7e9      	b.n	800881c <_printf_i+0x170>
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	f023 0320 	bic.w	r3, r3, #32
 800884e:	6023      	str	r3, [r4, #0]
 8008850:	e7f6      	b.n	8008840 <_printf_i+0x194>
 8008852:	4616      	mov	r6, r2
 8008854:	e7bd      	b.n	80087d2 <_printf_i+0x126>
 8008856:	6833      	ldr	r3, [r6, #0]
 8008858:	6825      	ldr	r5, [r4, #0]
 800885a:	6961      	ldr	r1, [r4, #20]
 800885c:	1d18      	adds	r0, r3, #4
 800885e:	6030      	str	r0, [r6, #0]
 8008860:	062e      	lsls	r6, r5, #24
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	d501      	bpl.n	800886a <_printf_i+0x1be>
 8008866:	6019      	str	r1, [r3, #0]
 8008868:	e002      	b.n	8008870 <_printf_i+0x1c4>
 800886a:	0668      	lsls	r0, r5, #25
 800886c:	d5fb      	bpl.n	8008866 <_printf_i+0x1ba>
 800886e:	8019      	strh	r1, [r3, #0]
 8008870:	2300      	movs	r3, #0
 8008872:	6123      	str	r3, [r4, #16]
 8008874:	4616      	mov	r6, r2
 8008876:	e7bc      	b.n	80087f2 <_printf_i+0x146>
 8008878:	6833      	ldr	r3, [r6, #0]
 800887a:	1d1a      	adds	r2, r3, #4
 800887c:	6032      	str	r2, [r6, #0]
 800887e:	681e      	ldr	r6, [r3, #0]
 8008880:	6862      	ldr	r2, [r4, #4]
 8008882:	2100      	movs	r1, #0
 8008884:	4630      	mov	r0, r6
 8008886:	f7f7 fc7b 	bl	8000180 <memchr>
 800888a:	b108      	cbz	r0, 8008890 <_printf_i+0x1e4>
 800888c:	1b80      	subs	r0, r0, r6
 800888e:	6060      	str	r0, [r4, #4]
 8008890:	6863      	ldr	r3, [r4, #4]
 8008892:	6123      	str	r3, [r4, #16]
 8008894:	2300      	movs	r3, #0
 8008896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800889a:	e7aa      	b.n	80087f2 <_printf_i+0x146>
 800889c:	6923      	ldr	r3, [r4, #16]
 800889e:	4632      	mov	r2, r6
 80088a0:	4649      	mov	r1, r9
 80088a2:	4640      	mov	r0, r8
 80088a4:	47d0      	blx	sl
 80088a6:	3001      	adds	r0, #1
 80088a8:	d0ad      	beq.n	8008806 <_printf_i+0x15a>
 80088aa:	6823      	ldr	r3, [r4, #0]
 80088ac:	079b      	lsls	r3, r3, #30
 80088ae:	d413      	bmi.n	80088d8 <_printf_i+0x22c>
 80088b0:	68e0      	ldr	r0, [r4, #12]
 80088b2:	9b03      	ldr	r3, [sp, #12]
 80088b4:	4298      	cmp	r0, r3
 80088b6:	bfb8      	it	lt
 80088b8:	4618      	movlt	r0, r3
 80088ba:	e7a6      	b.n	800880a <_printf_i+0x15e>
 80088bc:	2301      	movs	r3, #1
 80088be:	4632      	mov	r2, r6
 80088c0:	4649      	mov	r1, r9
 80088c2:	4640      	mov	r0, r8
 80088c4:	47d0      	blx	sl
 80088c6:	3001      	adds	r0, #1
 80088c8:	d09d      	beq.n	8008806 <_printf_i+0x15a>
 80088ca:	3501      	adds	r5, #1
 80088cc:	68e3      	ldr	r3, [r4, #12]
 80088ce:	9903      	ldr	r1, [sp, #12]
 80088d0:	1a5b      	subs	r3, r3, r1
 80088d2:	42ab      	cmp	r3, r5
 80088d4:	dcf2      	bgt.n	80088bc <_printf_i+0x210>
 80088d6:	e7eb      	b.n	80088b0 <_printf_i+0x204>
 80088d8:	2500      	movs	r5, #0
 80088da:	f104 0619 	add.w	r6, r4, #25
 80088de:	e7f5      	b.n	80088cc <_printf_i+0x220>
 80088e0:	08008e55 	.word	0x08008e55
 80088e4:	08008e66 	.word	0x08008e66

080088e8 <__sflush_r>:
 80088e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f0:	0716      	lsls	r6, r2, #28
 80088f2:	4605      	mov	r5, r0
 80088f4:	460c      	mov	r4, r1
 80088f6:	d454      	bmi.n	80089a2 <__sflush_r+0xba>
 80088f8:	684b      	ldr	r3, [r1, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dc02      	bgt.n	8008904 <__sflush_r+0x1c>
 80088fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008900:	2b00      	cmp	r3, #0
 8008902:	dd48      	ble.n	8008996 <__sflush_r+0xae>
 8008904:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008906:	2e00      	cmp	r6, #0
 8008908:	d045      	beq.n	8008996 <__sflush_r+0xae>
 800890a:	2300      	movs	r3, #0
 800890c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008910:	682f      	ldr	r7, [r5, #0]
 8008912:	6a21      	ldr	r1, [r4, #32]
 8008914:	602b      	str	r3, [r5, #0]
 8008916:	d030      	beq.n	800897a <__sflush_r+0x92>
 8008918:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	0759      	lsls	r1, r3, #29
 800891e:	d505      	bpl.n	800892c <__sflush_r+0x44>
 8008920:	6863      	ldr	r3, [r4, #4]
 8008922:	1ad2      	subs	r2, r2, r3
 8008924:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008926:	b10b      	cbz	r3, 800892c <__sflush_r+0x44>
 8008928:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800892a:	1ad2      	subs	r2, r2, r3
 800892c:	2300      	movs	r3, #0
 800892e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008930:	6a21      	ldr	r1, [r4, #32]
 8008932:	4628      	mov	r0, r5
 8008934:	47b0      	blx	r6
 8008936:	1c43      	adds	r3, r0, #1
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	d106      	bne.n	800894a <__sflush_r+0x62>
 800893c:	6829      	ldr	r1, [r5, #0]
 800893e:	291d      	cmp	r1, #29
 8008940:	d82b      	bhi.n	800899a <__sflush_r+0xb2>
 8008942:	4a2a      	ldr	r2, [pc, #168]	@ (80089ec <__sflush_r+0x104>)
 8008944:	40ca      	lsrs	r2, r1
 8008946:	07d6      	lsls	r6, r2, #31
 8008948:	d527      	bpl.n	800899a <__sflush_r+0xb2>
 800894a:	2200      	movs	r2, #0
 800894c:	6062      	str	r2, [r4, #4]
 800894e:	04d9      	lsls	r1, r3, #19
 8008950:	6922      	ldr	r2, [r4, #16]
 8008952:	6022      	str	r2, [r4, #0]
 8008954:	d504      	bpl.n	8008960 <__sflush_r+0x78>
 8008956:	1c42      	adds	r2, r0, #1
 8008958:	d101      	bne.n	800895e <__sflush_r+0x76>
 800895a:	682b      	ldr	r3, [r5, #0]
 800895c:	b903      	cbnz	r3, 8008960 <__sflush_r+0x78>
 800895e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008960:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008962:	602f      	str	r7, [r5, #0]
 8008964:	b1b9      	cbz	r1, 8008996 <__sflush_r+0xae>
 8008966:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800896a:	4299      	cmp	r1, r3
 800896c:	d002      	beq.n	8008974 <__sflush_r+0x8c>
 800896e:	4628      	mov	r0, r5
 8008970:	f7ff fbf4 	bl	800815c <_free_r>
 8008974:	2300      	movs	r3, #0
 8008976:	6363      	str	r3, [r4, #52]	@ 0x34
 8008978:	e00d      	b.n	8008996 <__sflush_r+0xae>
 800897a:	2301      	movs	r3, #1
 800897c:	4628      	mov	r0, r5
 800897e:	47b0      	blx	r6
 8008980:	4602      	mov	r2, r0
 8008982:	1c50      	adds	r0, r2, #1
 8008984:	d1c9      	bne.n	800891a <__sflush_r+0x32>
 8008986:	682b      	ldr	r3, [r5, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d0c6      	beq.n	800891a <__sflush_r+0x32>
 800898c:	2b1d      	cmp	r3, #29
 800898e:	d001      	beq.n	8008994 <__sflush_r+0xac>
 8008990:	2b16      	cmp	r3, #22
 8008992:	d11e      	bne.n	80089d2 <__sflush_r+0xea>
 8008994:	602f      	str	r7, [r5, #0]
 8008996:	2000      	movs	r0, #0
 8008998:	e022      	b.n	80089e0 <__sflush_r+0xf8>
 800899a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800899e:	b21b      	sxth	r3, r3
 80089a0:	e01b      	b.n	80089da <__sflush_r+0xf2>
 80089a2:	690f      	ldr	r7, [r1, #16]
 80089a4:	2f00      	cmp	r7, #0
 80089a6:	d0f6      	beq.n	8008996 <__sflush_r+0xae>
 80089a8:	0793      	lsls	r3, r2, #30
 80089aa:	680e      	ldr	r6, [r1, #0]
 80089ac:	bf08      	it	eq
 80089ae:	694b      	ldreq	r3, [r1, #20]
 80089b0:	600f      	str	r7, [r1, #0]
 80089b2:	bf18      	it	ne
 80089b4:	2300      	movne	r3, #0
 80089b6:	eba6 0807 	sub.w	r8, r6, r7
 80089ba:	608b      	str	r3, [r1, #8]
 80089bc:	f1b8 0f00 	cmp.w	r8, #0
 80089c0:	dde9      	ble.n	8008996 <__sflush_r+0xae>
 80089c2:	6a21      	ldr	r1, [r4, #32]
 80089c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089c6:	4643      	mov	r3, r8
 80089c8:	463a      	mov	r2, r7
 80089ca:	4628      	mov	r0, r5
 80089cc:	47b0      	blx	r6
 80089ce:	2800      	cmp	r0, #0
 80089d0:	dc08      	bgt.n	80089e4 <__sflush_r+0xfc>
 80089d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e4:	4407      	add	r7, r0
 80089e6:	eba8 0800 	sub.w	r8, r8, r0
 80089ea:	e7e7      	b.n	80089bc <__sflush_r+0xd4>
 80089ec:	20400001 	.word	0x20400001

080089f0 <_fflush_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	690b      	ldr	r3, [r1, #16]
 80089f4:	4605      	mov	r5, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b913      	cbnz	r3, 8008a00 <_fflush_r+0x10>
 80089fa:	2500      	movs	r5, #0
 80089fc:	4628      	mov	r0, r5
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	b118      	cbz	r0, 8008a0a <_fflush_r+0x1a>
 8008a02:	6a03      	ldr	r3, [r0, #32]
 8008a04:	b90b      	cbnz	r3, 8008a0a <_fflush_r+0x1a>
 8008a06:	f7ff f943 	bl	8007c90 <__sinit>
 8008a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d0f3      	beq.n	80089fa <_fflush_r+0xa>
 8008a12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a14:	07d0      	lsls	r0, r2, #31
 8008a16:	d404      	bmi.n	8008a22 <_fflush_r+0x32>
 8008a18:	0599      	lsls	r1, r3, #22
 8008a1a:	d402      	bmi.n	8008a22 <_fflush_r+0x32>
 8008a1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a1e:	f7ff fb8c 	bl	800813a <__retarget_lock_acquire_recursive>
 8008a22:	4628      	mov	r0, r5
 8008a24:	4621      	mov	r1, r4
 8008a26:	f7ff ff5f 	bl	80088e8 <__sflush_r>
 8008a2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a2c:	07da      	lsls	r2, r3, #31
 8008a2e:	4605      	mov	r5, r0
 8008a30:	d4e4      	bmi.n	80089fc <_fflush_r+0xc>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	059b      	lsls	r3, r3, #22
 8008a36:	d4e1      	bmi.n	80089fc <_fflush_r+0xc>
 8008a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a3a:	f7ff fb7f 	bl	800813c <__retarget_lock_release_recursive>
 8008a3e:	e7dd      	b.n	80089fc <_fflush_r+0xc>

08008a40 <__swhatbuf_r>:
 8008a40:	b570      	push	{r4, r5, r6, lr}
 8008a42:	460c      	mov	r4, r1
 8008a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a48:	2900      	cmp	r1, #0
 8008a4a:	b096      	sub	sp, #88	@ 0x58
 8008a4c:	4615      	mov	r5, r2
 8008a4e:	461e      	mov	r6, r3
 8008a50:	da0d      	bge.n	8008a6e <__swhatbuf_r+0x2e>
 8008a52:	89a3      	ldrh	r3, [r4, #12]
 8008a54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a58:	f04f 0100 	mov.w	r1, #0
 8008a5c:	bf14      	ite	ne
 8008a5e:	2340      	movne	r3, #64	@ 0x40
 8008a60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a64:	2000      	movs	r0, #0
 8008a66:	6031      	str	r1, [r6, #0]
 8008a68:	602b      	str	r3, [r5, #0]
 8008a6a:	b016      	add	sp, #88	@ 0x58
 8008a6c:	bd70      	pop	{r4, r5, r6, pc}
 8008a6e:	466a      	mov	r2, sp
 8008a70:	f000 f848 	bl	8008b04 <_fstat_r>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	dbec      	blt.n	8008a52 <__swhatbuf_r+0x12>
 8008a78:	9901      	ldr	r1, [sp, #4]
 8008a7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a82:	4259      	negs	r1, r3
 8008a84:	4159      	adcs	r1, r3
 8008a86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a8a:	e7eb      	b.n	8008a64 <__swhatbuf_r+0x24>

08008a8c <__smakebuf_r>:
 8008a8c:	898b      	ldrh	r3, [r1, #12]
 8008a8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a90:	079d      	lsls	r5, r3, #30
 8008a92:	4606      	mov	r6, r0
 8008a94:	460c      	mov	r4, r1
 8008a96:	d507      	bpl.n	8008aa8 <__smakebuf_r+0x1c>
 8008a98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	6163      	str	r3, [r4, #20]
 8008aa4:	b003      	add	sp, #12
 8008aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aa8:	ab01      	add	r3, sp, #4
 8008aaa:	466a      	mov	r2, sp
 8008aac:	f7ff ffc8 	bl	8008a40 <__swhatbuf_r>
 8008ab0:	9f00      	ldr	r7, [sp, #0]
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	4639      	mov	r1, r7
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f7ff fbbc 	bl	8008234 <_malloc_r>
 8008abc:	b948      	cbnz	r0, 8008ad2 <__smakebuf_r+0x46>
 8008abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac2:	059a      	lsls	r2, r3, #22
 8008ac4:	d4ee      	bmi.n	8008aa4 <__smakebuf_r+0x18>
 8008ac6:	f023 0303 	bic.w	r3, r3, #3
 8008aca:	f043 0302 	orr.w	r3, r3, #2
 8008ace:	81a3      	strh	r3, [r4, #12]
 8008ad0:	e7e2      	b.n	8008a98 <__smakebuf_r+0xc>
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	6020      	str	r0, [r4, #0]
 8008ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ae2:	b15b      	cbz	r3, 8008afc <__smakebuf_r+0x70>
 8008ae4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ae8:	4630      	mov	r0, r6
 8008aea:	f000 f81d 	bl	8008b28 <_isatty_r>
 8008aee:	b128      	cbz	r0, 8008afc <__smakebuf_r+0x70>
 8008af0:	89a3      	ldrh	r3, [r4, #12]
 8008af2:	f023 0303 	bic.w	r3, r3, #3
 8008af6:	f043 0301 	orr.w	r3, r3, #1
 8008afa:	81a3      	strh	r3, [r4, #12]
 8008afc:	89a3      	ldrh	r3, [r4, #12]
 8008afe:	431d      	orrs	r5, r3
 8008b00:	81a5      	strh	r5, [r4, #12]
 8008b02:	e7cf      	b.n	8008aa4 <__smakebuf_r+0x18>

08008b04 <_fstat_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	4d07      	ldr	r5, [pc, #28]	@ (8008b24 <_fstat_r+0x20>)
 8008b08:	2300      	movs	r3, #0
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	4611      	mov	r1, r2
 8008b10:	602b      	str	r3, [r5, #0]
 8008b12:	f7f8 f940 	bl	8000d96 <_fstat>
 8008b16:	1c43      	adds	r3, r0, #1
 8008b18:	d102      	bne.n	8008b20 <_fstat_r+0x1c>
 8008b1a:	682b      	ldr	r3, [r5, #0]
 8008b1c:	b103      	cbz	r3, 8008b20 <_fstat_r+0x1c>
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	bd38      	pop	{r3, r4, r5, pc}
 8008b22:	bf00      	nop
 8008b24:	20001d40 	.word	0x20001d40

08008b28 <_isatty_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4d06      	ldr	r5, [pc, #24]	@ (8008b44 <_isatty_r+0x1c>)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	602b      	str	r3, [r5, #0]
 8008b34:	f7f8 f93f 	bl	8000db6 <_isatty>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_isatty_r+0x1a>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_isatty_r+0x1a>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	20001d40 	.word	0x20001d40

08008b48 <_sbrk_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4d06      	ldr	r5, [pc, #24]	@ (8008b64 <_sbrk_r+0x1c>)
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4604      	mov	r4, r0
 8008b50:	4608      	mov	r0, r1
 8008b52:	602b      	str	r3, [r5, #0]
 8008b54:	f7f8 f948 	bl	8000de8 <_sbrk>
 8008b58:	1c43      	adds	r3, r0, #1
 8008b5a:	d102      	bne.n	8008b62 <_sbrk_r+0x1a>
 8008b5c:	682b      	ldr	r3, [r5, #0]
 8008b5e:	b103      	cbz	r3, 8008b62 <_sbrk_r+0x1a>
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	bd38      	pop	{r3, r4, r5, pc}
 8008b64:	20001d40 	.word	0x20001d40

08008b68 <_init>:
 8008b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6a:	bf00      	nop
 8008b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b6e:	bc08      	pop	{r3}
 8008b70:	469e      	mov	lr, r3
 8008b72:	4770      	bx	lr

08008b74 <_fini>:
 8008b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b76:	bf00      	nop
 8008b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7a:	bc08      	pop	{r3}
 8008b7c:	469e      	mov	lr, r3
 8008b7e:	4770      	bx	lr
