{
    "created_time": "2025-06-16T11:27:57Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:57Z",
            "id": "1672",
            "modified_time": "2025-06-16T11:27:57Z",
            "name": "note.md",
            "signature": "40262773505981",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:58Z",
            "id": "1673",
            "modified_time": "2025-06-16T11:27:58Z",
            "name": "reg和wire 用法和区别以及always和assign的区别.md",
            "signature": "47332289675198",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:27:58Z",
            "id": "1674",
            "modified_time": "2025-06-16T11:27:58Z",
            "name": "TTL电路的拉电流、灌电流、扇出数及扇出数计算.md",
            "signature": "19741419765694",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:14Z",
            "id": "1716",
            "modified_time": "2025-06-16T11:28:14Z",
            "name": "时序逻辑和组合逻辑的区别和使用.md",
            "signature": "13724170584014",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:14Z",
            "id": "1717",
            "modified_time": "2025-06-16T11:28:14Z",
            "name": "深入理解 FPGA 的基础结构.md",
            "signature": "87984155131854",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2025-06-16T11:28:15Z",
            "id": "1718",
            "modified_time": "2025-06-16T11:28:15Z",
            "name": "触发器详解.md",
            "signature": "13286083919823",
            "tags": [
            ]
        }
    ],
    "folders": [
        {
            "name": "Verilog HDL"
        },
        {
            "name": "Verilog代码和FPGA硬件的映射关系"
        },
        {
            "name": "Verilog语法"
        },
        {
            "name": "verilog语法学习"
        },
        {
            "name": "xDMA"
        }
    ],
    "id": "1671",
    "modified_time": "2025-06-16T11:27:57Z",
    "signature": "132441361612733",
    "version": 3
}
