#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 22 11:55:08 2017
# Process ID: 11657
# Current directory: /home/tage/git/NoC/programmableCh/dfs
# Command line: vivado -mode tcl
# Log file: /home/tage/git/NoC/programmableCh/dfs/vivado.log
# Journal file: /home/tage/git/NoC/programmableCh/dfs/vivado.jou
#-----------------------------------------------------------
## *1* Set up working directory
#################################################################################################################################################################################################################################################################################################################
set WORKDIR "."
.
set PROJECTFOLDER project
project
#This IPREPOFOLDER does not propagate in the script. It has to be manually fixed in line: set_property  ip_repo_paths..
set IPREPOFOLDER ip_repo
ip_repo
set SWREPOFOLDER sw_repo
sw_repo
set BOARDCONSTFIL constraints.xdc
constraints.xdc
set PROJECTNAME project
project
set PROJDIR [file normalize "$WORKDIR/$PROJECTFOLDER"]
/home/tage/git/NoC/programmableCh/dfs/project
# Design parameters
set HEARTBEATTIMERCONST 50000000
50000000
set DESIGNFREQMHz 50
50
## Launch and Generate the ELF files
#launch_sdk -workspace $PROJECTFOLDER/sw -hwspec $PROJECTFOLDER/sw/BD_wrapper.hdf
### Alternatively, I'll try to leave this as a note for my future self (to automate the reproduction of the code using tcl in xcst)
## *4* Launching tool
#################################################################################################################################################################################################################################################################################################################
#exit
## command the shell
cd $PROJECTFOLDER
open_project $PROJECTNAME.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tage/git/NoC/programmableCh/dfs/ip_repo/kth_axi_Mesh_2D_Nostrum_2x2x1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.273 ; gain = 117.250 ; free physical = 358 ; free virtual = 127676
project
start_gui
open_bd_design {/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/BD.bd}
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_pwm_pause_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_pwm_pause_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_pwm_pause_3
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_1
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_1_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_1_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_module
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_2
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_2_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_2_xlconcat
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_3
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_3_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_3_xlconcat
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- kth.se:tage:kth_axi_Mesh_2D_Nostrum_2x2x1:1.0 - kth_axi_Mesh_2D_Nostrum_2x2x1_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_0
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_1
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_2
Adding cell -- xilinx.com:ip:axi_perf_mon:5.0 - axi_perf_mon_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_3
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_mdm
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_ni0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_ni1
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_ni2
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_ni3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s03_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <BD> from BD file </home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/BD.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0
endgroup
