// Seed: 1793490382
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    output wand id_4,
    output supply1 id_5,
    output uwire id_6,
    input wor id_7,
    output tri id_8
);
  wire id_10;
  supply1 id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  wire id_23;
  assign id_8  = {id_22, id_7};
  assign id_15 = id_17;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri id_9,
    output supply1 id_10,
    output tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wor id_16,
    inout tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output wand id_21,
    input wand id_22,
    output tri0 id_23,
    input wire id_24
);
  supply0 id_26;
  assign id_2 = 1;
  wire id_27;
  wire id_28;
  module_0(
      id_17, id_26, id_16, id_2, id_11, id_21, id_17, id_20, id_17
  );
  assign id_26 = id_0;
endmodule
