<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>control.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xc9500xl/data/xc95144xl.chp</devFile><mfdFile>control.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 9- 1-2017" design="control" device="XC95144XL" eqnType="1" pkg="TQ100" speed="-10" status="1" statusStr="Successful" swVersion="P.68d" time=" 11:53PM" version="1.0"/><inputs id="TT401_SPECSIG" userloc="P97"/><inputs id="TT400_SPECSIG" userloc="P96"/><inputs id="TS40" userloc="P68"/><inputs id="SIZ400_SPECSIG" userloc="P60"/><inputs id="SIZ401_SPECSIG" userloc="P61"/><inputs id="SEL16M" userloc="P4"/><inputs id="A400_SPECSIG" userloc="P27"/><inputs id="A401_SPECSIG" userloc="P1"/><inputs id="RW40" userloc="P64"/><inputs id="TM401_SPECSIG" userloc="P54"/><inputs id="TM400_SPECSIG" userloc="P55"/><inputs id="RSTO40" userloc="P94"/><inputs id="RESET30PIN_SPECSIG" userloc="P99"/><inputs id="STERM30" userloc="P40"/><inputs id="DSACK300_SPECSIG" userloc="P36"/><inputs id="DSACK301_SPECSIG" userloc="P35"/><inputs id="CPU40_60" userloc="P92"/><inputs id="TM402_SPECSIG" userloc="P66"/><inputs id="IPL300_SPECSIG" userloc="P19"/><inputs id="IPL301_SPECSIG" userloc="P18"/><inputs id="IPL302_SPECSIG" userloc="P20"/><global_inputs id="PLL_CLK" pinnum="GCK1" use="GCK1" userloc="P22"/><pin id="FB1_MC2_PIN11" pinnum="11" signal="BWL_BS2_SPECSIG" use="O"/><pin id="FB1_MC3_PIN12" pinnum="12" signal="BWL_BS0_SPECSIG" use="O"/><pin id="FB1_MC5_PIN13" pinnum="13" signal="BWL_BS1_SPECSIG" use="O"/><pin id="FB1_MC6_PIN14" pinnum="14" signal="CLK_BS" use="O"/><pin id="FB1_MC8_PIN15" pinnum="15" signal="DIR_BS" use="O"/><pin id="FB1_MC9_PIN16" pinnum="16" signal="LE_BS" use="O"/><pin id="FB1_MC11_PIN17" pinnum="17"/><pin id="FB1_MC12_PIN18" pinnum="18" signal="IPL301_SPECSIG" use="I"/><pin id="FB1_MC14_PIN19" pinnum="19" signal="IPL300_SPECSIG" use="I"/><pin id="FB1_MC15_PIN20" pinnum="20" signal="IPL302_SPECSIG" use="I"/><pin id="FB1_MC17_PIN22" pinnum="22" signal="PLL_CLK" use="GCK"/><pin id="FB2_MC2_PIN99" pinnum="99" signal="RESET30" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN1" pinnum="1" signal="A401_SPECSIG" use="I"/><pin id="FB2_MC6_PIN2" pinnum="2" signal="SCLK" use="O"/><pin id="FB2_MC8_PIN3" pinnum="3" signal="ICACHE" use="O"/><pin id="FB2_MC9_PIN4" pinnum="4" signal="SEL16M" use="I"/><pin id="FB2_MC11_PIN6" pinnum="6" signal="CLK_RAMC" use="O"/><pin id="FB2_MC12_PIN7" pinnum="7" signal="AL1_SPECSIG" use="O"/><pin id="FB2_MC14_PIN8" pinnum="8" signal="AL0_SPECSIG" use="O"/><pin id="FB2_MC15_PIN9" pinnum="9" signal="A30_LE" use="O"/><pin id="FB2_MC17_PIN10" pinnum="10" signal="OE_BS" use="O"/><pin id="FB3_MC2_PIN23" pinnum="23"/><pin id="FB3_MC5_PIN24" pinnum="24"/><pin id="FB3_MC6_PIN25" pinnum="25"/><pin id="FB3_MC8_PIN27" pinnum="27" signal="A400_SPECSIG" use="I"/><pin id="FB3_MC9_PIN28" pinnum="28"/><pin id="FB3_MC11_PIN29" pinnum="29" signal="FC301_SPECSIG" use="O"/><pin id="FB3_MC12_PIN30" pinnum="30" signal="FC300_SPECSIG" use="O"/><pin id="FB3_MC14_PIN32" pinnum="32" signal="STERM_D" use="b_SPECSIG"/><pin id="FB3_MC15_PIN33" pinnum="33" signal="FC302_SPECSIG" use="O"/><pin id="FB3_MC17_PIN34" pinnum="34" signal="DSACK_D0_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC2_PIN87" pinnum="87" signal="MDIS40" use="O"/><pin id="FB4_MC5_PIN89" pinnum="89" signal="IPL400_SPECSIG" use="O"/><pin id="FB4_MC6_PIN90" pinnum="90" signal="IPL402_SPECSIG" use="O"/><pin id="FB4_MC8_PIN91" pinnum="91" signal="CDIS40" use="O"/><pin id="FB4_MC9_PIN92" pinnum="92" signal="CPU40_60" use="I"/><pin id="FB4_MC11_PIN93" pinnum="93"/><pin id="FB4_MC12_PIN94" pinnum="94" signal="RSTO40" use="I"/><pin id="FB4_MC14_PIN95" pinnum="95" use="b_SPECSIG"/><pin id="FB4_MC15_PIN96" pinnum="96" signal="TT400_SPECSIG" use="I"/><pin id="FB4_MC17_PIN97" pinnum="97" signal="TT401_SPECSIG" use="I"/><pin id="FB5_MC2_PIN35" pinnum="35" signal="DSACK301_SPECSIG" use="I"/><pin id="FB5_MC5_PIN36" pinnum="36" signal="DSACK300_SPECSIG" use="I"/><pin id="FB5_MC6_PIN37" pinnum="37"/><pin id="FB5_MC8_PIN39" pinnum="39" signal="AS30" use="O"/><pin id="FB5_MC9_PIN40" pinnum="40" signal="STERM30" use="I"/><pin id="FB5_MC11_PIN41" pinnum="41"/><pin id="FB5_MC12_PIN42" pinnum="42" signal="RW30" use="O"/><pin id="FB5_MC14_PIN43" pinnum="43" signal="SIZ301_SPECSIG" use="O"/><pin id="FB5_MC15_PIN46" pinnum="46" signal="DS30" use="O"/><pin id="FB5_MC17_PIN49" pinnum="49" signal="SIZ300_SPECSIG" use="O"/><pin id="FB6_MC2_PIN74" pinnum="74"/><pin id="FB6_MC5_PIN76" pinnum="76"/><pin id="FB6_MC6_PIN77" pinnum="77" signal="BGR60" use="O"/><pin id="FB6_MC8_PIN78" pinnum="78"/><pin id="FB6_MC9_PIN79" pinnum="79" signal="TBI40" use="O"/><pin id="FB6_MC11_PIN80" pinnum="80" signal="TBI40_OBUF__INT_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC12_PIN81" pinnum="81" signal="PCLK" use="O"/><pin id="FB6_MC14_PIN82" pinnum="82" signal="BCLK" use="O"/><pin id="FB6_MC15_PIN85" pinnum="85" signal="IPL401_SPECSIG" use="O"/><pin id="FB6_MC17_PIN86" pinnum="86" signal="RSTI40" use="O"/><pin id="FB7_MC2_PIN50" pinnum="50"/><pin id="FB7_MC5_PIN52" pinnum="52" signal="PLL_S1_SPECSIG" use="O"/><pin id="FB7_MC6_PIN53" pinnum="53" signal="PLL_S0_SPECSIG" use="O"/><pin id="FB7_MC8_PIN54" pinnum="54" signal="TM401_SPECSIG" use="I"/><pin id="FB7_MC9_PIN55" pinnum="55" signal="TM400_SPECSIG" use="I"/><pin id="FB7_MC11_PIN56" pinnum="56" signal="SIZING_FSM_FFd1" use="b_SPECSIG"/><pin id="FB7_MC12_PIN58" pinnum="58" use="b_SPECSIG"/><pin id="FB7_MC14_PIN59" pinnum="59" signal="SM030_N_FSM_FFd1" use="b_SPECSIG"/><pin id="FB7_MC15_PIN60" pinnum="60" signal="SIZ400_SPECSIG" use="I"/><pin id="FB7_MC17_PIN61" pinnum="61" signal="SIZ401_SPECSIG" use="I"/><pin id="FB8_MC2_PIN63" pinnum="63" signal="LDSACK1_SPECSIG" use="b_SPECSIG"/><pin id="FB8_MC5_PIN64" pinnum="64" signal="RW40" use="I"/><pin id="FB8_MC6_PIN65" pinnum="65"/><pin id="FB8_MC8_PIN66" pinnum="66" signal="TM402_SPECSIG" use="I"/><pin id="FB8_MC9_PIN67" pinnum="67"/><pin id="FB8_MC11_PIN68" pinnum="68" signal="TS40" use="I"/><pin id="FB8_MC12_PIN70" pinnum="70"/><pin id="FB8_MC14_PIN71" pinnum="71" use="b_SPECSIG"/><pin id="FB8_MC15_PIN72" pinnum="72" signal="TA40" use="O"/><pin id="FB8_MC17_PIN73" pinnum="73" signal="TEA40" use="O"/><fblock id="FB1" inputUse="14" pinUse="9"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN11" sigUse="6" signal="BWL_BS2_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12" sigUse="9" signal="BWL_BS0_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4" pt5="FB1_3_5"/></macrocell><macrocell id="FB1_MC4"><pterms pt1="FB1_4_1"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN13" sigUse="9" signal="BWL_BS1_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3" pt4="FB1_5_4" pt5="FB1_5_5"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN14" sigUse="0" signal="CLK_BS"><pterms pt1="FB1_6_1"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN15" sigUse="1" signal="DIR_BS"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN16" sigUse="4" signal="LE_BS"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3"/></macrocell><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN17"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN22"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="A400_SPECSIG"/><fbinput id="FB1_I2" signal="A401_SPECSIG"/><fbinput id="FB1_I3" signal="RW40"/><fbinput id="FB1_I4" signal="LDSACK0_SPECSIG"/><fbinput id="FB1_I5" signal="LDSACK1_SPECSIG"/><fbinput id="FB1_I6" signal="RSTI40"/><fbinput id="FB1_I7" signal="SCLK"/><fbinput id="FB1_I8" signal="SIZ400_SPECSIG"/><fbinput id="FB1_I9" signal="SIZ401_SPECSIG"/><fbinput id="FB1_I10" signal="SIZING_FSM_FFd1"/><fbinput id="FB1_I11" signal="SIZING_FSM_FFd2"/><fbinput id="FB1_I12" signal="SIZING_FSM_FFd3"/><fbinput id="FB1_I13" signal="SM030_N_FSM_FFd1"/><fbinput id="FB1_I14" signal="SM030_N_FSM_FFd2"/><pterm id="FB1_2_1"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="LDSACK0_SPECSIG"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_2_3"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_2_4"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_3_1"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/></pterm><pterm id="FB1_3_2"><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_3_4"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_3_5"><signal id="A400_SPECSIG"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB1_4_1"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_5_1"><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB1_5_2"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3"/></pterm><pterm id="FB1_5_3"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/><signal id="RW40" negated="ON"/></pterm><pterm id="FB1_5_4"><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="A401_SPECSIG"/><signal id="RW40" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_5"><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="A401_SPECSIG"/><signal id="RW40" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="RW40"/></pterm><pterm id="FB1_8_1"><signal id="RW40"/></pterm><pterm id="FB1_9_1"><signal id="SM030_N_FSM_FFd1"/><signal id="SM030_N_FSM_FFd2"/></pterm><pterm id="FB1_9_2"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB1_9_3"><signal id="SCLK"/></pterm><equation id="BWL_BS2_SPECSIG" userloc="P11"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/></d2></equation><equation id="BWL_BS0_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="FB1_3_1"/><eq_pterm ptindx="FB1_3_2"/><eq_pterm ptindx="FB1_3_3"/><eq_pterm ptindx="FB1_3_4"/><eq_pterm ptindx="FB1_3_5"/></d2></equation><equation id="BWL_BS1_SPECSIG" userloc="P13"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/><eq_pterm ptindx="FB1_5_3"/><eq_pterm ptindx="FB1_5_4"/><eq_pterm ptindx="FB1_5_5"/><eq_pterm import="1" ptindx="FB1_4_1"/><eq_pterm import="1" ptindx="FB1_6_1"/></d2></equation><equation id="CLK_BS" userloc="P14"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="DIR_BS" userloc="P15"><d2><eq_pterm ptindx="FB1_8_1"/></d2></equation><equation id="LE_BS" regUse="D" userloc="P16"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><eq_pterm ptindx="FB1_9_3"/></clk><reset><eq_pterm ptindx="FB1_9_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="19" pinUse="10"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN99" sigUse="1" signal="RESET30"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN1"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN2" sigUse="2" signal="SCLK"><pterms pt1="FB2_6_1" pt2="FB2_6_2"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN3" sigUse="3" signal="ICACHE"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN4"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6" sigUse="1" signal="CLK_RAMC"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN7" sigUse="6" signal="AL1_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3" pt4="FB2_12_4"/></macrocell><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN8" sigUse="6" signal="AL0_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN9" sigUse="0" signal="A30_LE"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN10" sigUse="7" signal="OE_BS"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4"/></macrocell><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="A400_SPECSIG"/><fbinput id="FB2_I2" signal="A401_SPECSIG"/><fbinput id="FB2_I3" signal="CLK30_SIG"/><fbinput id="FB2_I4" signal="OE_BS"/><fbinput id="FB2_I5" signal="PCLK"/><fbinput id="FB2_I6" signal="RSTI40"/><fbinput id="FB2_I7" signal="RSTO40"/><fbinput id="FB2_I8" signal="SCLK"/><fbinput id="FB2_I9" signal="SEL16M"/><fbinput id="FB2_I10" signal="SIZ400_SPECSIG"/><fbinput id="FB2_I11" signal="SIZ401_SPECSIG"/><fbinput id="FB2_I12" signal="SIZING_FSM_FFd1"/><fbinput id="FB2_I13" signal="SIZING_FSM_FFd2"/><fbinput id="FB2_I14" signal="SIZING_FSM_FFd3"/><fbinput id="FB2_I15" signal="TA40"/><fbinput id="FB2_I16" signal="TM400_SPECSIG"/><fbinput id="FB2_I17" signal="TM401_SPECSIG"/><fbinput id="FB2_I18" signal="TS40"/><fbinput id="FB2_I19" signal="TT401_SPECSIG"/><pterm id="FB2_2_1"><signal id="RSTO40" negated="ON"/></pterm><pterm id="FB2_6_1"><signal id="PCLK"/></pterm><pterm id="FB2_6_2"><signal id="CLK30_SIG"/></pterm><pterm id="FB2_8_1"><signal id="TT401_SPECSIG" negated="ON"/><signal id="TM401_SPECSIG"/><signal id="TM400_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_1"><signal id="PCLK" negated="ON"/></pterm><pterm id="FB2_12_1"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/></pterm><pterm id="FB2_12_2"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB2_12_3"><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="A401_SPECSIG"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB2_12_4"><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="A401_SPECSIG"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/></pterm><pterm id="FB2_14_2"><signal id="A400_SPECSIG"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_3"><signal id="A400_SPECSIG"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="TA40"/><signal id="OE_BS"/></pterm><pterm id="FB2_17_2"><signal id="SEL16M"/><signal id="TT401_SPECSIG" negated="ON"/><signal id="TS40" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB2_17_4"><signal id="SCLK"/></pterm><equation id="RESET30" userloc="P99"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB2_2_1"/></oe></equation><equation id="SCLK" regUse="D" userloc="P2"><d1><eq_pterm ptindx="FB2_6_1"/></d1><d2><eq_pterm ptindx="FB2_6_2"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ICACHE" userloc="P3"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="CLK_RAMC" regUse="D" userloc="P6"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="AL1_SPECSIG" userloc="P7"><d2><eq_pterm ptindx="FB2_12_1"/><eq_pterm ptindx="FB2_12_2"/><eq_pterm ptindx="FB2_12_3"/><eq_pterm ptindx="FB2_12_4"/></d2></equation><equation id="AL0_SPECSIG" userloc="P8"><d2><eq_pterm ptindx="FB2_14_1"/><eq_pterm ptindx="FB2_14_2"/><eq_pterm ptindx="FB2_14_3"/></d2></equation><equation id="A30_LE" userloc="P9"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="OE_BS" regUse="D" userloc="P10"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/></d2><clk><eq_pterm ptindx="FB2_17_4"/></clk><reset><eq_pterm ptindx="FB2_17_3"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="10" pinUse="4"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN23"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN25"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN27"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN28"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN29" sigUse="4" signal="FC301_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN30" sigUse="4" signal="FC300_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2"/></macrocell><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN32" sigUse="1" signal="STERM_D"><pterms pt1="FB3_14_1"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN33" sigUse="5" signal="FC302_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3" pt4="FB3_15_4"/></macrocell><macrocell id="FB3_MC16" sigUse="1" signal="DSACK_D1_SPECSIG"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN34" sigUse="1" signal="DSACK_D0_SPECSIG"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18" sigUse="2" signal="BCLK060_SIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2"/></macrocell><fbinput id="FB3_I1" signal="CLK30_SIG"/><fbinput id="FB3_I2" signal="DSACK300_SPECSIG"/><fbinput id="FB3_I3" signal="DSACK301_SPECSIG"/><fbinput id="FB3_I4" signal="PCLK"/><fbinput id="FB3_I5" signal="STERM30"/><fbinput id="FB3_I6" signal="TM400_SPECSIG"/><fbinput id="FB3_I7" signal="TM401_SPECSIG"/><fbinput id="FB3_I8" signal="TM402_SPECSIG"/><fbinput id="FB3_I9" signal="TT400_SPECSIG"/><fbinput id="FB3_I10" signal="TT401_SPECSIG"/><pterm id="FB3_11_1"><signal id="TT401_SPECSIG"/><signal id="TM401_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="TT401_SPECSIG"/><signal id="TT400_SPECSIG"/></pterm><pterm id="FB3_11_3"><signal id="TM401_SPECSIG"/><signal id="TM400_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="TT401_SPECSIG"/><signal id="TM400_SPECSIG" negated="ON"/><signal id="TT400_SPECSIG" negated="ON"/></pterm><pterm id="FB3_12_2"><signal id="TT401_SPECSIG" negated="ON"/><signal id="TM401_SPECSIG"/><signal id="TM400_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="STERM30"/></pterm><pterm id="FB3_15_1"><signal id="TT401_SPECSIG"/><signal id="TT400_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="TT401_SPECSIG"/><signal id="TM402_SPECSIG"/></pterm><pterm id="FB3_15_3"><signal id="TM401_SPECSIG"/><signal id="TM400_SPECSIG" negated="ON"/><signal id="TM402_SPECSIG"/></pterm><pterm id="FB3_15_4"><signal id="TM401_SPECSIG" negated="ON"/><signal id="TM400_SPECSIG"/><signal id="TM402_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="DSACK301_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="DSACK300_SPECSIG"/></pterm><pterm id="FB3_18_1"><signal id="PCLK"/></pterm><pterm id="FB3_18_2"><signal id="CLK30_SIG"/></pterm><equation id="FC301_SPECSIG" userloc="P29"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/><eq_pterm ptindx="FB3_11_3"/></d2></equation><equation id="FC300_SPECSIG" negated="ON" userloc="P30"><d2><eq_pterm ptindx="FB3_12_1"/><eq_pterm ptindx="FB3_12_2"/></d2></equation><equation id="STERM_D" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="FC302_SPECSIG" userloc="P33"><d2><eq_pterm ptindx="FB3_15_1"/><eq_pterm ptindx="FB3_15_2"/><eq_pterm ptindx="FB3_15_3"/><eq_pterm ptindx="FB3_15_4"/></d2></equation><equation id="DSACK_D1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="DSACK_D0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="BCLK060_SIG" regUse="D"><d1><eq_pterm ptindx="FB3_18_1"/></d1><d2><eq_pterm ptindx="FB3_18_2"/></d2><clk negated="ON"><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="14" pinUse="8"><macrocell id="FB4_MC1" sigUse="11" signal="SIZING_FSM_FFd3"><pterms pt1="FB4_1_1" pt2="FB4_1_2" pt3="FB4_1_3" pt4="FB4_1_4" pt5="FB4_1_5"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN87" sigUse="0" signal="MDIS40"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN89" sigUse="2" signal="IPL400_SPECSIG"><pterms pt1="FB4_5_1"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN90" sigUse="2" signal="IPL402_SPECSIG"><pterms pt1="FB4_6_1"/></macrocell><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN91" sigUse="0" signal="CDIS40"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN92"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN93"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN94"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN95"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN96" sigUse="10" signal="END_SEND"><pterms pt1="FB4_15_1" pt2="FB4_15_2" pt3="FB4_15_3" pt4="FB4_15_4" pt5="FB4_15_5"/></macrocell><macrocell id="FB4_MC16" sigUse="10" signal="SIZING_FSM_FFd2"><pterms pt1="FB4_16_1" pt2="FB4_16_2" pt3="FB4_16_3" pt4="FB4_16_4" pt5="FB4_16_5"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN97"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3"/></macrocell><macrocell id="FB4_MC18"><pterms pt1="FB4_18_1" pt2="FB4_18_2"/></macrocell><fbinput id="FB4_I1" signal="A401_SPECSIG"/><fbinput id="FB4_I2" signal="IPL300_SPECSIG"/><fbinput id="FB4_I3" signal="IPL302_SPECSIG"/><fbinput id="FB4_I4" signal="LDSACK0_SPECSIG"/><fbinput id="FB4_I5" signal="LDSACK1_SPECSIG"/><fbinput id="FB4_I6" signal="LE_BS"/><fbinput id="FB4_I7" signal="RSTI40"/><fbinput id="FB4_I8" signal="RSTINT"/><fbinput id="FB4_I9" signal="SCLK"/><fbinput id="FB4_I10" signal="SIZ400_SPECSIG"/><fbinput id="FB4_I11" signal="SIZ401_SPECSIG"/><fbinput id="FB4_I12" signal="SIZING_FSM_FFd1"/><fbinput id="FB4_I13" signal="SIZING_FSM_FFd2"/><fbinput id="FB4_I14" signal="SIZING_FSM_FFd3"/><pterm id="FB4_1_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="A401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_2"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB4_1_3"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB4_1_5"><signal id="SCLK"/></pterm><pterm id="FB4_2_1"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_5_1"><signal id="RSTINT"/><signal id="IPL300_SPECSIG" negated="ON"/></pterm><pterm id="FB4_6_1"><signal id="RSTINT"/><signal id="IPL302_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_1"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB4_14_2"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB4_14_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_3"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB4_15_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB4_15_5"><signal id="SCLK"/></pterm><pterm id="FB4_16_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16_3"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB4_16_5"><signal id="SCLK"/></pterm><pterm id="FB4_17_1"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB4_17_2"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17_3"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB4_18_1"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3"/></pterm><pterm id="FB4_18_2"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><equation id="SIZING_FSM_FFd3" regUse="T"><d2><eq_pterm ptindx="FB4_1_1"/><eq_pterm ptindx="FB4_1_2"/><eq_pterm ptindx="FB4_1_3"/><eq_pterm import="1" ptindx="FB4_2_1"/><eq_pterm import="1" ptindx="FB4_2_2"/><eq_pterm import="1" ptindx="FB4_18_1"/><eq_pterm import="1" ptindx="FB4_18_2"/></d2><clk><eq_pterm ptindx="FB4_1_5"/></clk><reset><eq_pterm ptindx="FB4_1_4"/></reset><prld ptindx="GND"/></equation><equation id="MDIS40" userloc="P87"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="IPL400_SPECSIG" negated="ON" userloc="P89"><d2><eq_pterm ptindx="FB4_5_1"/></d2></equation><equation id="IPL402_SPECSIG" negated="ON" userloc="P90"><d2><eq_pterm ptindx="FB4_6_1"/></d2></equation><equation id="CDIS40" userloc="P91"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="END_SEND" regUse="T"><d2><eq_pterm ptindx="FB4_15_1"/><eq_pterm ptindx="FB4_15_2"/><eq_pterm ptindx="FB4_15_3"/><eq_pterm import="1" ptindx="FB4_14_1"/><eq_pterm import="1" ptindx="FB4_14_2"/><eq_pterm import="1" ptindx="FB4_14_3"/></d2><clk><eq_pterm ptindx="FB4_15_5"/></clk><reset><eq_pterm ptindx="FB4_15_4"/></reset><prld ptindx="GND"/></equation><equation id="SIZING_FSM_FFd2" regUse="T"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm ptindx="FB4_16_2"/><eq_pterm ptindx="FB4_16_3"/><eq_pterm import="1" ptindx="FB4_17_1"/><eq_pterm import="1" ptindx="FB4_17_2"/><eq_pterm import="1" ptindx="FB4_17_3"/></d2><clk><eq_pterm ptindx="FB4_16_5"/></clk><reset><eq_pterm ptindx="FB4_16_4"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB5" inputUse="15" pinUse="8"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN35"/><macrocell id="FB5_MC3"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN36"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN37"/><macrocell id="FB5_MC7"><pterms pt1="FB5_7_1" pt2="FB5_7_2" pt3="FB5_7_3" pt4="FB5_7_4"/></macrocell><macrocell id="FB5_MC8" pin="FB5_MC8_PIN39" sigUse="14" signal="AS30"><pterms pt1="FB5_8_1" pt2="FB5_8_2" pt3="FB5_8_3" pt4="FB5_8_4" pt5="FB5_8_5"/></macrocell><macrocell id="FB5_MC9" pin="FB5_MC9_PIN40"><pterms pt1="FB5_9_1" pt2="FB5_9_2" pt3="FB5_9_3"/></macrocell><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN41"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN42" sigUse="1" signal="RW30"><pterms pt1="FB5_12_1"/></macrocell><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN43" sigUse="5" signal="SIZ301_SPECSIG"><pterms pt1="FB5_14_1" pt2="FB5_14_2" pt3="FB5_14_3" pt4="FB5_14_4" pt5="FB5_14_5"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN46" sigUse="15" signal="DS30"><pterms pt1="FB5_15_1" pt2="FB5_15_2" pt3="FB5_15_3" pt4="FB5_15_4" pt5="FB5_15_5"/></macrocell><macrocell id="FB5_MC16"><pterms pt1="FB5_16_1" pt2="FB5_16_2" pt3="FB5_16_3" pt4="FB5_16_4" pt5="FB5_16_5"/></macrocell><macrocell id="FB5_MC17" pin="FB5_MC17_PIN49" sigUse="5" signal="SIZ300_SPECSIG"><pterms pt1="FB5_17_1" pt2="FB5_17_2" pt3="FB5_17_3"/></macrocell><macrocell id="FB5_MC18"/><fbinput id="FB5_I1" signal="RW40"/><fbinput id="FB5_I2" signal="LDSACK0_SPECSIG"/><fbinput id="FB5_I3" signal="LDSACK1_SPECSIG"/><fbinput id="FB5_I4" signal="LE_BS"/><fbinput id="FB5_I5" signal="RSTI40"/><fbinput id="FB5_I6" signal="SCLK"/><fbinput id="FB5_I7" signal="SIZ400_SPECSIG"/><fbinput id="FB5_I8" signal="SIZ401_SPECSIG"/><fbinput id="FB5_I9" signal="SIZING_FSM_FFd1"/><fbinput id="FB5_I10" signal="SIZING_FSM_FFd2"/><fbinput id="FB5_I11" signal="SIZING_FSM_FFd3"/><fbinput id="FB5_I12" signal="SM030_N_FSM_FFd1"/><fbinput id="FB5_I13" signal="SM030_N_FSM_FFd2"/><fbinput id="FB5_I14" signal="START_ACK"/><fbinput id="FB5_I15" signal="START_SEND"/><pterm id="FB5_7_1"><signal id="START_SEND"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_7_2"><signal id="START_SEND" negated="ON"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_7_3"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_7_4"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB5_8_1"><signal id="SM030_N_FSM_FFd2"/></pterm><pterm id="FB5_8_2"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_8_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_8_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB5_8_5"><signal id="SCLK"/></pterm><pterm id="FB5_9_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB5_9_2"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB5_9_3"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB5_12_1"><signal id="RW40"/></pterm><pterm id="FB5_14_1"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB5_14_2"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB5_14_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_14_4"><signal id="START_SEND"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_14_5"><signal id="START_SEND" negated="ON"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_15_1"><signal id="SM030_N_FSM_FFd2"/></pterm><pterm id="FB5_15_2"><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="RW40" negated="ON"/></pterm><pterm id="FB5_15_3"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_15_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB5_15_5"><signal id="SCLK"/></pterm><pterm id="FB5_16_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_16_2"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB5_16_3"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB5_16_4"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB5_16_5"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB5_17_1"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1" negated="ON"/></pterm><pterm id="FB5_17_2"><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3"/></pterm><pterm id="FB5_17_3"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><equation id="AS30" regUse="D" userloc="P39"><d2><eq_pterm ptindx="FB5_8_1"/><eq_pterm ptindx="FB5_8_2"/><eq_pterm ptindx="FB5_8_3"/><eq_pterm import="1" ptindx="FB5_7_1"/><eq_pterm import="1" ptindx="FB5_7_2"/><eq_pterm import="1" ptindx="FB5_7_3"/><eq_pterm import="1" ptindx="FB5_7_4"/><eq_pterm import="1" ptindx="FB5_9_1"/><eq_pterm import="1" ptindx="FB5_9_2"/><eq_pterm import="1" ptindx="FB5_9_3"/></d2><clk><eq_pterm ptindx="FB5_8_5"/></clk><set><eq_pterm ptindx="FB5_8_4"/></set><prld ptindx="GND"/></equation><equation id="RW30" userloc="P42"><d2><eq_pterm ptindx="FB5_12_1"/></d2></equation><equation id="SIZ301_SPECSIG" userloc="P43"><d2><eq_pterm ptindx="FB5_14_1"/><eq_pterm ptindx="FB5_14_2"/></d2></equation><equation id="DS30" regUse="D" userloc="P46"><d2><eq_pterm ptindx="FB5_15_1"/><eq_pterm ptindx="FB5_15_2"/><eq_pterm ptindx="FB5_15_3"/><eq_pterm import="1" ptindx="FB5_14_3"/><eq_pterm import="1" ptindx="FB5_14_4"/><eq_pterm import="1" ptindx="FB5_14_5"/><eq_pterm import="1" ptindx="FB5_16_1"/><eq_pterm import="1" ptindx="FB5_16_2"/><eq_pterm import="1" ptindx="FB5_16_3"/><eq_pterm import="1" ptindx="FB5_16_4"/><eq_pterm import="1" ptindx="FB5_16_5"/></d2><clk><eq_pterm ptindx="FB5_15_5"/></clk><set><eq_pterm ptindx="FB5_15_4"/></set><prld ptindx="GND"/></equation><equation id="SIZ300_SPECSIG" userloc="P49"><d2><eq_pterm ptindx="FB5_17_1"/><eq_pterm ptindx="FB5_17_2"/><eq_pterm ptindx="FB5_17_3"/></d2></equation></fblock><fblock id="FB6" inputUse="13" pinUse="6"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN74"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN76"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN77" sigUse="0" signal="BGR60"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN78"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN79" sigUse="3" signal="TBI40"><pterms pt1="FB6_9_1" pt2="FB6_9_2"/></macrocell><macrocell id="FB6_MC10" sigUse="1" signal="CLK30_SIG"><pterms pt1="FB6_10_1"/></macrocell><macrocell id="FB6_MC11" pin="FB6_MC11_PIN80" sigUse="3" signal="TBI40_OBUF__INT_SPECSIG"><pterms pt1="FB6_11_1" pt2="FB6_11_2"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN81" sigUse="0" signal="PCLK"/><macrocell id="FB6_MC13" sigUse="5" signal="START_SEND"><pterms pt1="FB6_13_1" pt2="FB6_13_2" pt3="FB6_13_3"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN82" sigUse="3" signal="BCLK"><pterms pt1="FB6_14_1" pt2="FB6_14_2"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN85" sigUse="2" signal="IPL401_SPECSIG"><pterms pt1="FB6_15_1"/></macrocell><macrocell id="FB6_MC16" sigUse="4" signal="RSTINT"><pterms pt1="FB6_16_1" pt2="FB6_16_2" pt3="FB6_16_3"/></macrocell><macrocell id="FB6_MC17" pin="FB6_MC17_PIN86" sigUse="3" signal="RSTI40"><pterms pt1="FB6_17_1" pt2="FB6_17_2"/></macrocell><macrocell id="FB6_MC18" sigUse="3" signal="END_ACK"><pterms pt1="FB6_18_1" pt2="FB6_18_2" pt3="FB6_18_3"/></macrocell><fbinput id="FB6_I1" signal="BCLK060_SIG"/><fbinput id="FB6_I2" signal="CPU40_60"/><fbinput id="FB6_I3" signal="END_SEND"/><fbinput id="FB6_I4" signal="IPL301_SPECSIG"/><fbinput fbk="PIN" id="FB6_I5" signal="RESET30PIN_SPECSIG"/><fbinput id="FB6_I6" signal="PCLK"/><fbinput id="FB6_I7" signal="RSTI40"/><fbinput id="FB6_I8" signal="RSTINT"/><fbinput id="FB6_I9" signal="RSTO40"/><fbinput id="FB6_I10" signal="SCLK"/><fbinput id="FB6_I11" signal="SEL16M"/><fbinput id="FB6_I12" signal="TS40"/><fbinput id="FB6_I13" signal="TT401_SPECSIG"/><pterm id="FB6_9_1"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB6_9_2"><signal id="SEL16M" negated="ON"/><signal id="TT401_SPECSIG" negated="ON"/></pterm><pterm id="FB6_10_1"><signal id="PCLK"/></pterm><pterm id="FB6_11_1"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB6_11_2"><signal id="SEL16M" negated="ON"/><signal id="TT401_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13_1"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB6_13_2"><signal id="SCLK"/></pterm><pterm id="FB6_13_3"><signal id="SEL16M"/><signal id="TT401_SPECSIG" negated="ON"/><signal id="TS40" negated="ON"/></pterm><pterm id="FB6_14_1"><signal id="SCLK"/><signal id="CPU40_60"/></pterm><pterm id="FB6_14_2"><signal id="BCLK060_SIG"/><signal id="CPU40_60" negated="ON"/></pterm><pterm id="FB6_15_1"><signal id="RSTINT"/><signal id="IPL301_SPECSIG" negated="ON"/></pterm><pterm id="FB6_16_1"><signal id="RSTO40" negated="ON"/><signal id="RSTI40"/></pterm><pterm id="FB6_16_2"><signal id="RESET30PIN_SPECSIG"/><signal id="RSTI40"/></pterm><pterm id="FB6_16_3"><signal id="SCLK"/></pterm><pterm id="FB6_17_1"><signal id="RSTO40"/><signal id="RESET30PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_17_2"><signal id="SCLK"/></pterm><pterm id="FB6_18_1"><signal id="END_SEND"/></pterm><pterm id="FB6_18_2"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB6_18_3"><signal id="SCLK"/></pterm><equation id="BGR60" userloc="P77"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="TBI40" userloc="P79"><d2><eq_pterm ptindx="FB6_9_1"/><eq_pterm ptindx="FB6_9_2"/></d2></equation><equation id="CLK30_SIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB6_10_1"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="TBI40_OBUF__INT_SPECSIG"><d2><eq_pterm ptindx="FB6_11_1"/><eq_pterm ptindx="FB6_11_2"/></d2></equation><equation id="PCLK" regUse="T" userloc="P81"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="PLL_CLK"/></clk><prld ptindx="GND"/></equation><equation id="START_SEND" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB6_13_2"/></clk><reset><eq_pterm ptindx="FB6_13_1"/></reset><ce><eq_pterm ptindx="FB6_13_3"/></ce><prld ptindx="GND"/></equation><equation id="BCLK" userloc="P82"><d2><eq_pterm ptindx="FB6_14_1"/><eq_pterm ptindx="FB6_14_2"/></d2></equation><equation id="IPL401_SPECSIG" negated="ON" userloc="P85"><d2><eq_pterm ptindx="FB6_15_1"/></d2></equation><equation id="RSTINT" regUse="D"><d2><eq_pterm ptindx="FB6_16_1"/><eq_pterm ptindx="FB6_16_2"/></d2><clk><eq_pterm ptindx="FB6_16_3"/></clk><prld ptindx="GND"/></equation><equation id="RSTI40" negated="ON" regUse="D" userloc="P86"><d2><eq_pterm ptindx="FB6_17_1"/></d2><clk><eq_pterm ptindx="FB6_17_2"/></clk><prld ptindx="GND"/></equation><equation id="END_ACK" regUse="D"><d2><eq_pterm ptindx="FB6_18_1"/></d2><clk><eq_pterm ptindx="FB6_18_3"/></clk><reset><eq_pterm ptindx="FB6_18_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB7" inputUse="14" pinUse="6"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN50"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN52" sigUse="0" signal="PLL_S1_SPECSIG"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN53" sigUse="0" signal="PLL_S0_SPECSIG"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8" pin="FB7_MC8_PIN54"/><macrocell id="FB7_MC9" pin="FB7_MC9_PIN55"/><macrocell id="FB7_MC10"><pterms pt1="FB7_10_1" pt2="FB7_10_2"/></macrocell><macrocell id="FB7_MC11" pin="FB7_MC11_PIN56" sigUse="12" signal="SIZING_FSM_FFd1"><pterms pt1="FB7_11_1" pt2="FB7_11_2" pt3="FB7_11_3" pt4="FB7_11_4" pt5="FB7_11_5"/></macrocell><macrocell id="FB7_MC12" pin="FB7_MC12_PIN58"><pterms pt1="FB7_12_1" pt2="FB7_12_2" pt3="FB7_12_3" pt4="FB7_12_4"/></macrocell><macrocell id="FB7_MC13"><pterms pt1="FB7_13_1" pt2="FB7_13_2"/></macrocell><macrocell id="FB7_MC14" pin="FB7_MC14_PIN59" sigUse="14" signal="SM030_N_FSM_FFd1"><pterms pt1="FB7_14_1" pt2="FB7_14_2" pt3="FB7_14_3" pt4="FB7_14_4" pt5="FB7_14_5"/></macrocell><macrocell id="FB7_MC15" pin="FB7_MC15_PIN60"><pterms pt1="FB7_15_1" pt2="FB7_15_2" pt3="FB7_15_3" pt4="FB7_15_4" pt5="FB7_15_5"/></macrocell><macrocell id="FB7_MC16" sigUse="10" signal="START_ACK"><pterms pt1="FB7_16_1" pt2="FB7_16_2" pt3="FB7_16_3" pt4="FB7_16_4" pt5="FB7_16_5"/></macrocell><macrocell id="FB7_MC17" pin="FB7_MC17_PIN61"><pterms pt1="FB7_17_1" pt2="FB7_17_2" pt3="FB7_17_3"/></macrocell><macrocell id="FB7_MC18"/><fbinput id="FB7_I1" signal="LDSACK0_SPECSIG"/><fbinput id="FB7_I2" signal="LDSACK1_SPECSIG"/><fbinput id="FB7_I3" signal="LE_BS"/><fbinput id="FB7_I4" signal="RSTI40"/><fbinput id="FB7_I5" signal="SCLK"/><fbinput id="FB7_I6" signal="SIZ400_SPECSIG"/><fbinput id="FB7_I7" signal="SIZ401_SPECSIG"/><fbinput id="FB7_I8" signal="SIZING_FSM_FFd1"/><fbinput id="FB7_I9" signal="SIZING_FSM_FFd2"/><fbinput id="FB7_I10" signal="SIZING_FSM_FFd3"/><fbinput id="FB7_I11" signal="SM030_N_FSM_FFd1"/><fbinput id="FB7_I12" signal="SM030_N_FSM_FFd2"/><fbinput id="FB7_I13" signal="START_ACK"/><fbinput id="FB7_I14" signal="START_SEND"/><pterm id="FB7_10_1"><signal id="START_SEND" negated="ON"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_10_2"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB7_11_1"><signal id="START_SEND"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_11_2"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB7_11_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB7_11_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB7_11_5"><signal id="SCLK"/></pterm><pterm id="FB7_12_1"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3"/></pterm><pterm id="FB7_12_2"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/></pterm><pterm id="FB7_12_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_12_4"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB7_13_1"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB7_13_2"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB7_14_1"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG"/><signal id="SIZ400_SPECSIG" negated="ON"/></pterm><pterm id="FB7_14_2"><signal id="LDSACK0_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB7_14_3"><signal id="LDSACK1_SPECSIG" negated="ON"/><signal id="LE_BS"/><signal id="SIZING_FSM_FFd1"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/><signal id="SIZ401_SPECSIG" negated="ON"/><signal id="SIZ400_SPECSIG"/></pterm><pterm id="FB7_14_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB7_14_5"><signal id="SCLK"/></pterm><pterm id="FB7_15_1"><signal id="SM030_N_FSM_FFd2"/></pterm><pterm id="FB7_15_2"><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB7_15_3"><signal id="LE_BS"/><signal id="SIZING_FSM_FFd2"/><signal id="SIZING_FSM_FFd3" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB7_15_4"><signal id="START_SEND"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB7_15_5"><signal id="START_SEND" negated="ON"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB7_16_1"><signal id="START_SEND"/><signal id="START_ACK" negated="ON"/><signal id="LE_BS" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_16_2"><signal id="START_SEND"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_16_3"><signal id="START_SEND" negated="ON"/><signal id="START_ACK"/><signal id="LE_BS" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_16_4"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB7_16_5"><signal id="SCLK"/></pterm><pterm id="FB7_17_1"><signal id="START_SEND" negated="ON"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd1" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_17_2"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG"/><signal id="START_SEND"/><signal id="START_ACK" negated="ON"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><pterm id="FB7_17_3"><signal id="LDSACK0_SPECSIG"/><signal id="LDSACK1_SPECSIG"/><signal id="START_SEND" negated="ON"/><signal id="START_ACK"/><signal id="SIZING_FSM_FFd2" negated="ON"/><signal id="SIZING_FSM_FFd3" negated="ON"/></pterm><equation id="PLL_S1_SPECSIG" userloc="P52"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="PLL_S0_SPECSIG" userloc="P53"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation><equation id="SIZING_FSM_FFd1" regUse="T"><d2><eq_pterm ptindx="FB7_11_1"/><eq_pterm ptindx="FB7_11_2"/><eq_pterm ptindx="FB7_11_3"/><eq_pterm import="1" ptindx="FB7_10_1"/><eq_pterm import="1" ptindx="FB7_10_2"/><eq_pterm import="1" ptindx="FB7_12_1"/><eq_pterm import="1" ptindx="FB7_12_2"/><eq_pterm import="1" ptindx="FB7_12_3"/><eq_pterm import="1" ptindx="FB7_12_4"/></d2><clk><eq_pterm ptindx="FB7_11_5"/></clk><reset><eq_pterm ptindx="FB7_11_4"/></reset><prld ptindx="GND"/></equation><equation id="SM030_N_FSM_FFd1" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB7_14_1"/><eq_pterm ptindx="FB7_14_2"/><eq_pterm ptindx="FB7_14_3"/><eq_pterm import="1" ptindx="FB7_13_1"/><eq_pterm import="1" ptindx="FB7_13_2"/><eq_pterm import="1" ptindx="FB7_15_1"/><eq_pterm import="1" ptindx="FB7_15_2"/><eq_pterm import="1" ptindx="FB7_15_3"/><eq_pterm import="1" ptindx="FB7_15_4"/><eq_pterm import="1" ptindx="FB7_15_5"/></d2><clk><eq_pterm ptindx="FB7_14_5"/></clk><reset><eq_pterm ptindx="FB7_14_4"/></reset><prld ptindx="GND"/></equation><equation id="START_ACK" regUse="T"><d2><eq_pterm ptindx="FB7_16_1"/><eq_pterm ptindx="FB7_16_2"/><eq_pterm ptindx="FB7_16_3"/><eq_pterm import="1" ptindx="FB7_17_1"/><eq_pterm import="1" ptindx="FB7_17_2"/><eq_pterm import="1" ptindx="FB7_17_3"/></d2><clk><eq_pterm ptindx="FB7_16_5"/></clk><reset><eq_pterm ptindx="FB7_16_4"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB8" inputUse="13" pinUse="5"><macrocell id="FB8_MC1" sigUse="7" signal="SM030_N_FSM_FFd2"><pterms pt1="FB8_1_1" pt2="FB8_1_2" pt3="FB8_1_3" pt4="FB8_1_4"/></macrocell><macrocell id="FB8_MC2" pin="FB8_MC2_PIN63" sigUse="6" signal="LDSACK1_SPECSIG"><pterms pt1="FB8_2_1" pt2="FB8_2_2" pt3="FB8_2_3" pt4="FB8_2_4"/></macrocell><macrocell id="FB8_MC3" sigUse="6" signal="LDSACK0_SPECSIG"><pterms pt1="FB8_3_1" pt2="FB8_3_2" pt3="FB8_3_3" pt4="FB8_3_4"/></macrocell><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN64"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN65"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8" pin="FB8_MC8_PIN66"/><macrocell id="FB8_MC9" pin="FB8_MC9_PIN67"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN68"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN70"/><macrocell id="FB8_MC13"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN71"><pterms pt1="FB8_14_1"/></macrocell><macrocell id="FB8_MC15" pin="FB8_MC15_PIN72" sigUse="8" signal="TA40"><pterms pt1="FB8_15_1" pt2="FB8_15_2" pt3="FB8_15_3" pt4="FB8_15_4" pt5="FB8_15_5"/></macrocell><macrocell id="FB8_MC16"/><macrocell id="FB8_MC17" pin="FB8_MC17_PIN73" sigUse="0" signal="TEA40"/><macrocell id="FB8_MC18"/><fbinput id="FB8_I1" signal="DSACK_D0_SPECSIG"/><fbinput id="FB8_I2" signal="DSACK_D1_SPECSIG"/><fbinput id="FB8_I3" signal="END_ACK"/><fbinput id="FB8_I4" signal="END_SEND"/><fbinput id="FB8_I5" signal="RSTI40"/><fbinput id="FB8_I6" signal="SCLK"/><fbinput id="FB8_I7" signal="SM030_N_FSM_FFd1"/><fbinput id="FB8_I8" signal="SM030_N_FSM_FFd2"/><fbinput id="FB8_I9" signal="STERM_D"/><fbinput id="FB8_I10" signal="TBI40_OBUF__INT_SPECSIG"/><fbinput id="FB8_I11" signal="TS40"/><fbinput id="FB8_I12" signal="TT400_SPECSIG"/><fbinput id="FB8_I13" signal="TT401_SPECSIG"/><pterm id="FB8_1_1"><signal id="SM030_N_FSM_FFd1" negated="ON"/></pterm><pterm id="FB8_1_2"><signal id="SM030_N_FSM_FFd2" negated="ON"/><signal id="STERM_D"/><signal id="DSACK_D0_SPECSIG"/><signal id="DSACK_D1_SPECSIG"/></pterm><pterm id="FB8_1_3"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB8_1_4"><signal id="SCLK"/></pterm><pterm id="FB8_2_1"><signal id="STERM_D"/><signal id="DSACK_D1_SPECSIG"/></pterm><pterm id="FB8_2_2"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB8_2_3"><signal id="SCLK"/></pterm><pterm id="FB8_2_4"><signal id="SM030_N_FSM_FFd1"/><signal id="SM030_N_FSM_FFd2" negated="ON"/></pterm><pterm id="FB8_3_1"><signal id="STERM_D"/><signal id="DSACK_D0_SPECSIG"/></pterm><pterm id="FB8_3_2"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB8_3_3"><signal id="SCLK"/></pterm><pterm id="FB8_3_4"><signal id="SM030_N_FSM_FFd1"/><signal id="SM030_N_FSM_FFd2" negated="ON"/></pterm><pterm id="FB8_14_1"><signal id="TT401_SPECSIG"/><signal id="TS40" negated="ON"/><signal id="TT400_SPECSIG"/></pterm><pterm id="FB8_15_1"><signal id="END_SEND"/><signal id="END_ACK" negated="ON"/></pterm><pterm id="FB8_15_2"><signal id="END_SEND" negated="ON"/><signal id="END_ACK"/></pterm><pterm id="FB8_15_3"><signal id="RSTI40" negated="ON"/></pterm><pterm id="FB8_15_4"><signal id="SCLK"/></pterm><pterm id="FB8_15_5"><signal id="TBI40_OBUF__INT_SPECSIG" negated="ON"/></pterm><equation id="SM030_N_FSM_FFd2" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB8_1_1"/><eq_pterm ptindx="FB8_1_2"/></d2><clk><eq_pterm ptindx="FB8_1_4"/></clk><reset><eq_pterm ptindx="FB8_1_3"/></reset><prld ptindx="GND"/></equation><equation id="LDSACK1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB8_2_1"/></d2><clk><eq_pterm ptindx="FB8_2_3"/></clk><set><eq_pterm ptindx="FB8_2_2"/></set><ce><eq_pterm ptindx="FB8_2_4"/></ce><prld ptindx="GND"/></equation><equation id="LDSACK0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB8_3_1"/></d2><clk><eq_pterm ptindx="FB8_3_3"/></clk><set><eq_pterm ptindx="FB8_3_2"/></set><ce><eq_pterm ptindx="FB8_3_4"/></ce><prld ptindx="GND"/></equation><equation id="TA40" negated="ON" regUse="D" userloc="P72"><d2><eq_pterm ptindx="FB8_15_1"/><eq_pterm ptindx="FB8_15_2"/><eq_pterm import="1" ptindx="FB8_14_1"/></d2><clk><eq_pterm ptindx="FB8_15_4"/></clk><set><eq_pterm ptindx="FB8_15_3"/></set><oe><eq_pterm ptindx="FB8_15_5"/></oe><prld ptindx="GND"/></equation><equation id="TEA40" userloc="P73"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'control.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'A40&lt;0&gt;' based upon the LOC   constraint 'P27'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'PLL_CLK' based upon the LOC   constraint 'P22'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'OSC_CLK' based upon the LOC   constraint 'P23'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'TCI40_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'BG40_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:936 - The output buffer 'BG30_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:936 - The output buffer 'A_OE_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'BB40'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'BERR30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'BGACK30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'BR30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'BR40'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CIOUT40'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CLK30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'HALT30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'LOCK40'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'LOCKE40'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'OSC_CLK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'A40_0_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95144xl-10-TQ100" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="TT401_SPECSIG" value="TT40&lt;1&gt;"/><specSig signal="TT400_SPECSIG" value="TT40&lt;0&gt;"/><specSig signal="SIZ400_SPECSIG" value="SIZ40&lt;0&gt;"/><specSig signal="SIZ401_SPECSIG" value="SIZ40&lt;1&gt;"/><specSig signal="A400_SPECSIG" value="A40&lt;0&gt;"/><specSig signal="A401_SPECSIG" value="A40&lt;1&gt;"/><specSig signal="TM401_SPECSIG" value="TM40&lt;1&gt;"/><specSig signal="TM400_SPECSIG" value="TM40&lt;0&gt;"/><specSig signal="RESET30PIN_SPECSIG" value="RESET30.PIN"/><specSig signal="DSACK300_SPECSIG" value="DSACK30&lt;0&gt;"/><specSig signal="DSACK301_SPECSIG" value="DSACK30&lt;1&gt;"/><specSig signal="TM402_SPECSIG" value="TM40&lt;2&gt;"/><specSig signal="IPL300_SPECSIG" value="IPL30&lt;0&gt;"/><specSig signal="IPL301_SPECSIG" value="IPL30&lt;1&gt;"/><specSig signal="IPL302_SPECSIG" value="IPL30&lt;2&gt;"/><specSig signal="BWL_BS2_SPECSIG" value="BWL_BS&lt;2&gt;"/><specSig signal="BWL_BS0_SPECSIG" value="BWL_BS&lt;0&gt;"/><specSig signal="BWL_BS1_SPECSIG" value="BWL_BS&lt;1&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="AL1_SPECSIG" value="AL&lt;1&gt;"/><specSig signal="AL0_SPECSIG" value="AL&lt;0&gt;"/><specSig signal="FC301_SPECSIG" value="FC30&lt;1&gt;"/><specSig signal="FC300_SPECSIG" value="FC30&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="FC302_SPECSIG" value="FC30&lt;2&gt;"/><specSig signal="DSACK_D0_SPECSIG" value="DSACK_D&lt;0&gt;"/><specSig signal="IPL400_SPECSIG" value="IPL40&lt;0&gt;"/><specSig signal="IPL402_SPECSIG" value="IPL40&lt;2&gt;"/><specSig signal="SIZ301_SPECSIG" value="SIZ30&lt;1&gt;"/><specSig signal="SIZ300_SPECSIG" value="SIZ30&lt;0&gt;"/><specSig signal="TBI40_OBUF__INT_SPECSIG" value="TBI40_OBUF__$INT"/><specSig signal="IPL401_SPECSIG" value="IPL40&lt;1&gt;"/><specSig signal="PLL_S1_SPECSIG" value="PLL_S&lt;1&gt;"/><specSig signal="PLL_S0_SPECSIG" value="PLL_S&lt;0&gt;"/><specSig signal="LDSACK1_SPECSIG" value="LDSACK&lt;1&gt;"/><specSig signal="LDSACK0_SPECSIG" value="LDSACK&lt;0&gt;"/><specSig signal="DSACK_D1_SPECSIG" value="DSACK_D&lt;1&gt;"/></document>
