<root><simulation><result_generated_time />2023-05-16 17:43:00<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 9, 'OX': 9, 'IY': 9, 'IX': 9, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 32768, 'I': 20736, 'O': 10368}<total_data_reuse />{'W': 81, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />25/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [768, 1, 1], 'O': [3, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('C', 8)], [('C', 32)]], [], []]<I />[[], [[('OY', 3), ('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('OY', 3)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OX', 3), ('OX', 3), ('OY', 3)], [('K', 4)], []]<I />[[('K', 2), ('K', 16), ('OX', 3), ('OX', 3), ('OY', 3), ('K', 4)], [], []]<O />[[('K', 2), ('K', 16)], [('OX', 3), ('OX', 3), ('OY', 3), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 27, 1, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 262144, 262144], 'I': [216, 165888, 165888], 'O': [256, 82944, 82944], 'O_partial': [0, 0, 0], 'O_final': [256, 82944, 82944]}<actual_mem_utilization_individual />{'W': [0.5, 0.01, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.5, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.02, 0.0], 'I': [0.42, 0.02, 0.0], 'O': [0.5, 0.02, 0.0]}<effective_mem_size_bit />{'W': [256, 65536, 262144], 'I': [216, 165888, 165888], 'O': [128, 27648, 82944], 'O_partial': [0, 0, 0], 'O_final': [128, 27648, 82944]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 768, 1, 1], 'O': [768, 3, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [768, 768, 1, 1], 'O': [3, 3, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 32768], [32768, 32768], [32768, 0]]<I />[[82944, 20736], [20736, 20736], [20736, 0]]<O />[[(0, 10368), (10368, 0)], [(0, 10368), (10368, 0)], [(0, 10368), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 10368), (10368, 0)], [(0, 10368), (10368, 0)], [(0, 10368), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 4096], [512, 512], [128, 0]]<I />[[10368, 2592], [324, 324], [81, 0]]<O />[[(0, 1296), (1296, 0)], [(0, 162), (162, 0)], [(0, 40), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 1296], [1296, 0]), ([0, 162], [162, 0]), ([0, 40], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />884736</mac_count></basic_info><energy><total_energy />5846909.6<mem_energy_breakdown><W />[38.7, 101.5, 170.5]<I />[4.4, 64.2, 107.9]<O />[0.9, 32.1, 53.9]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />44236.8<total />5846335.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5864<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7819<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />4420<latency_cycle_without_data_loading />3456<ideal_computing_cycle />3456<data_loading><load_cycle_total />964<load_cycle_individual />{'W': [128, 512, 0], 'I': [324, 324, 0]}<load_cycle_combined />{'W': 512, 'I': 325}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3455], [-2580, -2208], [-3456, -3456]], 'I': [[-3455], [-3456, -3456], [-3456, -3456]], 'O': [[-3456], [-3024, -3240], [-3294, -3416]]}<mem_stall_cycle_shared />{'W': [[-3455], [-2580, 0], [0, 0]], 'I': [[-3455], [-3456, 0], [0, 0]], 'O': [[-3456], [-3024, -3240], [-3294, -3416]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 262144, 262144], 'I': [216, 165888, 165888], 'O': [256, 82944, 82944], 'O_partial': [0, 0, 0], 'O_final': [256, 82944, 82944]}<data_size_each_level_total />{'W': [65536, 262144, 262144], 'I': [165888, 165888, 165888], 'O': [768, 82944, 82944]}<loop_cycles_each_level />{'W': [864, 3456, 3456], 'I': [3456, 3456, 3456], 'O': [32, 3456, 3456]}<top_ir_loop_size />{'W': [27, 1, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [75.9, 75.9], [75.9, 75.9]], 'I': [[8.0, 0.1], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 75.9], [75.9, 75.9]], 'I': [[8.0, 0.2], [192.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [75.9, 75.9], [75.9, 0]], 'I': [[8.0, 0.1], [48.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [147.9, 147.9], [123.9, 24.0]], 'I': [[8.0, 0.1], [147.9, 147.9], [123.9, 24.0]], 'O': [[8.0, 8.0], [147.9, 147.9], [123.9, 24.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3456], [864, 864, 4], [3456, 3456, 1]], 'I': [[1, 1, 3456], [3456, 3456, 1], [3456, 3456, 1]], 'O': [[1, 1, 3456], [32, 32, 108], [3456, 3456, 1]]}<trans_time_real />{'W': [[0, 1, 3456], [[4, 864, 4], [128, 864, 4]], [[512, 3456, 1], [128, 3456, 1]]], 'I': [[0, 1, 3456], [[3, 3456, 1], [324, 3456, 1]], [[324, 3456, 1], [81, 3456, 1]]], 'O': [[0, 1, 3456], [[4, 32, 108], [2, 32, 108]], [[162, 3456, 1], [40, 3456, 1]]]}<single_stall_cycle />{'W': [[-1], [-860, -736], [-2944, -3328]], 'I': [[-1], [-3453, -3132], [-3132, -3375]], 'O': [[-1], [-28, -30], [-3294, -3416]]}<single_stall_count />{'W': [3455, 3, 0], 'I': [3455, 0, 0], 'O': [3456, 108, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [162, 0]}, 1: {'W': [384, 0], 'I': [0, 0], 'O': [432, 162]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3456, -3456], [-3294, -3456]], 1: [[-3072, -3456], [-3024, -3294]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>