#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 22 15:30:55 2020
# Process ID: 21964
# Current directory: D:/Programming/Git/cse125/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16572 D:\Programming\Git\cse125\Lab2\Lab2.xpr
# Log file: D:/Programming/Git/cse125/Lab2/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source regex_tb.tcl
open_run synth_1 -name synth_1
close [ open D:/Programming/Git/cse125/Lab2/Lab2.srcs/constrs_1/new/lab2_test.xdc w ]
add_files -fileset constrs_1 D:/Programming/Git/cse125/Lab2/Lab2.srcs/constrs_1/new/lab2_test.xdc
set_property target_constrs_file D:/Programming/Git/cse125/Lab2/Lab2.srcs/constrs_1/new/lab2_test.xdc [current_fileset -constrset]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_methodology -name post_wizard
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
check_timing -name post_wizard
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source regex_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
save_constraints
launch_simulation
source regex_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source regex_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
close_sim
