# Circuit Metadata

**Last Updated:** 2025-09-16

| Field                  | Value                     |
| ---------------------- | ------------------------- |
| Title                  | Common Emitter Amplifier |
| Part Number            | 04B-005 |
| Revision               | A1-00 |
| Interface              | 5 pin interface |
| Type of Design         | Fundamental |
| Level of Novelty       | Common |
| Performance Feedback   | Exists |
| Verified Performance   | Yes |

## Used On

| PN         | Occurrences |
| ---------- | ----------- |
| (None) | 0 |

## Netlist

`| Net  | Part | Pad | Pin     | Sheet |`

`| ---- | ---- | --- | ------- | ----- |`

`| GND  | C1   | -   | -       | 1     |`

`| GND  | C3   | -   | -       | 1     |`

`| GND  | R3   | 1   | 1       | 1     |`

`| GND  | R6   | 1   | 1       | 1     |`

`| GND  | C4   | -   | -       | 1     |`

`| GND  | TP4  | 1   | 1       | 1     |`

`| GND  | P1   | 1   | GND (1) | 1     |`

`| GND  | J1   | 2   | 2       | 1     |`

`| GND  | R11  | 1   | 1       | 1     |`

`| N$1  | R7   | A   | A       | 1     |`

`| N$1  | TP9  | 1   | 1       | 1     |`

`| N$1  | R8   | 2   | 2       | 1     |`

`| N$2  | R1   | 1   | 1       | 1     |`

`| N$2  | TP5  | 1   | 1       | 1     |`

`| N$2  | R2   | E   | E       | 1     |`

`| N$3  | R2   | A   | A       | 1     |`

`| N$3  | TP6  | 1   | 1       | 1     |`

`| N$3  | R3   | 2   | 2       | 1     |`

`| N$4  | C4   | +   | +       | 1     |`

`| N$4  | TP8  | 1   | 1       | 1     |`

`| N$4  | R6   | 2   | 2       | 1     |`

`| N$4  | R9   | A   | A       | 1     |`

`| N$4  | R9   | S   | S       | 1     |`

`| N$5  | R2   | S   | S       | 1     |`

`| N$5  | Q1   | B   | B       | 1     |`

`| N$5  | TP2  | 1   | 1       | 1     |`

`| N$5  | C2   | -   | -       | 1     |`

`| N$5  | C5   | -   | -       | 1     |`

`| N$6  | R5   | 2   | 2       | 1     |`

`| N$6  | TP7  | 1   | 1       | 1     |`

`| N$6  | Q1   | E   | E       | 1     |`

`| N$6  | J1   | 1   | 1       | 1     |`

`| N$7  | P1   | 5   | OUT (5) | 1     |`

`| N$7  | C6   | -   | -       | 1     |`

`| N$7  | R11  | 2   | 2       | 1     |`

`| N$7  | TP12 | 1   | 1       | 1     |`

`| N$8  | C5   | +   | +       | 1     |`

`| N$8  | J2   | 2   | 2       | 1     |`

`| N$9  | Q1   | C   | C       | 1     |`

`| N$9  | R4   | 1   | 1       | 1     |`

`| N$9  | R10  | 2   | 2       | 1     |`

`| N$9  | TP10 | 1   | 1       | 1     |`

`| N$9  | R8   | 1   | 1       | 1     |`

`| N$9  | C6   | +   | +       | 1     |`

`| N$10 | TP1  | 1   | 1       | 1     |`

`| N$10 | C2   | +   | +       | 1     |`

`| N$10 | P1   | 4   | IN (4)  | 1     |`

`| N$11 | R10  | 1   | 1       | 1     |`

`| N$11 | J2   | 1   | 1       | 1     |`

`| N$11 | TP11 | 1   | 1       | 1     |`

`| N$13 | R5   | 1   | 1       | 1     |`

`| N$13 | R9   | E   | E       | 1     |`

`| V+   | TP3  | 1   | 1       | 1     |`

`| V+   | R7   | S   | S       | 1     |`

`| V+   | R7   | E   | E       | 1     |`

`| V+   | R4   | 2   | 2       | 1     |`

`| V+   | R1   | 2   | 2       | 1     |`

`| V+   | P1   | 2   | V+ (2)  | 1     |`

`| V+   | C1   | +   | +       | 1     |`

`| V+   | C3   | +   | +       | 1     |`

## Partlist

`| REF DES | PART TYPE        | VALUE / DESCRIPTION |`

`| ------- | ---------------- | ------------------- |`

`| C1      | Capacitor        |                     |`

`| C2      | Capacitor        |                     |`

`| C3      | Capacitor        |                     |`

`| C4      | Capacitor        |                     |`

`| C5      | Capacitor        |                     |`

`| C6      | Capacitor        |                     |`

`| J1      | Connector (jack) |                     |`

`| J2      | Connector (jack) |                     |`

`| P1      | Connector (plug) |                     |`

`| Q1      | Transistor       |                     |`

`| R1      | Resistor         |                     |`

`| R2      | Resistor         |                     |`

`| R3      | Resistor         |                     |`

`| R4      | Resistor         |                     |`

`| R5      | Resistor         |                     |`

`| R6      | Resistor         |                     |`

`| R7      | Resistor         |                     |`

`| R8      | Resistor         |                     |`

`| R9      | Resistor         |                     |`

`| R10     | Resistor         |                     |`

`| R11     | Resistor         |                     |`

`| TP1     | Test point       |                     |`

`| TP2     | Test point       |                     |`

`| TP3     | Test point       |                     |`

`| TP4     | Test point       |                     |`

`| TP5     | Test point       |                     |`

`| TP6     | Test point       |                     |`

`| TP7     | Test point       |                     |`

`| TP8     | Test point       |                     |`

`| TP9     | Test point       |                     |`

`| TP10    | Test point       |                     |`

`| TP11    | Test point       |                     |`

`| TP12    | Test point       |                     |`

## Pin Interface

| Pin | Name | Description | Note |
| --- | ---- | ----------- | ---- |

## Tests

| Test No. | Name | Description | Note |
| -------- | ---- | ----------- | ---- |

## EPSA

<!-- maturity: 1 Immature -->
|Item      |Function/Block      |Assumptions                                       |Method               |Key Equations              |Inputs/Bounds                                      |Worst-Case Case         |Result/Value                            |Margin              |Determination   |Risk|Detection/Controls        |Severity  |Occurrence|Detection|RPN          |Criticality Class|Conclusion                      |Actions/Recommendations                                                |References                     |
|----------|--------------------|--------------------------------------------------|---------------------|---------------------------|---------------------------------------------------|------------------------|----------------------------------------|--------------------|----------------|----|--------------------------|----------|----------|---------|-------------|-----------------|--------------------------------|-----------------------------------------------------------------------|-------------------------------|
|`VIN Supply`|`Input Power`       |`Vin = 5.0 V ±10% from regulated source`          |`Derating vs. rating`|`Vstress% = Vin_max / Vrate`|`Vin_max = 5.5 V; Connector 12 V abs max not present`|`High line, hot (+85 C)`|`5.5 V vs 10 V cap rating = 55% stress` |`45%`               |`Pass`          |`Low`|`TVS/EMI filter; input fuse`|`6`       |`3`       |`6`      |`108`        |`III`            |`Acceptable stress`             |`Keep input capacitors ≥10 V; add reverse-polarity protection if fielded`|`MIL-STD-1547; NASA EEE-INST-002`|
|`D1 TVS`  |`Surge/ESD Clamp`   |`5 V rail protected with SMBJ5.0A; IEC 61000-4-2 L4`|`Power pulse derating`|`Ipp vs. 8/20 us curve`    |`±8 kV contact, Ipp ~ 30 A`                        |`ESD strike at +25 C`   |`Ppulse within datasheet at 30 A, 1 pulse`|`>20%`              |`Pass`          |`Med`|`ESD test, visual`        |`5`       |`3`       |`5`      |`75`         |`III`            |`Acceptable if TVS SMBJ/ESD rated`|`Verify ESD test to L4; ensure low inductance path`                    |`IEC 61000-4-2; TVS datasheet` |
|`C_IN`    |`Bulk Input Cap`    |`10 uF X7R 10 V; ΔC vs bias -40%`                 |`Voltage/Temp derating`|`Vstress% = 5.5/10; C_eff` |`V=5.5 V; T=85 C`                                  |`High line, hot`        |`55% of V; C_eff ≈ 6 uF`                |`45% V; 40% C loss` |`Pass`          |`Low`|`DVT capacitance vs bias` |`3`       |`3`       |`7`      |`63`         |`IV`             |`OK with X7R`                   |`Consider 16 V rating to reduce bias loss`                             |`AEC-Q200; vendor DC-bias curves`|
|`U1 LDO`  |`5 V->3.3 V Reg`    |`Iout = 150 mA; Vdrop = 0.3 V; θJA=50 C/W`        |`Power/thermal stress`|`P=(Vin-Vout)·I; Tj=Ta+P·θJA`|`Vin_max=5.5 V; Ta=85 C`                           |`Hot, high line, max load`|`P=0.33 W; ΔT=16.5 C; Tj≈101.5 C`       |`23.5 C to 125 C`   |`Pass`          |`Med`|`Thermal sensor/IR scan`  |`7`       |`4`       |`5`      |`140`        |`II`             |`Acceptable, warm`              |`Add copper pour/thermal vias; consider buck if Iout>200 mA`           |`JESD51; datasheet θJA`        |
|`LDO SOA` |`Pass Element`      |`Current limit 500 mA; short to GND`              |`SOA vs fault`       |`I²·Rth, Tj<150 C`         |`Short duration 1 s`                               |`Short-circuit at 25 C` |`Protected; thermal shutdown`           |`N/A`               |`Pass (protected)`|`Med`|`OCP/TSD built-in`        |`8`       |`2`       |`4`      |`64`         |`II`             |`Protected`                     |`Verify short-circuit test`                                            |`Datasheet protection`         |
|`3V3 Rail`|`Digital/Analog Loads`|`3.3 V ±2% target`                                |`Voltage margin`     |`Vstress% = Vuse/Vabs`     |`Vabs=3.8 V abs max`                               |`High line, LDO tol`    |`3.3 V +2% = 3.366 V < 3.8 V`           |`11% to abs max`    |`Pass`          |`Low`|`System monitor`          |`6`       |`2`       |`6`      |`72`         |`III`            |`OK`                            |`Add OV clamp if Vin uncertain`                                        |`Vendor abs max`               |
|`I2C Bus` |`Comm Interface`    |`Standard-mode (100 kHz); Rp=4.7 k; Cbus=100 pF`  |`Timing stress`      |`tr≈0.8473·Rp·C; VOL/VOH`  |`Vdd=3.3 V`                                        |`Hot, worst C`          |`tr≈398 ns < 1000 ns`                   |`60% to limit`      |`Pass`          |`Low`|`I/O test`                |`4`       |`4`       |`6`      |`96`         |`IV`             |`OK for 100 kHz`                |`If Fast-mode, reduce Rp to 2.2 k`                                     |`UM10204 (I2C)`                |
|`SPI`     |`Sync Serial`       |`fSCLK=10 MHz; trace 5 cm`                        |`Timing margins`     |`tSU, tH; skew`            |`tpd≈150 ps/cm`                                    |`Cold, fast edges`      |`Margin >3 ns`                          |`>30%`              |`Pass`          |`Low`|`Timing scope`            |`6`       |`3`       |`5`      |`90`         |`III`            |`OK`                            |`Keep matched length; series damping 22-33  Ohm`                       |`Device datasheets`            |
|`UART`    |`Async Serial`      |`115200 bps; clk tol ±1.5%`                       |`Baud error budget`  |                           |`Err`                                              |`<3-5%`                 |`ΔfMCU=±1.5%; ΔfPeer=±1.5%`             |`Worst opposing drift`|`Worst`         |`Err`|`≈3%`                     |`Near limit`|`Caution` |`Med`    |`Loopback test`|`5`              |`4`                             |`5`                                                                    |`100`                          |
|`ADC Input`|`Analog Front-End`  |`SAR ADC, Vref=3.3 V±0.5%; divider 2x1%`          |`Error budget`       |`Verr≈sqrt(Ref^2+Div^2)`   |`T=-40..85 C`                                      |`Hot, tol stack`        |`≈1.12% FS`                             |`Meets 2% FS`       |`Pass`          |`Low`|`Cal/linearity test`      |`6`       |`3`       |`6`      |`108`        |`III`            |`OK`                            |`Tighten to 0.1% if req <1% FS`                                        |`ADC datasheet`                |
|`XTAL`    |`System Clock`      |`16 MHz, ±30 ppm, CL=18 pF`                       |`Drive/aging`        |`Idrive, ESR`              |`-40..85 C; 10 yr`                                 |`Cold start, aging`     |`Meets drive; ±60-80 ppm life`          |`Adequate`          |`Pass`          |`Low`|`Startup test`            |`7`       |`2`       |`5`      |`70`         |`II`             |`OK`                            |`Ensure load caps tolerance; place close`                              |`IEC 60679`                    |
|`ESD Diodes`|`IO Protection`     |`±8 kV contact`                                   |`Pulse stress`       |`Ipp/tj`                   |`Multiple hits`                                    |`Repeated ESD`          |`Survive up to spec`                    |`N/A`               |`Pass`          |`Med`|`ESD gun test`            |`5`       |`3`       |`5`      |`75`         |`III`            |`OK`                            |`Add series resistors 33-100  Ohm  on GPIOs`                           |`IEC 61000-4-2`                |
|`PCB/Conn`|`Thermo-Mechanical` |`FR-4 Tg 135 C; no conformal coat`                |`Temp/humidity`      |`IPC-TR-587`               |`0-95% RH`                                         |`Hot/humid`             |`Risk of leakage`                       |`N/A`               |`Caution`       |`Med`|`ICT/visual`              |`6`       |`3`       |`6`      |`108`        |`III`            |`Monitor`                       |`Consider coating for >85% RH`                                         |`IPC-2221`                     |

### `Mission Profile`

- `Use case: Mixed-signal digital module with I2C/SPI/UART interfaces and analog
  IO on a 3.3 V rail, powered from 5 V.`
- `Operating time: 24/7, 5 years service life; power cycles: daily.`
- `Environments: indoor industrial; temperature -40 to +85 C, 5-95% RH
  non-condensing; vibration per IEC 60068-2-6, handling ESD per IEC 61000-4-2
  Level 4.`

### `Assumptions`

- `Input supply 5.0 V ±10%; total 3.3 V load 150 mA peak, 80 mA average.`
- `LDO used for simplicity; θJA≈50 C/W with thermal vias and copper pour.`
- `I2C Standard-mode 100 kHz with 4.7 k Ohm  pull-ups and bus capacitance 100 pF.`
- `SPI at 10 MHz on short PCB traces (<5 cm); UART at 115200 bps; MCU clock 16
  MHz crystal ±30 ppm.`
- `ADC full-scale referenced to 3.3 V; passive divider 1% unless noted.`

### `Parts Stress Summary`

- `Voltages: All MLCCs at ≤55% of rating; recommend 16 V rating on 5 V nodes to
  minimize DC-bias capacitance loss.`
- `Currents/Power: LDO dissipates ~0.33 W at worst case; Tj ≈ 101.5 C at Ta 85 C
  < 125 C limit. Consider buck pre-regulation if Iout will exceed ~200 mA.`
- `Timing: I2C rise time within Standard-mode; SPI and UART margins acceptable
  under stated assumptions.`

### `Corner Cases Considered`

- `High line (5.5 V), max load, hot (85 C).`
- `Low line (4.5 V), cold (-40 C) startup--LDO dropout verified with 0.3 V
  headroom.`
- `ESD pulses up to ±8 kV contact; surge not applicable unless specified.`

### `Calculation Details`

- `LDO Power: P = (5.5 - 3.3) x 0.15 = 0.33 W; ΔT = 0.33 x 50 = 16.5 C; Tj ≈ 85
  \+ 16.5 = 101.5 C.`
- `I2C rise time: tr ≈ 0.8473 x 4700 x 100e-12 ≈ 398 ns < 1000 ns.`
- `ADC error: √(0.5%^2 + 1%^2) ≈ 1.12% FS.`

### `Conclusions`

- `Electrical stresses are within typical derating guidelines (≤70% of voltage
  rating; junction temperatures < 110 C). LDO thermal margin is acceptable but
  should be measured on hardware.`
- `No immediate redesign required. If load increases or ambient exceeds 85 C,
  use a buck regulator or heat spreading to maintain Tj < 110 C.`

### `Recommendations`

- `Use 16 V or higher MLCCs on 5 V rail to reduce capacitance loss.`
- `Add copper pours and thermal vias under the LDO.`
- `If Fast-mode I2C (400 kHz) is required, reduce pull-ups to ~2.2 k Ohm  or
  reduce bus capacitance.`
- `Consider conformal coating for high humidity deployments.`

### `References`

- `NASA EEE-INST-002: Derating Guidelines.`
- `MIL-STD-1547: Electronic Parts Stress and Derating.`
- `JEDEC JESD51: Thermal Characterization.`
- `NXP UM10204: I2C-bus Specification.`
- `IEC 61000-4-2: ESD Immunity.`
- `IPC-2221/IPC-9592: PCB design/Power conversion.`

## WCCA

<!-- maturity: 1 Immature -->
|Item                  |Function/Block             |Assumptions                                                                     |Method                  |Key Equations                                                                          |Inputs/Bounds                                    |Worst-Case Case            |Result/Value                                                     |Margin                                 |Determination                 |Risk|Detection/Controls                          |Severity                 |Occurrence|Detection                |RPN |Criticality Class|Conclusion                  |Actions/Recommendations                                                 |References                          |
|----------------------|---------------------------|--------------------------------------------------------------------------------|------------------------|---------------------------------------------------------------------------------------|-------------------------------------------------|---------------------------|-----------------------------------------------------------------|---------------------------------------|------------------------------|----|--------------------------------------------|-------------------------|----------|-------------------------|----|-----------------|----------------------------|------------------------------------------------------------------------|------------------------------------|
|`DC Bias Centering (Vc)`|`Set quiescent headroom`   |`V+ = 12 V ±10%; β = 80...300; VBE = 0.65...0.75 V; R tolerances ±5%; R2 trims Vb`|`Thevenin + iteration`  |`Vth, Rth from R1-R3-R2; Ib ≈ Ic/β; Vb ≈ Vth - Ib·Rth; Ie ≈ (Vb-VBE)/Re; Vc = V+ - Ic·Rc`|`Ta = -40...85 C; Re ≈ R5 (+ DC portions of R9,R6)`|`Low-line/cold (VBE↑), β_min`|`Vc ≈ 4.5...7.5 V`                                               |`Headroom ≥ 3 V to each rail`          |`Pass`                        |`Med`|`Trim Vc to ~0.5·V+ at 25 C; verify over temp`|`5`                      |`3`       |`5`                      |`75`|`III`            |`Adequate center with trim` |`Ensure divider current ≥10xIb(min); document trim limits`              |`Sedra/Smith; Gray & Meyer`         |
|`Small-Signal Gain`   |`Midband voltage gain`     |`Ic ≈ 2-5 mA; Rc ≈ 2-2.7 k Ohm ; Re_unbyp ≈ 0.5-1.5 k Ohm ; C4 adjusts AC bypass`|`Linear small-signal`   |`re ≈ 26 mV/Ic; Av ≈ -(Rc`                                                             |`RL)/(re + Re_unbyp) (with partial bypass)`      |`RL (R11`                  |`ext) ≥ 10 k Ohm`                                                |`Min bypass, low Ic; Max bypass, high Ic`|                              |`Av`|`min ≈ 1-3;`                                |`Av`                     |`max ≈ 8-15`|`Meets target (adjustable)`|`Pass`|`Low`            |`Gain sweep vs R9; Bode check`|`4`                                                                     |`3`                                 |
|`Input Impedance (Zin)`|`Source loading`           |`Rth of divider vs β(re+Re_unbyp)`                                              |`Thevenin + hybrid-π`   |`Zin ≈ Rth`                                                                            |`[β·(re + Re_unbyp)]`                            |`β = 80...300; Ic 2-5 mA`  |`β_min, low Ic`                                                  |`Zin ≈ 10-50 k Ohm`                    |`≥2x source (e.g., 5-10 k Ohm )`|`Pass`|`Low`                                       |`Measure with AC injection`|`3`       |`3`                      |`6` |`54`             |`IV`                        |`Acceptable`                                                            |`Ensure Rth not too low (noise/power)`|
|`LF Corner (Input)`   |`High-pass due to C2`      |`C2 ≥ 0.47-1 uF; Zin from above`                                                |`Pole calc`             |`fc_in = 1/(2π·C2·Zin)`                                                                |`Zin ≥ 10 k Ohm`                                 |`Zin min, C2 min`          |`fc_in ≤ 34 Hz (C2=0.47 uF, Zin=10 k Ohm ) or ≤ 16 Hz (1 uF)`    |`Below audio band`                     |`Pass`                        |`Low`|`Bode plot`                                 |`3`                      |`3`       |`6`                      |`54`|`IV`             |`OK`                        |`Use ≥1 uF for fc_in ≲ 20 Hz`                                           |`Analog filters`                    |
|`LF Corner (Output)`  |`High-pass due to C6`      |`C6 ≥ 10 uF; RL ≥ 10 k Ohm`                                                     |`Pole calc`             |`fc_out = 1/(2π·C6·RL)`                                                                |`RL ≥ 10 k Ohm`                                  |`RL min, C6 min`           |`fc_out ≤ 1.6 Hz (10 uF, 10 k Ohm )`                             |`Large margin`                         |`Pass`                        |`Low`|`Bode plot`                                 |`2`                      |`3`       |`6`                      |`36`|`IV`             |`Excellent`                 |`Increase C6 if heavier external load used`                             |`Basic AC theory`                   |
|`HF Stability / Miller`|`Prevent oscillation/peaking`|`Cπ,Cu typical small-signal BJT; base stopper 100-220  Ohm  optional`           |`Loop-gain/phase estimate`|`Cin ≈ Cπ + Cu(1-Av); pole ≈ Rin, source; zero via stopper`                            |`Av up to ~15`                                   |`High gain, low source R`  |`No oscillation expected w/ stopper; phase margin >45 deg  typical`|`Adequate`                             |`Pass`                        |`Med`|`Time-domain step, HF sweep`                |`5`                      |`3`       |`5`                      |`75`|`III`            |`Manageable`                |`Add 100-220  Ohm  base stopper near base pin; minimize wiring inductance`|`Analog Devices ANs`                |
|`Clipping/Headroom`   |`Max undistorted Vout`     |`Vc ≈ 0.5·V+`                                                                   |`Rail-limits`           |`Vout,pk ≤ min(Vc-VCEsat, V+-Vc)`                                                      |`V+ 10.8-13.2 V`                                 |`Low-line, mis-trim`       |`Vout,pp ≈ 9-12 V into high RL`                                  |`≥6 dB vs req 4 Vpp`                   |`Pass`                        |`Low`|`Sine sweep to 1% THD`                      |`4`                      |`3`       |`5`                      |`60`|`IV`             |`Good`                      |`Trim for symmetry at temp`                                             |`Lab procedure`                     |
|`Temperature Drift`   |`Bias vs temp`             |`dVBE/dT ≈ -2 mV/ deg C`                                                        |`Sensitivity`           |`ΔVBE ≈ -0.25 V over -40...85 C`                                                       |`R tolerances ±5%`                               |`Cold/hot extremes`        |`Vc shift < ±1.5 V with proper divider current`                  |`Headroom preserved`                   |`Pass`                        |`Med`|`Hot/cold test`                             |`4`                      |`3`       |`5`                      |`60`|`III`            |`Acceptable`                |`Divider current ≥10xIb(min); consider NTC if needed`                   |`Bipolar device physics`            |

### `Assumptions and Modeling Notes`

- `Bias network R1/R2/R3 is treated via Thevenin equivalent to the base. The
  wiper (R2) trims Vth across temperature and β spread.`
- `Emitter network DC resistance includes R5 and any DC contribution of R9/R6
  path; AC bypass via C4 and R9 adjusts Re_unbyp seen by signal.`
- `External load at J2/OUT is assumed ≥10 k Ohm ; if lower, re-evaluate fc_out
  and gain (Rc||RL).`

### `Corner Cases`

- `Low-line (10.8 V), β_min, cold (VBE high) pushing Vc toward saturation.`
- `High-line (13.2 V), β_max, hot (VBE low) pushing Vc toward cutoff.`
- `Maximum gain (C4 effectively bypassing Re) for HF stability check.`

### `Calculation Sketches`

- `re ≈ 26 mV/Ic -> 5 mA -> re ≈ 5.2  Ohm ; 2 mA -> re ≈ 13  Ohm .`
- `Av(min) ≈ -(Rc||RL)/(Re_unbyp + re); with Rc||RL ≈ 1.6-2.0 k Ohm  and
  Re_unbyp ≈ 1.0 k Ohm  -> |Av|min ≈ 1.5-2.`
- `Av(max) with substantial bypass: ≈ -(Rc||RL)/(re + small Re_unbyp) ->
  practically limit |Av| to ≤15 to retain phase margin and linearity.`

### `Conclusions`

- `With proper trim and resistor selection, the CE stage maintains Vc within
  4.5-7.5 V across PVT, preserves headroom, and meets typical small-signal gain
  and bandwidth goals. HF stability is robust with a modest base stopper and
  good layout.`

### `Recommendations`

- `Set divider current ≥10xIb(min); document trim to Vc ≈ 0.5·V+.`
- `Add 100-220  Ohm  base stopper near Q1 base; keep leads short to reduce
  parasitics.`
- `Size C2 ≥ 1 uF and C6 ≥ 10 uF to keep LF corners below audio band; verify
  with Bode plots.`

### `References`

- `Sedra/Smith: Microelectronic Circuits`
- `Gray & Meyer: Analysis and Design of Analog Integrated Circuits`
- `Analog Devices app notes on CE amplifiers and stability`

## FMEA

<!-- maturity: 1 Immature -->
|Item                 |Function/Block    |Assumptions              |Method           |Key Equations           |Inputs/Bounds     |Worst-Case Case         |Result/Value                          |Margin|Determination   |Risk                 |Detection/Controls          |Severity|Occurrence|Detection|RPN|Criticality Class           |Conclusion                                         |Actions/Recommendations                        |References     |
|---------------------|------------------|-------------------------|-----------------|------------------------|------------------|------------------------|--------------------------------------|------|----------------|---------------------|----------------------------|--------|----------|---------|---|----------------------------|---------------------------------------------------|-----------------------------------------------|---------------|
|`C2 open`            |`Input coupling`  |`AC input path broken`   |`Functional effect`|`N/A`                   |`N/A`             |`No signal passes`      |`Output muted`                        |`N/A` |`Fail (no output)`|`Med`                |`Functional test`           |`5`     |`4`       |`3`      |`60`|`IV`                        |`Detectable, benign`                               |`Use quality caps; ICT to verify capacitance`  |`IEC 60384`    |
|`C2 short`           |`Input coupling`  |`DC from source to base` |`Overbias analysis`|`Ib≈(Vin-Vth)/Rin`      |`Source may have DC`|`Large Vin or DC`       |`Saturation; possible overstress`     |`N/A` |`High`          |`High`               |`Input DC test; current limit`|`8`     |`3`       |`5`      |`120`|`II`                        |`Add series Rin and clamp`                         |`Series 1 k Ohm ; clamp diodes; input fuse/limit`|`BJT datasheet`|
|`C2 reversed polarity`|`Electrolytic`    |`+ at IN, base at +0.7 V`|`Polarity check` |`Vrev≈Vb-Vin,dc`        |`Vin,dc≈0 V`      |`Cold start`            |`~0.7 V reverse`                      |`0%`  |`Caution`       |`Med`                |`Visual/Leak test`          |`6`     |`4`       |`6`      |`144`|`II`                        |`Use NP or flip polarity`                          |`NP/film or bias network to 0 V`               |`IEC 60384`    |
|`C6 open`            |`Output coupling` |`AC path to OUT broken`  |`Functional effect`|`N/A`                   |`N/A`             |`No AC to OUT`          |`No output at P1-5/J2`                |`N/A` |`Fail (no output)`|`Med`                |`Functional test`           |`5`     |`3`       |`3`      |`45`|`IV`                        |`Detectable`                                       |`Verify with ICT/ATE`                          |`Analog practice`|
|`C6 short`           |`Output coupling` |`Collector tied to OUT`  |`Bias disturbance`|`Rc∥(path to GND via R11)`|`R11=10 k Ohm`    |`Added DC/AC load`      |`Lower gain; bias shift small`        |`N/A` |`Caution`       |`Low`                |`DC bias check`             |`4`     |`3`       |`5`      |`60`|`IV`                        |`Usually non-destructive`                          |`Add series R (R10) as isolation (present)`    |`Basic AC`     |
|`C4 short`           |`Emitter bypass`  |`N$4 hard to GND`        |`Bias change`    |`Re,dc ↓ -> Ic ↑`       |`V+ high-line`    |`Overcurrent`           |`Possible saturation/overheat`        |`N/A` |`Med`           |`Temp/Idc check`     |`6`                         |`3`     |`5`       |`90`     |`III`|`Guard against hard short`  |`Use series R or limit R9 travel; 105 C cap`       |`Capacitor apps`                               |               |
|`C4 open`            |`Emitter bypass`  |`No AC bypass`           |`Gain change`    |`Av↓`                   |`N/A`             |`Min gain`              |`Reduced gain/bandwidth`              |`N/A` |`Low`           |`Bode test`          |`3`                         |`4`     |`4`       |`48`     |`IV`|`Benign`                    |`None or document spec`                            |`Analog`                                       |               |
|`R4 open`            |`Collector resistor`|`Open circuit to V+`     |`DC analysis`    |`Ic->0; Vc->V+`         |`Any`             |`Cutoff`                |`No gain/output`                      |`N/A` |`High`          |`DMM at Vc`          |`7`                         |`3`     |`3`       |`63`     |`III`|`Likely field failure symptom`|`Use higher reliability resistor; glue/strain relief`|`IPC-9592`                                     |               |
|`R4 short`           |`Collector resistor`|`Rc≈0  Ohm`              |`DC analysis`    |`Ic≈(V+-VCE)/Re`        |`Any`             |`Overcurrent transient` |`May clamp at V+; low current (no drop)`|`N/A` |`Low`           |`DC check`           |`4`                         |`2`     |`4`       |`32`     |`IV`|`Usually benign`            |`N/A`                                              |`Circuit theory`                               |               |
|`R5 open`            |`Emitter resistor`|`Emitter path broken`    |`DC analysis`    |`IE->0`                 |`Any`             |`Cutoff`                |`No output`                           |`N/A` |`Med`           |`DC at emitter`      |`6`                         |`3`     |`4`       |`72`     |`III`|`Moderate severity`         |`Mechanical securement; rated part`                |`Resistor datasheets`                          |               |
|`R5 short`           |`Emitter resistor`|`Re->0`                  |`DC analysis`    |`IE↑; Vc↓`              |`High-line`       |`Saturation/overheat risk`|`Q1 overcurrent`                      |`N/A` |`High`          |`Thermal/Idc`        |`8`                         |`3`     |`5`       |`120`    |`II`|`Add emitter fuse/limit`    |`Ensure Re min; pot stop on R9`                    |`Safety notes`                                 |               |
|`R2 wiper open`      |`Bias pot`        |`Base floats to R1/R3 ends`|`Thevenin`       |`Vb->end stop`          |`Any`             |`Over/under bias`       |`Cutoff or saturation`                |`N/A` |`Med`           |`End-to-end continuity`|`6`                         |`3`     |`4`       |`72`     |`III`|`Manage with end resistors` |`Add fixed end resistors; specify cermet`          |`Pot datasheets`                               |               |
|`Q1 C-E open`        |`Transistor`      |`Open device`            |`Functional`     |`N/A`                   |`N/A`             |`No conduction`         |`No output`                           |`N/A` |`High`          |`Functional/DC`      |`7`                         |`3`     |`3`       |`63`     |`III`|`Replace device`            |`Use proven supplier; burn-in optional`            |`Reliability texts`                            |               |
|`Q1 B-E short`       |`Transistor`      |`Junction short`         |`DC calc`        |`Large IE`              |`High-line`       |`Overcurrent`           |`May damage R4; fuse trip`            |`N/A` |`High`          |`Current limit`      |`8`                         |`2`     |`5`       |`80`     |`II`|`Add series base R`         |`Input current limit; fuse`                        |`BJT datasheet`                                |               |
|`Q1 C-E short`       |`Transistor`      |`Saturated short`        |`DC calc`        |`I≈(V+)/(Re)`           |`Re small`        |`Overcurrent`           |`Overheat R5/R9`                      |`N/A` |`High`          |`Thermal`            |`8`                         |`2`     |`5`       |`80`     |`II`|`Add protection`            |`Consider emitter resistor fail-safe`              |`Safety`                                       |               |
|`ESD at IN/OUT`      |`Connectors`      |`±8 kV contact possible` |`IEC gun`        |`N/A`                   |`Handling`        |`Peak strike`           |`Latent or hard fail`                 |`N/A` |`Med`           |`ESD test`           |`6`                         |`3`     |`5`       |`90`     |`III`|`Needs protection`          |`Low-cap TVS, series R, ground path`               |`IEC 61000-4-2`                                |               |
|`B-E reverse breakdown`|`Input overdrive` |`VEBO≈5-7 V`             |`Abs max`        |`VBE,rev`               |`Negative surge`  |`Exceed VEBO`           |`Junction damage`                     |`N/A` |`High`          |`Scope/limit`        |`7`                         |`3`     |`5`       |`105`    |`III`|`Add clamps`                |`Anti-parallel diodes; Rin`                        |`BJT datasheet`                                |               |
|`Wrong V+ polarity`  |`Supply`          |`No reverse protection`  |`Stress check`   |`P/N`                   |`Field mishap`    |`Reverse power`         |`Electrolytic vent; Q1 damage`        |`N/A` |`High`          |`Visual after test`  |`8`                         |`2`     |`6`       |`96`     |`II`|`Add protection`            |`Series diode/MOSFET reverse protect`              |`Power design`                                 |               |

### `Notes and Controls`

- `Design-in protections: series input resistor (100  Ohm -1 k Ohm ), clamp
  diodes across B-E or to GND, and low-cap TVS on IN/OUT reduce several
  high-RPN items (C2 short, B-E reverse, ESD).`
- `Pot R2: use cermet, add fixed end resistors to maintain bias if wiper lifts;
  document trim limits and lock with adhesive.`
- `Use ≥25 V 105 C capacitors for C6; consider non-polar for C2.`

### `Conclusions`

- `Highest RPN drivers: C2 polarity/reversal (RPN 144), B-E reverse stress
  (105), input coupling short (120), emitter short path (R5 short, 120). These
  are mitigated with simple protection components and part choices.`

### `References`

- `IEC 61000-4-2, BJT datasheets, IEC 60384 (capacitors), IPC-9592
  (power/thermal), general reliability texts.`
