Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/file2/topmodule/test_isim_beh.exe -prj D:/file2/topmodule/test_beh.prj work.test work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/file2/topmodule/jicunqi.v" into library work
Analyzing Verilog file "D:/file2/topmodule/ALU.v" into library work
Analyzing Verilog file "D:/file2/topmodule/top.v" into library work
Analyzing Verilog file "D:/file2/topmodule/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/file2/topmodule/top.v" Line 32: Size mismatch in connection of port <R_Data_A>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module jicunqi
Compiling module ALU
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/file2/topmodule/test_isim_beh.exe
Fuse Memory Usage: 27104 KB
Fuse CPU Usage: 358 ms
