[
    {
        "year": "2021",
        "name": "31st FPL 2021",
        "info": "Dresden, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2021",
                "sub_name": "31st International Conference on Field-Programmable Logic and Applications, FPL 2021, Dresden, Germany, August 30 - Sept. 3, 2021.",
                "count": 82,
                "papers": [
                    "Eciton: Very Low-Power LSTM Neural Network Accelerator for Predictive Maintenance at the Edge.",
                    "FixyFPGA: Efficient FPGA Accelerator for Deep Neural Networks with High Element-Wise Sparsity and without External Memory Access.",
                    "An FPGA-based MobileNet Accelerator Considering Network Structure Characteristics.",
                    "A Customizable Domain-Specific Memory-Centric FPGA Overlay for Machine Learning Applications.",
                    "DeepFire: Acceleration of Convolutional Spiking Neural Network on Modern Field Programmable Gate Arrays.",
                    "MP-OPU: A Mixed Precision FPGA-based Overlay Processor for Convolutional Neural Networks.",
                    "Choice - A Tunable PUF-Design for FPGAs.",
                    "Power-Aware Computing Systems on FPGAs: A Survey.",
                    "HLS-Based HW/SW Co-Design of the Post-Quantum Classic McEliece Cryptosystem.",
                    "Modeling Attack Resistant Arbiter PUF with Time-Variant Obfuscation Scheme.",
                    "EnergyNN: Energy Estimation for Neural Network Inference Tasks on DPU.",
                    "FPGA Hardware Acceleration Framework for Anomaly-based Intrusion Detection System in IoT.",
                    "End-to-End FPGA-based Object Detection Using Pipelined CNN and Non-Maximum Suppression.",
                    "Performance assessment of FPGAs as HPC accelerators using the FPGA Empirical Roofline.",
                    "A High-performance Open-channel Open-way NAND Flash Controller Architecture.",
                    "Communication-avoiding micro-architecture to compute Xcorr scores for peptide identification.",
                    "An Emulation of Quantum Error-Correction on an FPGA device.",
                    "OpenCL FPGA Optimization guided by memory accesses and roofline model analysis applied to tomography acceleration.",
                    "Performance Modeling and FPGA Acceleration of Homomorphic Encrypted Convolution.",
                    "Modular Inverse for Integers using Fast Constant Time GCD Algorithm and its Applications.",
                    "Dense FPGA Compute Using Signed Byte Tuples.",
                    "Demonstrating custom SIMD instruction development for a RISC-V softcore.",
                    "DO-GPU: Domain Optimizable Soft GPUs.",
                    "RVfpga: Using a RISC-V Core Targeted to an FPGA in Computer Architecture Education.",
                    "An FPGA Accelerator of the Wavefront Algorithm for Genomics Pairwise Alignment.",
                    "Minimal Overhead Optical Time-Domain Reflectometer Via I/O Integrated Data Converter Enabled by Field Programmable Voltage Offset.",
                    "An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising.",
                    "OpenCL-based FPGA Accelerator for Semi-Global Approximate String Matching Using Diagonal Bit-Vectors.",
                    "An FPGA-based Stochastic SAT Solver Leveraging Inter-Variable Dependencies.",
                    "Carnac: Algorithm Variability for Fast Swarm Verification on FPGA.",
                    "An FPGA-based Hybrid Memory Emulation System.",
                    "EasyNet: 100 Gbps Network for HLS.",
                    "A Specialized Memory Hierarchy for Stream Aggregation.",
                    "Graph Sampling with Fast Random Walker on HBM-enabled FPGA Accelerators.",
                    "Speed Records in Network Flow Measurement on FPGA.",
                    "Turning PathFinder Upside-Down: Exploring FPGA Switch-Blocks by Negotiating Switch Presence.",
                    "Two-level MUX Design and Exploration in FPGA Routing Architecture.",
                    "Load Balance-Centric Distributed Parallel Routing for Large-Scale FPGAs.",
                    "A Survey on Hypervisor-based Virtualization of Embedded Reconfigurable Systems.",
                    "Pharos: a Multi-FPGA Performance Monitor.",
                    "Exploiting the Potential of Approximate Arithmetic in DSP & AI Hardware Accelerators.",
                    "Design For Agility: A Modular Reconfigurable Platform for Heterogeneous Many-Core Architectures.",
                    "A Novel Top to Bottom Toolchain For Generating Virtual Coarse-Grained Reconfigurable Arrays.",
                    "Reconfigurable Computing Systems as Component-oriented Designs for Robotics.",
                    "Optimizing Deep Learning Decoders for FPGA Implementation.",
                    "Wormhole Computing in Networks-on-Chip.",
                    "Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures.",
                    "Towards the Efficient Multi-Platform Execution of Deep Neural Networks.",
                    "Distributed Recommendation Inference on FPGA Clusters.",
                    "SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.",
                    "Accelerating Continual Learning on Edge FPGA.",
                    "Leveraging Fine-grained Structured Sparsity for CNN Inference on Systolic Array Architectures.",
                    "Increasing Flexibility of FPGA-based CNN Accelerators with Dynamic Partial Reconfiguration.",
                    "Enabling Mixed-Timing NoCs for FPGAs: Reconfigurable Synthesizable Synchronization FIFOs.",
                    "A Flexible Multi-Channel Feedback FxLMS Architecture for FPGA Platforms.",
                    "Clock Skew Scheduling: Avoiding the Runtime Cost of Mixed-Integer Linear Programming.",
                    "Post-LUT-Mapping Implementation of General Logic on Carry Chains Via a MIG-Based Circuit Representation.",
                    "Exploiting the Correlation between Dependence Distance and Latency in Loop Pipelining for HLS.",
                    "MAFIA: Machine Learning Acceleration on FPGAs for IoT Applications.",
                    "Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research.",
                    "HALF: Holistic Auto Machine Learning for FPGAs.",
                    "MAPLE: A Machine Learning based Aging-Aware FPGA Architecture Exploration Framework.",
                    "AITIA: Embedded AI Techniques for Industrial Applications.",
                    "FPGA acceleration in EVOLVE's Converged Cloud-HPC Infrastructure.",
                    "Architectures for SLAM and Augmented Reality Computing.",
                    "HiPReP: High-Performance Reconfigurable Processor - Architecture and Compiler.",
                    "XANDAR: X-by-Construction Design framework for Engineering Autonomous & Distributed Real-time Embedded Software Systems.",
                    "The SMART4ALL High Performance Computing Infrastructure: Sharing high-end hardware resources via cloud-based microservices.",
                    "Demonstration of a Distributed Accelerator Framework for Energy-efficient ML Processing.",
                    "Capture and Visualisation of Radio Signals with an Open Source, Single Chip Spectrum Analyser.",
                    "Hand Sign Recognition via Deep Learning on Tightly Coupled Processor Arrays.",
                    "Reduced-voltage OmpSs@FPGA: A Demonstration.",
                    "HLS_PRINT: High Performance Logging Framework on FPGA.",
                    "Simodense: a RISC-V softcore optimised for exploring custom SIMD instructions.",
                    "Hardware-software implementation of a DNN for 3D object detection using FINN - a demo.",
                    "MELODI: An Online Platform for Mass Education of Digital Design - HDL to Remote FPGA.",
                    "Taping out an FPGA in 24 hours with OpenFPGA: The SOFA Project.",
                    "A comparison of real-time 4K/UltraHD connected component labelling architectures.",
                    "Power-Aware Real-Time Operating Systems on Reconfigurable Architectures.",
                    "FGYM: Toolkit for Benchmarking FPGA based Reinforcement Learning Algorithms.",
                    "Quantised Siamese Tracker for 4K/UltraHD Video Stream - a demo.",
                    "The FABulous Open eFPGA Ecosystem in Action - From Specifications to Chips to Running Bitsteams."
                ]
            }
        ]
    },
    {
        "year": "2020",
        "name": "30th FPL 2020",
        "info": "Gothenburg, Sweden",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2020",
                "sub_name": "30th International Conference on Field-Programmable Logic and Applications, FPL 2020, Gothenburg, Sweden, August 31 - September 4, 2020.",
                "count": 64,
                "papers": [
                    "High Bandwidth Memory on FPGAs: A Data Analytics Perspective.",
                    "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling.",
                    "Learn the Switches: Evolving FPGA NoCs with Stall-Free and Backpressure Based Routers.",
                    "RANTT: A RISC-V Architecture Extension for the Number Theoretic Transform.",
                    "MCEA: A Resource-Aware Multicore CGRA Architecture for the Edge.",
                    "Endurance-Aware RRAM-Based Reconfigurable Architecture using TCAM Arrays.",
                    "HyperLogLog Sketch Acceleration on FPGA.",
                    "A Hardware/Software Co-Design of K-mer Counting Using a CAPI-Enabled FPGA.",
                    "An Adaptable High-Throughput FPGA Merge Sorter for Accelerating Database Analytics.",
                    "A High-Performance Out-of-Order Soft Processor Without Register Renaming.",
                    "TTA-SIMD Soft Core Processors.",
                    "A Configurable TLB Hierarchy for the RISC-V Architecture.",
                    "A Service-Oriented Memory Architecture for FPGA Computing.",
                    "FPGA Acceleration of Ray-Based Iterative Algorithm for 3D Low-Dose CT Reconstruction.",
                    "On the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs.",
                    "Accelerating Local Laplacian Filters on FPGAs.",
                    "A Seamless DFT/FFT Self-Adaptive Architecture for Embedded Radar Applications.",
                    "Using DSP Slices as Content-Addressable Update Queues.",
                    "A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs.",
                    "Exploring FPGA Optimizations in OpenCL for Breadth-First Search on Sparse Graph Datasets.",
                    "A Deep-Learning Framework for Predicting Congestion During FPGA Placement.",
                    "RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms.",
                    "Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths.",
                    "LFTSM: Lightweight and Fully Testable SEU Mitigation System for Xilinx Processor-Based SoCs.",
                    "Using Novel Configuration Techniques for Accelerated FPGA Aging.",
                    "Compact and Programmable yet High-Performance SoC Architecture for Cryptographic Pairings.",
                    "X-Attack: Remote Activation of Satisfiability Don't-Care Hardware Trojans on Shared FPGAs.",
                    "Side Channel Resistance at a Cost: A Comparison of ARX-Based Authenticated Encryption.",
                    "Lightweight Side-Channel Protection using Dynamic Clock Randomization.",
                    "Automated Design of FPGAs Facilitated by Cycle-Free Routing.",
                    "Measuring the Accuracy of Layout Area Estimation Models of Tile-Based FPGAs in FinFET Technology.",
                    "Precise Pointer Analysis in High-Level Synthesis.",
                    "Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs.",
                    "Power Wasting Circuits for Cloud FPGA Attacks.",
                    "Secret Sharing MPC on FPGAs in the Datacenter.",
                    "Mask Scrambling Against SCA on Reconfigurable TBOX-Based AES.",
                    "FLASH: FPGA Locality-Aware Sensitive Hash for Nearest Neighbor Search and Clustering Application.",
                    "A Winograd-Based CNN Accelerator with a Fine-Grained Regular Sparsity Pattern.",
                    "Dynamically Growing Neural Network Architecture for Lifelong Deep Learning on the Edge.",
                    "FP-Stereo: Hardware-Efficient Stereo Vision for Embedded Applications.",
                    "A High Throughput MobileNetV2 FPGA Implementation Based on a Flexible Architecture for Depthwise Separable Convolution.",
                    "Hardware Acceleration of Monte-Carlo Sampling for Energy Efficient Robust Robot Manipulation.",
                    "LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications.",
                    "An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks.",
                    "FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation.",
                    "Agile Autotuning of a Transprecision Tensor Accelerator Overlay for TVM Compiler Stack.",
                    "Caffe Barista: Brewing Caffe with FPGAs in the Training Loop.",
                    "A 171k-LUT Nonvolatile FPGA using Cu Atom-Switch Technology in 28nm CMOS.",
                    "Partial Reconfiguration for Design Optimization.",
                    "Weighing Up the New Kid on the Block: Impressions of using Vitis for HPC Software Development.",
                    "A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs.",
                    "Characterizing Latency Overheads in the Deployment of FPGA Accelerators.",
                    "Efficient Ab-Initio Molecular Dynamic Simulations by Offloading Fast Fourier Transformations to FPGAs.",
                    "Design for ReConfigurability: An Electronic System Level Methodology to Exploit Reconfigurable Platforms.",
                    "High-Speed Chromatic Dispersion Compensation Filtering in FPGAs for Coherent Optical Communication.",
                    "Acceleration of Simulation Models Through Automatic Conversion to FPGA Hardware.",
                    "Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms.",
                    "Resource Elastic Database Acceleration.",
                    "Transparent Integration of a Dynamic FPGA Database Acceleration System.",
                    "Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework.",
                    "A Self-Compilation Flow Demo on FOS - The FPGA Operating System.",
                    "Demo: A Closer Look at Malicious Bitstreams.",
                    "RISC-V FPGA Platform Toward ROS-Based Robotics Application.",
                    "Demonstrating Reduced-Voltage FPGA-Based Neural Network Acceleration for Power-Efficiency."
                ]
            }
        ]
    },
    {
        "year": "2019",
        "name": "29th FPL 2019",
        "info": "Barcelona, Spain",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2019",
                "sub_name": "29th International Conference on Field Programmable Logic and Applications, FPL 2019, Barcelona, Spain, September 8-12, 2019.",
                "count": 71,
                "papers": [
                    "Becoming More Tolerant: Designing FPGAs for Variable Supply Voltage.",
                    "Bent Routing Pattern for FPGA.",
                    "Blocks: Redesigning Coarse Grained Reconfigurable Architectures for Energy Efficiency.",
                    "Timing-Aware Routing in the RapidWright Framework.",
                    "Finding a Needle in the Haystack of Hardened Interconnect Patterns.",
                    "Analysis of Performance Variation in 16nm FinFET FPGA Devices.",
                    "Measuring Long Wire Leakage with Ring Oscillators in Cloud FPGAs.",
                    "Runtime-Programmable Pipelines for Model Checkers on FPGAs.",
                    "FPGA-Based Simulated Bifurcation Machine.",
                    "On-The-Fly Parallel Data Shuffling for Graph Processing on OpenCL-Based FPGAs.",
                    "Dataflow Acceleration of Smith-Waterman with Traceback for High Throughput Next Generation Sequencing.",
                    "Accelerating Position-Aware Top-k ListNet for Ranking Under Custom Precision Regimes.",
                    "Accelerating Physics Engine Components with Embedded FPGAs.",
                    "An FPGA-Based Architecture to Simulate Cellular Automata with Large Neighborhoods in Real Time.",
                    "Accelerating the Merge Phase of Sort-Merge Join.",
                    "Evaluating the Hardware Cost of the Posit Number System.",
                    "Extracting INT8 Multipliers from INT18 Multipliers.",
                    "Efficient Pattern Recognition Algorithm Including a Fast Retina Keypoint FPGA Implementation.",
                    "Quantifying the Benefits of Dynamic Partial Reconfiguration for Embedded Vision Applications.",
                    "A High-Performance CNN Processor Based on FPGA for MobileNets.",
                    "A Flexible Design Automation Tool for Accelerating Quantized Spectral CNNs.",
                    "A Data-Center FPGA Acceleration Platform for Convolutional Neural Networks.",
                    "Accelerating Bayesian Inference on Structured Graphs Using Parallel Gibbs Sampling.",
                    "Automatic Compiler Based FPGA Accelerator for CNN Training.",
                    "InS-DLA: An In-SSD Deep Learning Accelerator for Near-Data Processing.",
                    "FPGA-Based Training Accelerator Utilizing Sparseness of Convolutional Neural Network.",
                    "Towards an Efficient Accelerator for DNN-Based Remote Sensing Image Segmentation on FPGAs.",
                    "Characterizing Power Distribution Attacks in Multi-User FPGA Environments.",
                    "Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey.",
                    "Open-Source FPGA Implementation of Post-Quantum Cryptographic Hardware Primitives.",
                    "A Highly-Portable True Random Number Generator Based on Coherent Sampling.",
                    "Software/Hardware Codesign of the Post Quantum Cryptography Algorithm NTRUEncrypt Using High-Level Synthesis and Register-Transfer Level Design Methodologies.",
                    "Network Intrusion Detection Using Neural Networks on FPGA SoCs.",
                    "Beyond the Limits: SHA-3 in Just 49 Slices.",
                    "FPGA Accelerated Deep Learning Radio Modulation Classification Using MATLAB System Objects & PYNQ.",
                    "Spiking Row-by-Row FPGA Multi-Kernel and Multi-Layer Convolution Processor.",
                    "A Distributed Model of Computation for Reconfigurable Devices Based on a Streaming Architecture.",
                    "Neural Network Overlay Using FPGA DSP Blocks.",
                    "DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses.",
                    "NARMADA: Near-Memory Horizontal Diffusion Accelerator for Scalable Stencil Computations.",
                    "Fletcher: A Framework to Efficiently Integrate FPGA Accelerators with Apache Arrow.",
                    "Data Stream Statistics Over Sliding Windows: How to Summarize 150 Million Updates Per Second on a Single Node.",
                    "Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack.",
                    "System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration.",
                    "Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device.",
                    "High-Performance Decoding of Variable-Length Memory Data Packets for FPGA Stream Processing.",
                    "A Dynamic Memory Allocation Library for High-Level Synthesis.",
                    "A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform.",
                    "Specializing FGPU for Persistent Deep Learning.",
                    "A Deep Learning Framework to Predict Routability for FPGA Circuit Placement.",
                    "Scaling the Cascades: Interconnect-Aware FPGA Implementation of Machine Learning Problems.",
                    "Hybrid Dot-Product Calculation for Convolutional Neural Networks in FPGA.",
                    "Reducing Dynamic Power in Streaming CNN Hardware Accelerators by Exploiting Computational Redundancies.",
                    "TensorFlow to Cloud FPGAs: Tradeoffs for Accelerating Deep Neural Networks.",
                    "OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs.",
                    "Tinsel: A Manythread Overlay for FPGA Clusters.",
                    "Preallocating Resources for Distributed Memory Based FPGA Debug.",
                    "Low-Level Loop Analysis and Pipelining of Applications Mapped to Xilinx FPGAs.",
                    "Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design.",
                    "FPGA Accelerated FPGA Placement.",
                    "Demonstration of Low Power Stream Processing Using a Variable Pipelined CGRA.",
                    "An FPGA Implementation of Real-Time Object Detection with a Thermal Camera.",
                    "Storing Parquet Tile by Tile: Application-Aware Storage with Deduplication.",
                    "Demonstration of Flow-in-Cloud: A Multi-FPGA System.",
                    "Demonstration of a Multimode SoC FPGA-Based Acoustic Camera.",
                    "Capella: Customizing Perception for Edge Devices by Efficiently Allocating FPGAs to DNNs.",
                    "ZytleBot: FPGA Integrated Development Platform for ROS Based Autonomous Mobile Robot.",
                    "Real-Time Multi-Pedestrian Detection in Surveillance Camera using FPGA.",
                    "The CEDARtools Platform - Massive External Memory with High Bandwidth and Low Latency Under Fine-Granular Random Access Patterns.",
                    "A Self-Calibrating True Random Number Generator.",
                    "The FOS (FPGA Operating System) Demo."
                ]
            }
        ]
    },
    {
        "year": "2018",
        "name": "28th FPL 2018",
        "info": "Dublin, Ireland",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2018",
                "sub_name": "28th International Conference on Field Programmable Logic and Applications, FPL 2018, Dublin, Ireland, August 27-31, 2018.",
                "count": 85,
                "papers": [
                    "Fast Adjustable NPN Classification using Generalized Symmetries.",
                    "A SAT-based Timing Driven Place and Route Flow for Critical Soft IP.",
                    "Placement Strategies for 2.5D FPGA Fabric Architectures.",
                    "Deterministic Parallel Routing for FPGAs Based on Galois Parallel Execution Model.",
                    "Hierarchical Force-Based Block Spreading for Analytical FPGA Placement.",
                    "Automatic Topology Optimization for FPGA Interconnect Synthesis.",
                    "Embracing Diversity: Enhanced DSP Blocks for Low-Precision Deep Learning on FPGAs.",
                    "Activation Function Architectures for FPGAs.",
                    "FBNA: A Fully Binarized Neural Network Accelerator.",
                    "ClosNets: Batchless DNN Training with On-Chip a Priori Sparse Neural Topologies.",
                    "RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks.",
                    "A Novel Low-Communication Energy-Efficient Reconfigurable CNN Acceleration Architecture.",
                    "Automatic BRAM Testing for Robust Dynamic Voltage Scaling for FPGAs.",
                    "DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of Cycles.",
                    "Enabling Low Impact, Rapid Debug for Highly Utilized FPGA Designs.",
                    "Fault Characterization Through FPGA Undervolting.",
                    "FINN-L: Library Extensions and Design Trade-Off Analysis for Variable Precision LSTM Networks on FPGAs.",
                    "Customizing Low-Precision Deep Neural Networks for FPGAs.",
                    "Medusa: A Scalable Interconnect for Many-Port DNN Accelerators and Wide DRAM Controller Interfaces.",
                    "In-Package Domain-Specific ASICs for Intel\u00ae Stratix\u00ae 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC.",
                    "Resource Elastic Virtualization for FPGAs Using OpenCL.",
                    "Providing Multi-tenant Services with FPGAs: Case Study on a Key-Value Store.",
                    "Accelerating Database Systems Using FPGAs: A Survey.",
                    "A Survey on FPGA Virtualization.",
                    "A Collaborative Framework for FPGA-based CNN Design Modeling and Optimization.",
                    "Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA.",
                    "Cascade^CNN: Pushing the Performance Limits of Quantisation in Convolutional Neural Networks.",
                    "Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA.",
                    "FastPath: Towards Wire-Speed NVMe SSDs.",
                    "FlueNT10G: A Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet.",
                    "A Smart Network Interface Approach for Distributed Applications on Xilinx Zynq SoCs.",
                    "Accelerating MPI Message Matching through FPGA Offload.",
                    "Median Filtering with Very Large Windows: SKA Algorithms for FPGAs.",
                    "Accelerated Inference of Positive Selection on Whole Genomes.",
                    "SMEM++: A Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing.",
                    "Performance-Driven System Generation for Distributed Vertex-Centric Graph Processing on Multi-FPGA Systems.",
                    "High Performance Communication on Reconfigurable Clusters.",
                    "CIDPro: Custom Instructions for Dynamic Program Diversification.",
                    "Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration.",
                    "Case for Fast FPGA Compilation Using Partial Reconfiguration.",
                    "A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures.",
                    "Modular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories.",
                    "Weighted Group Decision Making Using Multi-identity Physical Unclonable Functions.",
                    "FPGAs with Reconfigurable Threshold Logic Gates for Improved Performance, Power and Area.",
                    "Everyone's a Critic: A Tool for Exploring RISC-V Projects.",
                    "ILP-Based Modulo Scheduling and Binding for Register Minimization.",
                    "Multi-fidelity Optimization for High-Level Synthesis Directives.",
                    "Dependence Graph Preprocessing for Faster Exact Modulo Scheduling in High-Level Synthesis.",
                    "Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation.",
                    "Application Partitioning on FPGA Clusters: Inference over Decision Tree Ensembles.",
                    "Resource Reduction of BFGS Quasi-Newton Implementation on FPGA Using Fixed-Point Matrix Updating.",
                    "BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing.",
                    "A DSL-Based FFT Hardware Generator in Scala.",
                    "Revisiting FPGA Implementation of Montgomery Multiplier in Redundant Number System for Efficient ECC Application in GF(p).",
                    "An Efficient Exact Fused Dot Product Processor in FPGA.",
                    "Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA.",
                    "A FPGA Accelerator for Real-Time 3D Non-rigid Registration Using Tree Reweighted Message Passing and Dynamic Markov Random Field Generation.",
                    "An Efficient FPGA-based Axis-Aligned Box Tool for Embedded Computer Graphics.",
                    "A Runtime Configurable Hardware Architecture for Computing Histogram-Based Feature Descriptors.",
                    "Submicrosecond Latency Video Compression in a Low-End FPGA-based System-on-Chip.",
                    "Latency Insensitive Design Styles for FPGAs.",
                    "A Flexible K-Means Operator for Hybrid Databases.",
                    "Lynq: A Lightweight Software Layer for Rapid SoC FPGA Prototyping.",
                    "Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips.",
                    "f-CNNx: A Toolflow for Mapping Multiple Convolutional Neural Networks on FPGAs.",
                    "CRRS: Custom Regression and Regularisation Solver for Large-Scale Linear Systems.",
                    "A Framework for Acceleration of CNN Training on Deeply-Pipelined FPGA Clusters with Work and Weight Load Balancing.",
                    "Lite-CNN: A High-Performance Architecture to Execute CNNs in Low Density FPGAs.",
                    "An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug.",
                    "DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration.",
                    "An Effective Architecture for Trace-Driven Emulation of Networks-on-Chip on FPGAs.",
                    "Machine-Learning Based Congestion Estimation for Modern FPGAs.",
                    "FPGASwarm: High Throughput Model Checking on FPGAs.",
                    "Lightweight Secure Processor Prototype on FPGA.",
                    "An Application-Specific Field-Programmable Tree Ensemble Architecture.",
                    "Facilitating Easier Access to FPGAs in the Heterogeneous Cloud Ecosystems.",
                    "Cycle-Accurate and Cycle-Reproducible Debugging of Embedded Designs Using Artificial Intelligence.",
                    "A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs.",
                    "Digital Pre-distortion Implemented Using FPGA.",
                    "Accelerated Wire-Speed Packet Capture at 200 Gbps.",
                    "A Demonstration of FPGA-Based You Only Look Once Version2 (YOLOv2).",
                    "viciLogic2.0 Online Learning and Prototyping Using PYNQ.",
                    "Demonstration of Object Detection for Event-Driven Cameras on FPGAs and GPUs.",
                    "Towards in the Field Fast Pathogens Detection Using FPGAs.",
                    "ADAS and Video Surveillance Analytics System Using Deep Learning Algorithms on FPGA."
                ]
            }
        ]
    },
    {
        "year": "2017",
        "name": "27th FPL 2017",
        "info": "Ghent, Belgium",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2017",
                "sub_name": "27th International Conference on Field Programmable Logic and Applications, FPL 2017, Ghent, Belgium, September 4-8, 2017.",
                "count": 110,
                "papers": [
                    "\"All programmable FPGA, providing hardware efficiency to software programmers\".",
                    "Evaluating high-level design strategies on FPGAs for high-performance computing.",
                    "Toward a pixel-parallel architecture for graph cuts inference on FPGA.",
                    "A systematic approach to design and optimise streaming applications on FPGA using high-level synthesis.",
                    "REAPR: Reconfigurable engine for automata processing.",
                    "Evaluating high-level design strategies on FPGAs for high-performance computing.",
                    "In-network online data analytics with FPGAs.",
                    "Area-optimized montgomery multiplication on IGLOO 2 FPGAs.",
                    "Determine the carry bit of carry-sum generated by unsigned MBE multiplier without final addition.",
                    "Optimizing streaming stencil time-step designs via FPGA floorplanning.",
                    "A demonstration of the GUINNESS: A GUI based neural NEtwork SyntheSizer for an FPGA.",
                    "TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features.",
                    "ARMHEx: A hardware extension for DIFT on ARM-based SoCs.",
                    "Mapping of P4 match action tables to FPGA.",
                    "Broken-Karatsuba multiplication and its application to Montgomery modular multiplication.",
                    "PolyPC: Polymorphic parallel computing framework on embedded reconfigurable system.",
                    "A fully connected layer elimination for a binarizec convolutional neural network on an FPGA.",
                    "Complete activation scheme for FPGA-oriented IP cores design protection.",
                    "Parallel RRT\u2217 architecture design for motion planning.",
                    "A programming model and runtime system for approximation-aware heterogeneous computing.",
                    "PAAS: A system level simulator for heterogeneous computing architectures.",
                    "A partial reconfiguration based microphone array network emulator.",
                    "Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs.",
                    "Accelerated analysis of Boolean gene regulatory networks.",
                    "F-C3D: FPGA-based 3-dimensional convolutional neural network.",
                    "The Monte Carlo PUF.",
                    "One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs.",
                    "Parallel FPGA routing: Survey and challenges.",
                    "Dynamic power estimation based on switching activity propagation.",
                    "Scalable inference of decision tree ensembles: Flexible design for CPU-FPGA platforms.",
                    "FISH: Linux system calls for FPGA accelerators.",
                    "A dynamic partial reconfigurable overlay concept for PYNQ.",
                    "High-quality view interpolation based on depth maps and its hardware implementation.",
                    "VineTalk: Simplifying software access and sharing of FPGAs in datacenters.",
                    "Customised pearlmutter propagation: A hardware architecture for trust region policy optimisation.",
                    "Heterogeneous virtualized network function framework for the data center.",
                    "OpenSoC system architect: An open toolkit for building soft-cores on FPGAs.",
                    "Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations.",
                    "Validating optimisations for chaotic simulations.",
                    "A high-throughput reconfigurable processing array for neural networks.",
                    "A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs.",
                    "A generic high throughput architecture for stream processing.",
                    "Transparent memory encryption and authentication.",
                    "Reliable SEU monitoring and recovery using a programmable configuration controller.",
                    "ARMHEx: A framework for efficient DIFT in real-world SoCs.",
                    "Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques.",
                    "Asynchronous interface FIFO design on FPGA for high-throughput NRZ synchronisation.",
                    "In-switch approximate processing: Delayed tasks management for MapReduce applications.",
                    "High throughput AES encryption/decryption with efficient reordering and merging techniques.",
                    "Deflection-routed butterfly fat trees on FPGAs.",
                    "Two-LUT-based synthesizable temperature sensor for Virtex-6 FPGA devices.",
                    "Making a case for an ARM Cortex-A9 CPU interlay replacing the NEON SIMD unit.",
                    "Quantifying and mitigating the costs of FPGA virtualization.",
                    "Comparison of hardware and software implementations of selected lightweight block ciphers.",
                    "Vivado design interface: An export/import capability for Vivado FPGA designs.",
                    "Tile size selection for optimized memory reuse in high-level synthesis.",
                    "FPGA-based design of a self-checking TMR voter.",
                    "Versatile deployment of FPGA accelerators in disaggregated data centers: A bioinformatics case study.",
                    "An implementation method of poisson image editing on FPGA.",
                    "Deploying FPGAs to future-proof genome-wide analyses based on linkage disequilibrium.",
                    "FPGA acceleration of spark applications in a Pynq cluster.",
                    "Fast RNS implementation of elliptic curve point multiplication in GF(p) with selected base pairs.",
                    "A security library for FPGA interlays.",
                    "Relocation-aware communication network for circuits on Xilinx FPGAs.",
                    "Find the real speed limit: FPGA CAD for chip-specific application delay measurement.",
                    "Accelerating low bit-width convolutional neural networks with embedded FPGA.",
                    "Learning-based interconnect-aware dataflow accelerator optimization.",
                    "FPGA modeling techniques for detecting and demodulating multiple wireless protocols.",
                    "High performance binary neural networks on the Xeon+FPGA\u2122 platform.",
                    "An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks.",
                    "A novel FPGA-based track reconstruction approach for the level-1 trigger of the CMS experiment at CERN.",
                    "Evaluating FPGA clusters under wide ranges of design parameters.",
                    "Evaluating irregular memory access on OpenCL FPGA platforms: A case study with XSBench.",
                    "Latency-driven design for FPGA-based convolutional neural networks.",
                    "Dynamic bitwidth assignment for efficient dot products.",
                    "Kiwi scientific acceleration at large: Incremental compilation and multi-FPGA HLS demo.",
                    "A high-performance system-on-chip architecture for direct tracking for SLAM.",
                    "Decision tree based hardware power monitoring for run time dynamic power management in FPGA.",
                    "High-performance video content recognition with long-term recurrent convolutional network for FPGA.",
                    "Generic and universal parallel matrix summation with a flexible compression goal for Xilinx FPGAs.",
                    "Line rate programmable packet processing in 100Gb networks.",
                    "Application-specific soft-core vector processor for advanced driver assistance systems.",
                    "On accelerating pair-HMM computations in programmable hardware.",
                    "Reconfigurable acceleration of genetic sequence alignment: A survey of two decades of efforts.",
                    "An FPGA hardware implementation approach for a phylogenetic tree reconstruction algorithm with incremental tree optimization.",
                    "Voltage drop-based fault attacks on FPGAs using valid bitstreams.",
                    "Automated generation of banked memory architectures in the high-level synthesis of multi-threaded software.",
                    "STRIPE: Signal selection for runtime power estimation.",
                    "An implementation of list successive cancellation decoder with large list size for polar codes.",
                    "Flexible FPGA design for FDTD using OpenCL.",
                    "Rapid implementation of a partially reconfigurable video system with PYNQ.",
                    "Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA.",
                    "Exploration of OpenCL for FPGAs using SDAccel and comparison to GPUs and multicore CPUs.",
                    "Shielding non-trusted IPs in SoCs.",
                    "Functional & timing in-hardware verification of FPGA-based designs using unit testing frameworks.",
                    "Scalable high-performance architecture for convolutional ternary neural networks on FPGA.",
                    "Body bias optimization for variable pipelined CGRA.",
                    "Leveraging FVT-margins in design space exploration for FFGA-based CNN accelerators.",
                    "HPC on FPGA clouds: 3D FFTs and implications for molecular dynamics.",
                    "K-means clustering on CGRA.",
                    "FPGA implementation of edge-guided pattern generation for motion-vector estimation of textureless objects.",
                    "FPGA acceleration of multilevel ORB feature extraction for computer vision.",
                    "Demonstration of a partial reconfiguration based microphone array network emulator.",
                    "DFiant: A dataflow hardware description language.",
                    "Phase calibrated ring oscillator PUF design and implementation on FPGAs.",
                    "A pythonic approach for rapid hardware prototyping and instrumentation.",
                    "FPGA acceleration of the scoring process of X!TANDEM for protein identification.",
                    "Exploring the potential of reconfigurable platforms for order book update.",
                    "Parallel dot-products for deep learning on FPGA.",
                    "doppioDB: A hardware accelerated database."
                ]
            }
        ]
    },
    {
        "year": "2016",
        "name": "26th FPL 2016",
        "info": "Lausanne, Switzerland",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2016",
                "sub_name": "26th International Conference on Field Programmable Logic and Applications, FPL 2016, Lausanne, Switzerland, August 29 - September 2, 2016.",
                "count": 100,
                "papers": [
                    "Preface.",
                    "ParaFRo: A hybrid parallel FPGA router using fine grained synchronization and partitioning.",
                    "Runtime-quality tradeoff in partitioning based multithreaded packing.",
                    "High-speed PCAP configuration scrubbing on Zynq-7000 All Programmable SoCs.",
                    "Boosting convergence of timing closure using feature selection in a Learning-driven approach.",
                    "Liquid: Fast placement prototyping through steepest gradient descent movement.",
                    "TeSHoP: A Temperature Sensing based Hotspot-Driven Placement technique for FPGAs.",
                    "Search-based synthesis of approximate circuits implemented into FPGAs.",
                    "Fast hierarchical NPN classification.",
                    "Improving the efficiency of PUF-based key generation in FPGAs using variation-aware placement.",
                    "A high performance FPGA-based accelerator for large-scale convolutional neural networks.",
                    "DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications.",
                    "Hardware acceleration of feature detection and description algorithms on low-power embedded platforms.",
                    "Optimizing hardware design for Human Action Recognition.",
                    "Bayesian inference implemented on FPGA with stochastic bitstreams for an autonomous robot.",
                    "Multi-core for K-means clustering on FPGA.",
                    "Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC.",
                    "Overcoming resource underutilization in spatial CNN accelerators.",
                    "Configurable and scalable belief propagation accelerator for computer vision.",
                    "Hoplite-DSP: Harnessing the Xilinx DSP48 multiplexers to efficiently support NoCs on FPGAs.",
                    "LYNX: CAD for FPGA-based networks-on-chip.",
                    "Low-latency TCP/IP stack for data center applications.",
                    "Harnessing Programmable SoCs to develop cost-effective network quality monitoring devices.",
                    "Hardware acceleration of a software-based VPN.",
                    "Efficient processing of phased array radar in sense and avoid application using heterogeneous computing.",
                    "Modeling considerations for the hardware-software co-design of flexible modern wireless transceivers.",
                    "Chaotic architectures for secure free-space optical communication.",
                    "An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures.",
                    "The speed of diversity: Exploring complex FPGA routing topologies for the global metal layer.",
                    "Reconfigurable circuit for implementation of family of 4-phase latch protocols.",
                    "Modelling delay degradation due to NBTI in FPGA Look-up tables.",
                    "Relational query processing on OpenCL-based FPGAs.",
                    "Annotation-based finite-state transducers on reconfigurable devices.",
                    "Approximate Frequent Itemset Mining for streaming data on FPGA.",
                    "Connect on the fly: Enhancing and prototyping of cycle-reconfigurable modules.",
                    "Optimizing interconnection complexity for realizing fixed permutation in data and signal processing algorithms.",
                    "JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication.",
                    "An investigation into a circuit based supply chain analyzer for FPGAs.",
                    "High-speed programmable FPGA Configuration through JTAG.",
                    "A highly-dense mixed grained reconfigurable architecture with overlay crossbar interconnect using via-switch.",
                    "Controller architecture for low-latency access to phase-change memory in OpenPOWER systems.",
                    "FMER: A hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs.",
                    "Ouessant: Microcontroller approach for flexible accelerator integration and control in System-on-Chip.",
                    "Stress-aware routing to mitigate aging effects in SRAM-based FPGAs.",
                    "Measure twice and cut once: Robust dynamic voltage scaling for FPGAs.",
                    "Time-borrowing platform in the Xilinx UltraScale+ family of FPGAs and MPSoCs.",
                    "Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs.",
                    "A low-power MTJ-based nonvolatile FPGA using self-terminated logic-in-memory structure.",
                    "Body bias grain size exploration for a coarse grained reconfigurable accelerator.",
                    "Trojans modifying soft-processor instruction sequences embedded in FPGA bitstreams.",
                    "Fast and area efficient adder for wide data in recent Xilinx FPGAs.",
                    "A partial reconfiguration controller for Altera Stratix V FPGAs.",
                    "Energy-efficient stochastic matrix function estimator for graph analytics on FPGA.",
                    "Accelerating particle identification for high-speed data-filtering using OpenCL on FPGAs and other architectures.",
                    "Optimising Sparse Matrix Vector multiplication for large scale FEM problems on FPGA.",
                    "Fast and robust hashing for database operators.",
                    "An FPGA-based high-throughput stream join architecture.",
                    "Memory efficient and high performance key-value store on FPGA using Cuckoo hashing.",
                    "Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA.",
                    "FPGA-based accelerator design from a domain-specific language.",
                    "Model-based optimization of High Level Synthesis directives.",
                    "EURECA compilation: Automatic optimisation of cycle-reconfigurable circuits.",
                    "GraVF: A vertex-centric distributed graph processing framework on FPGAs.",
                    "Vector FPGA acceleration of 1-D DWT computations using sparse matrix skeletons.",
                    "Resource efficient real-time processing of Contrast Limited Adaptive Histogram Equalization.",
                    "SRI-SURF: A better SURF powered by scaled-RAM interpolator on FPGA.",
                    "An implementation method of the box filter on FPGA.",
                    "Semi-dense SLAM on an FPGA SoC.",
                    "SoC and FPGA oriented high-quality stereo vision system.",
                    "Exploring the use of shift register lookup tables for Keccak implementations on Xilinx FPGAs.",
                    "Hardware-software codesign of RSA for optimal performance vs. flexibility trade-off.",
                    "Automated bug detection for pointers and memory accesses in High-Level Synthesis compilers.",
                    "Efficient and reliable High-Level Synthesis Design Space Explorer for FPGAs.",
                    "Quantifying observability for in-system debug of high-level synthesis circuits.",
                    "SoCLog: A real-time, automatically generated logging and profiling mechanism for FPGA-based Systems On Chip.",
                    "Improved resource sharing for FPGA DSP blocks.",
                    "Efficient sum of absolute difference computation on FPGAs.",
                    "Runtime reconfigurable beamforming architecture for real-time sound-source localization.",
                    "Effects of I/O routing through column interfaces in embedded FPGA fabrics.",
                    "AdapNoC: A fast and flexible FPGA-based NoC simulator.",
                    "XNoC: A non-intrusive TDM circuit-switched Network-on-Chip.",
                    "A survey of AIS-20/31 compliant TRNG cores suitable for FPGA devices.",
                    "Survey of domain-specific languages for FPGA computing.",
                    "A survey on reconfigurable accelerators for cloud computing.",
                    "Transparent FPGA flow.",
                    "A runtime reconfigurable FPGA-based microphone array for sound source localization.",
                    "Demonstration of a context-switch method for heterogeneous reconfigurable systems.",
                    "An XDL alternative for interfacing RapidSmith and Vivado.",
                    "HeteroSim: A heterogeneous CPU-FPGA simulator.",
                    "Single-FPGA 3D ultrasound beamformer.",
                    "Architectural exploration and implementation of an image processing chain with SpaceStudio\u2122.",
                    "Designing a virtual runtime for FPGA accelerators in the cloud.",
                    "High-level synthesis for medical image processing on Systems on Chip: A case study.",
                    "Single-FPGA, scalable, low-power, and high-quality 3D ultrasound beamformer.",
                    "Optimal random sampling based path planning on FPGAs.",
                    "A hardware/software codesign framework for vision-based ADAS.",
                    "Dimensionality reduction of hyperspectral images using reconfigurable hardware.",
                    "Packet processing on FPGA SoC with DPDK.",
                    "Towards a hardware-assisted information flow tracking ecosystem for ARM processors.",
                    "Towards an all-digital antenna array transmitter."
                ]
            }
        ]
    },
    {
        "year": "2015",
        "name": "25th FPL 2015",
        "info": "London, UK",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2015",
                "sub_name": "25th International Conference on Field Programmable Logic and Applications, FPL 2015, London, United Kingdom, September 2-4, 2015.",
                "count": 98,
                "papers": [
                    "Preface.",
                    "Significant papers from the first 25 years of the FPL conference.",
                    "Efficient assembly for high order unstructured FEM meshes.",
                    "A scalable FPGA architecture for nonnegative least squares problems.",
                    "Towards heterogeneous solvers for large-scale linear systems.",
                    "A software configurable coprocessor-based state-space controller.",
                    "A deep convolutional neural network based on nested residue number system.",
                    "Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference.",
                    "A scalable pipelined architecture for biomimetic vision sensors.",
                    "FPGA implementation to estimate the number of endmembers in hyperspectral images.",
                    "Power-efficient range-match-based packet classification on FPGA.",
                    "A variable length hash method for faster short read mapping on FPGA.",
                    "Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform.",
                    "From low-architectural expertise up to high-throughput non-binary LDPC decoders: Optimization guidelines using high-level synthesis.",
                    "A study of data partitioning on OpenCL-based FPGAs.",
                    "Limits of FPGA acceleration of 3D Green's Function computation for geophysical applications.",
                    "Recursive pipelined genetic propagation for bilevel optimisation.",
                    "Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations.",
                    "Using island-style bi-directional intra-CLB routing in low-power FPGAs.",
                    "Energy optimization of FPGA-based stream-oriented computing with power gating.",
                    "Energy efficient partitioning of dynamic reconfigurable MRAM-FPGAs.",
                    "Compact dual block AES core on FPGA for CCM Protocol.",
                    "Towards efficient discrete Gaussian sampling for lattice-based cryptography.",
                    "An efficient many-core architecture for Elliptic Curve Cryptography security assessment.",
                    "High speed ECC implementation on FPGA over GF(2m).",
                    "A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.",
                    "An efficient reconfigurable architecture by characterizing most frequent logic functions.",
                    "Static hardware task placement on multi-context FPGA using hybrid genetic algorithm.",
                    "Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow.",
                    "Hoplite: Building austere overlay NoCs for FPGAs.",
                    "Variable-latency signed addition on FPGAs.",
                    "Inter-procedural resource sharing in High Level Synthesis through function proxies.",
                    "SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems.",
                    "Efficient data-stream management for shared-memory many-core systems.",
                    "A scalable architecture for multi-class visual object detection.",
                    "Enhancing stochastic computations via process variation.",
                    "AmBRAMs - An analysis tool, method and framework for advanced measurements and reliability assessments on modern nanoscale FPGAs.",
                    "7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2.",
                    "Design and simulation tools for Embedded NOCs on FPGAs.",
                    "NetFPGA - rapid prototyping of high bandwidth devices in open source.",
                    "Building a distributed key-value store with FPGA-based microservers.",
                    "High-level FPGA logic synthesis from .NET programs for software developers.",
                    "Hierarchical library based power estimator for versatile FPGAs.",
                    "FPGA-based all-digital software defined radio system demonstration.",
                    "rrBox: A remote dynamically reconfigurable network processing middlebox.",
                    "FPGA based nonlinear Support Vector Machine training using an ensemble learning.",
                    "An FPGA implementation of a phylogenetic tree reconstruction algorithm using an alternative second-pass optimization.",
                    "Ultra low latency dataflow renderer.",
                    "Parallel feature extraction and heterogeneous object-detection for multi-camera driver assistance systems.",
                    "A transport-layer network for distributed FPGA platforms.",
                    "Generating FPGA accelerators for chemical similarity assessment.",
                    "Data protection using recursive inverse function.",
                    "Optimizing energy efficient low-swing interconnect for sub-threshold FPGAs.",
                    "An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs.",
                    "Pipelined NoC router architecture design with buffer configuration exploration on FPGA.",
                    "Accurate power analysis for near-Vt RRAM-based FPGA.",
                    "OpenCL computing on FPGA using multiported shared memory.",
                    "Adaptive MRAM-based CGRAs.",
                    "Reduction calculator in an FPGA based switching Hub for high performance clusters.",
                    "Serial and parallel interleaved modular multipliers on FPGA platform.",
                    "A framework for integrated monitoring of real-time embedded SoC.",
                    "Greedy approach based heuristics for partitioning SpMxV on FPGAs.",
                    "Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip.",
                    "Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems.",
                    "Towards a guided design flow for heterogeneous reconfigurable architectures.",
                    "High-Level-Synthesis extensions for scalable Single-Chip Many-Accelerators on FPGAs.",
                    "FPGA-based all-digital Software Defined Radio receiver.",
                    "Over effective hard real-time hardware tasks scheduling and allocation.",
                    "FPGA-based all-digital transmitters.",
                    "A run time interpretation approach for creating custom accelerators.",
                    "Data-triggered breakpoint for in-circuit debug without re-implementation.",
                    "Characterisation of feasibility regions in FPGAs under adaptive DVFS.",
                    "A resilient, flash-free soft error mitigation concept for the CBM-ToF read-out chain via GBT-SCA.",
                    "UniStream: A unified stream architecture combining configuration and data processing.",
                    "Placing partially reconfigurable stream processing applications on FPGAs.",
                    "A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs.",
                    "In-field vulnerability analysis of hardware-accelerated computer vision applications.",
                    "A rapid prototyping framework for nano-photonic accelerators.",
                    "Fast FPGA system for microarchitecture optimization on synthesizable modern processor design.",
                    "An LZ77-style bit-level compression for trace data compaction.",
                    "Mind the (synthesis) gap: Examining where academic FPGA tools lag behind industry.",
                    "Wotan: A tool for rapid evaluation of FPGA architecture routability without benchmarks.",
                    "Temperature-triggered behavioral IPs HW Trojan detection method with FPGAs.",
                    "Estimating circuit delays in FPGAs after technology mapping.",
                    "Automatic support for multi-module parallelism from computational patterns.",
                    "ParaLaR: A parallel FPGA router based on Lagrangian relaxation.",
                    "Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs.",
                    "A technology mapper for depth-constrained FPGA logic cells.",
                    "SPINE: From C loop-nests to highly efficient accelerators using Algorithmic Species.",
                    "Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices.",
                    "CoRAM++: Supporting data-structure-specific memory interfaces for FPGA computing.",
                    "Scavenger: Automating the construction of application-optimized memory hierarchies.",
                    "Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators.",
                    "Software-in-the-Loop simulation of embedded control applications based on Virtual Platforms.",
                    "Ultra-fast NoC emulation on a single FPGA.",
                    "Enabling seamless execution on hybrid CPU/FPGA systems: Challenges & directions.",
                    "Hybrid FPGA debug approach.",
                    "PushPush: Seamless integration of hardware and software objects via function calls over AXI."
                ]
            }
        ]
    },
    {
        "year": "2014",
        "name": "24th FPL 2014",
        "info": "Munich, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2014",
                "sub_name": "24th International Conference on Field Programmable Logic and Applications, FPL 2014, Munich, Germany, 2-4 September, 2014.",
                "count": 130,
                "papers": [
                    "Biomedical image processing and reconstruction with dataflow computing on FPGAs.",
                    "FPGA implementation of low-power split-radix FFT processors.",
                    "Efficient multi-standard cognitive radios on FPGAs.",
                    "Using high-level knowledge to enhance data channels in FPGA streaming systems.",
                    "A combination of multi-edge coding and independent coding lines for time-to-digital conversion.",
                    "Hardware conversion of neural networks simulation models for neural processing accelerator implemented as FPGA-based SoC.",
                    "Enabling SRAM-PUFs on Xilinx FPGAs.",
                    "A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs.",
                    "A fast and scalable FPGA damage diagnostic service for R3TOS using BIST cloning technique.",
                    "Ultrasmall: The smallest MIPS soft processor.",
                    "A soft-core processor for finite field arithmetic with a variable word size accelerator.",
                    "Improve defect tolerance in a cluster of a SRAM-based Mesh of Cluster FPGA using hardware redundancy.",
                    "Aging effects in FPGAs: an experimental analysis.",
                    "Efficient implementation of a single-precision floating-point arithmetic unit on FPGA.",
                    "Run-time accelerator binding for tile-based mixed-grained reconfigurable architectures.",
                    "Scalable parallel architecture for singular value decomposition of large matrices.",
                    "A dynamically adaptable bus architecture for trading-off among performance, consumption and dependability in Cyber-Physical Systems.",
                    "Achieving portability and efficiency over chip heterogeneous multiprocessor systems.",
                    "Multi-FPGA reconfigurable system for accelerating MATLAB simulations.",
                    "MAPC: Memory access pattern based controller.",
                    "Asynchronously assisted FPGA for variability.",
                    "Experimental multi-FPGA GNSS receiver platform.",
                    "RAM-based hardware accelerator for network data anonymization.",
                    "Heterogeneous dataflow architectures for FPGA-based sparse LU factorization.",
                    "An FPGA sliding window-based architecture harris corner detector.",
                    "Accelerate NDN name lookup using FPGA: Challenges and a scalable approach.",
                    "FPGA acceleration of short read mapping based on sort and parallel comparison.",
                    "FPGA acceleration of SAT/Max-SAT solving using variable-way cache.",
                    "An FPGA-optimized architecture of horn and schunck optical flow algorithm for real-time applications.",
                    "Low-cost multiplier-based FPU for embedded processing on FPGA.",
                    "THOR - The hardware onion router.",
                    "Simplification and hardware implementation of the feature descriptor vector calculation in the SIFT algorithm.",
                    "High throughput channel tracking for JTRS wireless channel emulation.",
                    "Particle filtering-based Maximum Likelihood Estimation for financial parameter estimation.",
                    "A high performance alternating projections image demosaicing hardware.",
                    "A scalable, high-performance customized priority queue.",
                    "Privacy preserving large scale DNA read-mapping in MapReduce framework using FPGAs.",
                    "Accurate power control and monitoring in ZYNQ boards.",
                    "Fast and accurate SEU-tolerance characterization method for Zynq SoCs.",
                    "Area implications of memory partitioning for high-level synthesis on FPGAs.",
                    "Incremental distributed trigger insertion for efficient FPGA debug.",
                    "Efficient mapping of mathematical expressions into DSP blocks.",
                    "Leakage and performance aware resource management for 2D dynamically reconfigurable FPGA architectures.",
                    "Mixed-architecture process scheduling on tightly coupled reconfigurable computers.",
                    "Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security.",
                    "Towards domain-specific Instruction-Set Generation.",
                    "An image processing library for C-based high-level synthesis.",
                    "Rapid codesign of a soft vector processor and its compiler.",
                    "Application specific multi-port memory customization in FPGAs.",
                    "An enhanced and embedded GNU radio flow.",
                    "A secure and unclonable embedded system using instruction-level PUF authentication.",
                    "Pattern-based FPGA logic block and clustering algorithm.",
                    "An FPGA hardware acceleration of the indirect calculation of tree lengths method for phylogenetic tree reconstruction.",
                    "A mixed integer linear programming approach for design space exploration in FPGA-based MPSoC.",
                    "Automatic high-level synthesis of multi-threaded hardware accelerators.",
                    "High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs.",
                    "Methods for implementation of feedback loops in high speed FPGA applications.",
                    "A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs.",
                    "flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms.",
                    "A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms.",
                    "A high speed design and implementation of dynamically reconfigurable processor using 28NM SOI technology.",
                    "Configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor.",
                    "Using an OpenCL framework to evaluate interconnect implementations on FPGAs.",
                    "HPC-gSpan: An FPGA-based parallel system for frequent subgraph mining.",
                    "High level programming framework for FPGAs in the data center.",
                    "Trade-offs and progressive adoption of FPGA acceleration in network traffic monitoring.",
                    "Ready PCIe data streaming solutions for FPGAs.",
                    "Educating hardware design - From primary school children to postgraduate engineers.",
                    "FPGA implementation of a multi-algorithm parallel FEC for SDR platforms.",
                    "Achieving low-overhead fault tolerance for parallel accelerators with dynamic partial reconfiguration.",
                    "Multi-directional error correction schemes for SRAM-based FPGAs.",
                    "Robust and flexible FPGA-based digital PUF.",
                    "High-throughput implementation of a million-point sparse Fourier Transform.",
                    "Power-efficient re-gridding architecture for accelerating Non-uniform Fast Fourier Transform.",
                    "Radix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp.",
                    "Dataflow acceleration of Krylov subspace sparse banded problems.",
                    "Hardware system synthesis from Domain-Specific Languages.",
                    "Evolutionary on-line synthesis of hardware accelerators for software modules in reconfigurable embedded systems.",
                    "Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays.",
                    "Method for dynamic power monitoring on FPGAs.",
                    "HyPER: A runtime reconfigurable architecture for monte carlo option pricing in the Heston model.",
                    "An efficient and flexible host-FPGA PCIe communication library.",
                    "A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory.",
                    "A semi-supervised modeling approach for performance characterization of FPGA architectures.",
                    "A highly-efficient and green data flow engine for solving euler atmospheric equations.",
                    "An efficient FPGA-based hardware framework for natural feature extraction and related Computer Vision tasks.",
                    "An efficient sparse conjugate gradient solver using a Bene\u0161 permutation network.",
                    "Efficient 3D triangulation in hardware for dense structure-from-motion in low-speed automotive scenarios.",
                    "Pipelined reconfigurable multiplication with constants on FPGAs.",
                    "Comparing soft and hard vector processing in FPGA-based embedded systems.",
                    "Pipelined compressor tree optimization using integer linear programming.",
                    "Using buffer-to-BRAM mapping approaches to trade-off throughput vs. memory use.",
                    "Exploring architecture parameters for dual-output LUT based FPGAs.",
                    "Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures.",
                    "Interconnect for commodity FPGA clusters: Standardized or customized?",
                    "FPGA implementation of an interior point method for high-speed model predictive control.",
                    "Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing.",
                    "High-precision self-characterization for the LUT burn-in information leakage threat.",
                    "Criticality-aware scrubbing mechanism for SRAM-based FPGAs.",
                    "Secure partial dynamic reconfiguration with unsecured external memory.",
                    "Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs.",
                    "Identifying and placing heterogeneously-sized cluster groupings based on FPGA placement data.",
                    "Portable module relocation and bitstream compression for Xilinx FPGAs.",
                    "A scalable, serially-equivalent, high-quality parallel placement methodology suitable for modern multicore and GPU architectures.",
                    "A survey of open source processors for FPGAs.",
                    "Trends of CPU, GPU and FPGA for high-performance computing.",
                    "An empirical evaluation of High-Level Synthesis languages and tools for database acceleration.",
                    "TransPar: Transformation based dynamic Parallelism for low power CGRAs.",
                    "Body bias control for a coarse grained reconfigurable accelerator implemented with Silicon on Thin BOX technology.",
                    "Caching memcached at reconfigurable network interface.",
                    "The LEAP FPGA operating system.",
                    "Heterogeneous Heartbeats: A framework for dynamic management of Autonomous SoCs.",
                    "Modulo SDC scheduling with recurrence minimization in high-level synthesis.",
                    "Hierarchical reconfiguration of FPGAs.",
                    "PR-HMPSoC: A versatile partially reconfigurable heterogeneous Multiprocessor System-on-Chip for dynamic FPGA-based embedded systems.",
                    "A novel modular adder for one thousand bits and more using fast carry chains of modern FPGAs.",
                    "FPGA architecture support for heterogeneous, relocatable partial bitstreams.",
                    "New approaches for in-system debug of behaviorally-synthesized FPGA circuits.",
                    "Source-level debugging for FPGA high-level synthesis.",
                    "Transparent insertion of latency-oblivious logic onto FPGAs.",
                    "Effective FPGA debug for high-level synthesis generated circuits.",
                    "Hardware accelerated novel optical de novo assembly for large-scale genomes.",
                    "Compiling text analytics queries to FPGAs.",
                    "Automated framework for FPGA-based parallel genetic algorithms.",
                    "Energy-aware SQL query acceleration through FPGA-based dynamic partial reconfiguration.",
                    "Run-time power gating in hybrid ARM-FPGA devices.",
                    "Towards dark silicon era in FPGAs using complementary hard logic design.",
                    "Improving FPGA accelerated tracking with multiple online trained classifiers.",
                    "Patra: Parallel tree-reweighted message passing architecture.",
                    "DyRACT: A partial reconfiguration enabled accelerator and test platform."
                ]
            }
        ]
    },
    {
        "year": "2013",
        "name": "23rd FPL 2013",
        "info": "Porto, Portugal",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2013",
                "sub_name": "23rd International Conference on Field programmable Logic and Applications, FPL 2013, Porto, Portugal, September 2-4, 2013.",
                "count": 138,
                "papers": [
                    "Pipelining computing stages in configurable multicore architectures.",
                    "Weighted partitioning of sequential processing chains for dynamically reconfigurable FPGAS.",
                    "Magnitude modulation on reconfigurable computing devices.",
                    "Towards a many-core architecture for HPC.",
                    "An open-source multi-FPGA modular system for fair benchmarking of True Random Number Generators.",
                    "High performance architecture for object detection in streamed videos.",
                    "Efficient implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS.",
                    "FPGA-accelerated sliding window classifier with structured features.",
                    "In pursuit of instant gratification for FPGA design.",
                    "Design space explorations of Hybrid-Partitioned TCAM (HP-TCAM).",
                    "Demonstration of a heterogeneous multi-core processor with 3-D inductive coupling links.",
                    "Accelerated FPGA repair through shifted scrubbing.",
                    "Compact implementation of CCM and GCM modes of AES using DSP blocks.",
                    "Design of a multi GBPS Single Carrier digital baseband for 60GHz applications and its FPGA implementation.",
                    "A high-performance IPV6 lookup engine on FPGA.",
                    "Fast dynamically updatable packet classifier on FPGA.",
                    "A spiking neural network on a portable FPGA tablet.",
                    "FPGA-based K-means clustering using tree-based data structures.",
                    "TILT: A multithreaded VLIW soft processor family.",
                    "FPGA based Rekeying for cryptographic key management in Storage Area Network.",
                    "FPGA implementation and DPA resistance analysis of a lightweight HMAC construction based on photon hash family.",
                    "A hardware complete detection mechanism for an energy efficient reconfigurable accelerator CMA.",
                    "Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration.",
                    "A dataflow-inspired CGRA for streaming applications.",
                    "Managing the FPGA memory wall: Custom computing or vector processing?",
                    "A 64-bit MIPS processor running freebsd on a portable FPGA tablet.",
                    "FPGA based hardware-software co-designed dynamic binary translation system.",
                    "Efficient floating-point polynomial evaluation on FPGAS.",
                    "Integration of a multi-FPGA system in a common cluster environment.",
                    "IOPT-tools - A Web based tool framework for embedded systems controller development using Petri nets.",
                    "Energy efficient architecture for matrix multiplication on FPGAs.",
                    "Design Space Exploration based on multiobjective genetic algorithms and clustering-based high-level estimation.",
                    "A flexible hash table design for 10GBPS key-value stores on FPGAS.",
                    "An asynchronous bus bridge for partitioned multi-soc architectures on FPGAs.",
                    "FPGA IP protection by binding Finite State Machine to Physical Unclonable Function.",
                    "A secure coprocessor for database applications.",
                    "Charge recycling for power reduction in FPGA interconnect.",
                    "Automated synthesis of FPGA-based heterogeneous interconnect topologies.",
                    "A low-complexity implementation of QC-LDPC encoder in reconfigurable logic.",
                    "Comparing and combining GPU and FPGA accelerators in an image processing context.",
                    "An automatic FPGA design and implementation framework.",
                    "Runtime assertions and exceptions for streaming systems.",
                    "An efficient FPGA overlay for portable custom instruction set extensions.",
                    "Design and FPGA implementation of a 100 Gbit/s optical transport network processor.",
                    "Simulation-based HW/SW co-debugging for field-programmable systems-on-chip.",
                    "The study of three-dimensional multiphase-flow simulator.",
                    "A hardware accelerated approach for imaging flow cytometry.",
                    "A resource-efficient probabilistic fault simulator.",
                    "A self-adaptive image processing application based on evolvable and scalable hardware.",
                    "Timing-constrained minimum area/power FPGA memory mapping.",
                    "A framework for hardware cellular genetic algorithms: An application to spectrum allocation in cognitive radio.",
                    "Titan: Enabling large and complex benchmarks in academic CAD.",
                    "Building partial systems with GoAhead.",
                    "A run-time graph-based Polynomial Placement and routing algorithm for virtual FPGAS.",
                    "Identifying sequences of optimizations for HW/SW compilation.",
                    "Bambu: A modular framework for the high level synthesis of memory-intensive applications.",
                    "Timing driven RTL-to-RTL partitioner for multi-FPGA systems.",
                    "Optimizing under abstraction: Using prefetching to improve FPGA performance.",
                    "Image recognition operation on a dynamically reconfigurable vison architecture.",
                    "A directional coarse-grained power gated FPGA switch box and power gating aware routing algorithm.",
                    "Fast, FPGA-based Rainbow Table creation for attacking encrypted mobile communications.",
                    "Accelerating Random Forest training process using FPGA.",
                    "A high performance deblocking filter hardware for High Efficiency Video Coding.",
                    "FPGA implementation of Hierarchical Enumerative Coding for locally stationary image source.",
                    "NetThreads-10G: Software packet processing on NetFPGA-10G in a virtualized networking environment demonstration abstract.",
                    "Analyzing the thermal hotspots in FPGA-based embedded systems.",
                    "Rapid FPGA design prototyping through preservation of system logic: A case study.",
                    "SimXMD: Simulation-based HW/SW co-debugging.",
                    "Multiple constant multiplication with ternary adders.",
                    "MAMPSX: A demonstration of rapid, predictable HMPSOC synthesis.",
                    "Analysis of matrix multiplication on high density Virtex-7 FPGA.",
                    "Area/performance evaluation of digit-digit GF(2K) multipliers on FPGAS.",
                    "Shared memory heterogeneous computation on PCIe-supported platforms.",
                    "Hybrid FPGA-accelerated SQL query processing.",
                    "Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS.",
                    "A novel net-partition-based multithread FPGA routing method.",
                    "Altering LUT configuration for wear-out mitigation of FPGA-mapped designs.",
                    "An event-based middleware for the remote management of runtime hardware reconfiguration.",
                    "The HercuLeS high-level synthesis environment.",
                    "FEMIP: A high performance FPGA-based features extractor & matcher for space applications.",
                    "From Quartus to VPR: Converting HDL to BLIF with the Titan flow.",
                    "Memory efficient IP lookup in 100 GBPS networks.",
                    "Accelerating solvers for global atmospheric equations through mixed-precision data flow engine.",
                    "Aging-based leakage energy reduction in FPGAs.",
                    "TputCache: High-frequency, multi-way cache for high-throughput FPGA applications.",
                    "A reconfigurable computing architecture using magnetic tunneling junction memories.",
                    "SDR control interface: An FPGA based infrastructure for control of VPX Software Defined Radio systems.",
                    "RIFFA 2.0: A reusable integration framework for FPGA accelerators.",
                    "Criticality-based routing for FPGAS with reverse body bias switch box architectures.",
                    "SMI: Slack Measurement Insertion for online timing monitoring in FPGAs.",
                    "A digital architecture for real-time nonuniformity correction of infrared focal-plane arrays.",
                    "The power of communication: Energy-efficient NOCS for FPGAS.",
                    "Generating infrastructure for FPGA-accelerated applications.",
                    "Shadow And-Inverter Cones.",
                    "A variation-adaptive retiming method exploiting reconfigurability.",
                    "Staticroute: A novel router for the Dynamic Partial Reconfiguration of FPGAS.",
                    "Remote FPGA design through eDiViDe - European Digital Virtual Design Lab.",
                    "A packet classifier using LUT cascades based on EVMDDS (k).",
                    "A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization.",
                    "A fully pipelined FPGA architecture for stochastic simulation of chemical systems.",
                    "Performance evaluation of Sparse Matrix-Matrix Multiplication.",
                    "Weasel: A platform-independent streaming-optimized SATA controller.",
                    "Distributed embedded systems design using Petri nets.",
                    "Run-time optimization of a dynamically reconfigurable embedded system through performance prediction.",
                    "Low-cost, high-performance branch predictors for soft processors.",
                    "Iterative floating point computation using FPGA DSP blocks.",
                    "Impact of hard macro size on FPGA clock rate and place/route time.",
                    "Scalable and high throughput biosensing platform.",
                    "Arithmetic core generation using bit heaps.",
                    "Degradation in FPGAs: Monitoring, modeling and mitigation (PHD forum paper: Thesis broad overview).",
                    "A single-precision compressive sensing signal reconstruction engine on FPGAs.",
                    "Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation.",
                    "Token-based dictionary pattern matching for text analytics.",
                    "Generation of multi-core systems from multithreaded software.",
                    "Energy efficient parameterized FFT architecture.",
                    "Radiation mitigation efficiency of scrubbing on the FPGA based CBM-TOF read-out controller.",
                    "Binarization based implementation for real-time human detection.",
                    "Hardware-accelerated regular expression matching for high-throughput text analytics.",
                    "A high-performance overlay architecture for pipelined execution of data flow graphs.",
                    "Accelerating maximum likelihood estimation for Hawkes point processes.",
                    "Dynamic branch prediction for high-level synthesis.",
                    "Parallel and scalable custom computing for real-time fluid simulation on a cluster node with four tightly-coupled FPGAs.",
                    "Should FPGAS abandon the pass-gate?",
                    "A hardware security scheme for RRAM-based FPGA.",
                    "Accurate and flexible flow-based monitoring for high-speed networks.",
                    "High performance FPGA object detector: Hardware prototype.",
                    "Defect-robust FPGA architectures for intellectual property cores in system LSI.",
                    "A scalable design approach for stencil computation on reconfigurable clusters.",
                    "A CMOS Field Programmable Analog Array for intelligent sensory application.",
                    "Aging monitoring with local sensors in FPGA-based designs.",
                    "Yet Another Many-Objective Clustering (YAMO-Pack) for FPGA CAD.",
                    "A space/time tradeoff methodology using higher-order functions.",
                    "Hardware-efficient implementation of a Femtocell/Macrocell interference-mitigation technique for high-performance LTE-based systems.",
                    "High-level synthesis with behavioral level multi-cycle path analysis.",
                    "On measurement of parameters of programmable microelectronic nanostructures under accelerating extreme conditions (Xilinx 28nm XC7Z020 Zynq FPGA).",
                    "Rapid modular assembly of Xilinx FPGA designs.",
                    "FPGA based control for real time systems.",
                    "A FPGA design for high speed feature extraction from a compressed measurement stream."
                ]
            }
        ]
    },
    {
        "year": "2012",
        "name": "22nd FPL 2012",
        "info": "Oslo, Norway",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2012",
                "sub_name": "22nd International Conference on Field Programmable Logic and Applications (FPL), Oslo, Norway, August 29-31, 2012.",
                "count": 141,
                "papers": [
                    "Dataflow supercomputing.",
                    "Invited paper: Using OpenCL to evaluate the efficiency of CPUS, GPUS and FPGAS for information filtering.",
                    "Detecting power attacks on reconfigurable hardware.",
                    "Efficient and side-channel-secure block cipher implementation with custom instructions on FPGA.",
                    "CRUSH: Cognitive Radio Universal Software Hardware.",
                    "Data coding functions for Software Defined Radios implemented on R3TOS.",
                    "EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip.",
                    "Limitations of incremental signal-tracing for FPGA debug.",
                    "SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration.",
                    "FPGAs for trusted cloud computing.",
                    "Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs.",
                    "Efficient DVB-T2 decoding accelerator design by time-multiplexing FPGA resources.",
                    "On the difficulty of pin-to-wire routing in FPGAs.",
                    "Routing algorithms for FPGAS with sparse intra-cluster routing crossbars.",
                    "Parallel FPGA-based all pairs shortest paths for sparse networks: A human brain connectome case study.",
                    "Bio-inspired walking: A FPGA multicore system for a legged robot.",
                    "A scalable FPGA-based design for field programmable large-scale ion channel simulations.",
                    "Scalability analysis of tightly-coupled FPGA-cluster for lattice Boltzmann computation.",
                    "FPGA based acceleration of computational fluid flow simulation on unstructured mesh geometry.",
                    "Reconfigurable out-of-order mechanism generator for unstructured grid computation in computational fluid dynamics.",
                    "Analytical placement for heterogeneous FPGAs.",
                    "Profiling FPGA floor-planning effects on timing closure.",
                    "Multi-kernel floorplanning for enhanced CGRAS.",
                    "Optimising explicit finite difference option pricing for dynamic constant reconfiguration.",
                    "Exploiting run-time reconfiguration in stencil computation.",
                    "A two step hardware design method using C\u03bbaSH.",
                    "Convey vector personalities - FPGA acceleration with an openmp-like programming effort?",
                    "Improving memory support in the VTR flow.",
                    "Verification of streaming designs by combining symbolic simulation and equivalence checking.",
                    "Hardware implementation of MRF map inference on an FPGA platform.",
                    "CAAD BLASTP 2.0: NCBI BLASTP accelerated with pipelined filters.",
                    "Polyblaze: From one to many bringing the microblaze into the multicore era with Linux SMP support.",
                    "Automating the design of mLUT MPSoPC FPGAs in the cloud.",
                    "A scalable complex event processing framework for combination of SQL-based continuous queries and C/C++ functions.",
                    "Hardware implementation of motion blur removal.",
                    "Correctly rounded floating-point division for DSP-enabled FPGAs.",
                    "Reduced complexity single and multiple constant multiplication in floating point precision.",
                    "FPGA-based design and implementation of a multi-GBPS LDPC decoder.",
                    "Optimizing packet lookup in time and space on FPGA.",
                    "Architecture and FPGA implementation of a 10.7 Gbit/s OTN Regenerator for optical communication systems.",
                    "High-level aging estimation for FPGA-mapped designs.",
                    "Tolerating multiple faults with proximate manifestations in FPGA-based critical designs for harsh environments.",
                    "Overhead and reliability analysis of algorithm-based fault tolerance in FPGA systems.",
                    "Automatically exploiting regularity in applications to reduce reconfiguration memory requirements.",
                    "Mapping logic to reconfigurable FPGA routing.",
                    "Maximizing the reuse of routing resources in a reconfiguration-aware connection router.",
                    "Random decision tree body part recognition using FPGAs.",
                    "Acceleration of distance-to-default with hardware-software co-design.",
                    "An efficient hardware architecture of the optimised SIFT descriptor generation.",
                    "Adding dataflow-driven execution control to a Coarse-Grained Reconfigurable Array.",
                    "A 16-configuration-context robust optically reconfigurable gate array with a reconfiguration speed adjustment function.",
                    "Non-volatile 3D stacking RRAM-based FPGA.",
                    "Intra-chip physical parameter sensor for FPGAS using flip-flop metastability.",
                    "A novel microprocessor-intrinsic Physical Unclonable Function.",
                    "FPGA based key generation technique for anti-counterfeiting methods using Physically Unclonable Functions and artificial intelligence.",
                    "DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS.",
                    "An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay.",
                    "An acceleration of a graph cut segmentation with FPGA.",
                    "An FPGA acceleration of a level set segmentation method.",
                    "A high performance, open source SATA2 core.",
                    "IP-XACT extensions for IP interoperability guarantees and software model generation.",
                    "K-means implementation on FPGA for high-dimensional data using triangle inequality.",
                    "Enhancing performance of Tall-Skinny QR factorization using FPGAs.",
                    "Real-time corner and polygon detection system on FPGA.",
                    "Deep-pipelined FPGA implementation of ellipse estimation for eye tracking.",
                    "A Benign Hardware Trojan on FPGA-based embedded systems.",
                    "A resiliency-aware scheduling approach for FPGA configuration: Preliminary results.",
                    "Power/performance optimization in FPGA-based asymmetric multi-core systems.",
                    "Thermal-aware partitioning for 3D FPGAs.",
                    "Reconfigurable multi-processor architecture for streaming applications.",
                    "NoC-AXI interface for FPGA-based MPSoC platforms.",
                    "Modeling of dynamic reconfigurable systems with Haskell.",
                    "Stimulation board for automated verification of touchscreen-based devices.",
                    "High level structural description of streaming applications.",
                    "Ambient hardware and the case for transcoding media streams.",
                    "Combining data and computation transformations for fine-grain reconfigurable architectures.",
                    "Implementation and outcomes of FPGA-based system design in Mongolian education.",
                    "CaaS: Core as a service realizing hardware sercices on reconfigurable MPSoCS.",
                    "Hardware acceleration and data-utility improvement for low-latency privacy preserving mechanism.",
                    "Dataflow graph partitioning for high level synthesis.",
                    "A fast and high quality stereo matching algorithm on FPGA.",
                    "An FPGA aligner for short read mapping.",
                    "Raising the abstraction level of HDL for control-dominant applications.",
                    "A two-stage variation-aware placement method for FPGAS exploiting variation maps classification.",
                    "Speedy bus mastering PCI express.",
                    "Adaptive Sequential Monte Carlo approach for real-time applications.",
                    "From opencl to high-performance hardware on FPGAS.",
                    "A framework for Open Tiled Manycore System-On-Chip.",
                    "Fault detection and avoidance of FPGA in various granularities.",
                    "CMA-Cube: A scalable reconfigurable accelerator with 3-D wireless inductive coupling interconnect.",
                    "Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration.",
                    "Development of an FPGA-based real-time P300 speller.",
                    "Influence of operating conditions on ring oscillator-based entropy sources in FPGAs.",
                    "Exploration of ring oscillator design space for temperature measurements on FPGAs.",
                    "Extending BORPH for shared memory reconfigurable computers.",
                    "Automatic generation of application-specific accelerators for FPGAs from python loop nests.",
                    "PPMC: Hardware scheduling and memory management support for multi accelerators.",
                    "Performance analysis of fully-adaptable CRC accelerators on an FPGA.",
                    "Dynamic multiobjective optimization management of the Energy-Performance-Accuracy space for separable 2-D complex filters.",
                    "HCM: An abstraction layer for seamless programming of DPR FPGA.",
                    "Early performance estimation of image compression methods on soft processors.",
                    "Area estimation of look-up table based fixed-point computations on the example of a real-time high dynamic range imaging system.",
                    "Sliding block Viterbi decoders in FPGA.",
                    "Dynamic query switching for complex event processing on FPGAs.",
                    "Dual-core motion estimation processor.",
                    "On the automatic integration of hardware accelerators into FPGA-based embedded systems.",
                    "Design of a novel Quantum-dot Cellular Automata Field Programmable Gate Array.",
                    "A predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture.",
                    "DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler.",
                    "Low area memory-free FPGA implementation of the AES algorithm.",
                    "An adaptive FPGA implementation of multi-core K-nearest neighbour ensemble classifier using dynamic partial reconfiguration.",
                    "Fast digital rendering for special effects.",
                    "Design and utilization of an FPGA cluster to implement a Digital Wireless Channel Emulator.",
                    "Wire-speed verification schemes for HW/SW design of 10-Gbit/s-class large-scale NW SoC using multiple FPGAs.",
                    "A new self-adapting architecture for feature detection.",
                    "Custom instructions with local memory elements without expensive DMA transfers.",
                    "Dual MicroBlaze rekeying processor for group key management.",
                    "Lightweight reconfiguration security services for AXI-based MPSoCs.",
                    "Examination of the concept of a row-column separated median filter.",
                    "On reconfigurable fabrics and generic side-channel countermeasures.",
                    "Hardware implementation of stereo correspondence algorithm for the ExoMars mission.",
                    "Design space exploration for automatically generated cryptographic hardware using functional languages.",
                    "Fast and accurate Single Bit Error injection into SRAM Based FPGAs.",
                    "(GECO)2: A graphical tool for the generation of configuration bitstreams for a smart sensor interface based on a Coarse-Grained Dynamically Reconfigurable Architecture.",
                    "Design and implementation of fault-tolerant soft processors on FPGAs.",
                    "Towards GCC-based automatic soft-core customization.",
                    "An energy-efficient hardware accelerator for Robust Header Compression in LTE-Advanced terminals.",
                    "Exploring the latency-resource trade-off for the Discrete Fourier Transform on the FPGA.",
                    "ITester: A FPGA based high performance traffic replay tool.",
                    "Modeling and synthesis of a Dynamic and Partial Reconfiguration controller.",
                    "An open-source design and validation platform for reconfigurable systems.",
                    "Floating point HOG implementation for real-time multiple object detection.",
                    "Runtime reconfigurable DSP unit using one's complement and Minimum Signed Digit.",
                    "A high performance and low energy intra prediction hardware for High Efficiency Video Coding.",
                    "High-level linear projection circuit design optimization framework for FPGAs under over-clocking.",
                    "Evaluating the efficiency of DSP Block synthesis inference from flow graphs.",
                    "System#: High-level synthesis of physical simulations for FPGA-based real-time execution.",
                    "Bil: A tool-chain for bitstream reverse-engineering.",
                    "A region merging approach for image segmentation on FPGA.",
                    "On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults.",
                    "Breaking the GSM A5/1 cryptography algorithm with rainbow tables and high-end FPGAS."
                ]
            }
        ]
    },
    {
        "year": "2011",
        "name": "21st FPL 2011",
        "info": "Chania, Crete, Greece",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2011",
                "sub_name": "International Conference on Field Programmable Logic and Applications, FPL 2011, September 5-7, Chania, Crete, Greece.",
                "count": 100,
                "papers": [
                    "Accelerating Image Analysis for Localization Microscopy with FPGAs.",
                    "Unifying Finite Difference Option-Pricing for Hardware Acceleration.",
                    "Leros: A Tiny Microcontroller for FPGAs.",
                    "Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters.",
                    "A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis.",
                    "An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors.",
                    "A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs.",
                    "Dependable Optically Reconfigurable Gate Array with a Phase-Modulation Type Holographic Memory.",
                    "An FPGA Solver for SAT-Encoded Formal Verification Problems.",
                    "FPGA Architecture of Generalized Laguerre-Volterra MIMO Model for Neural Population Activities.",
                    "Accelerating Fluid Registration Algorithm on Multi-FPGA Platforms.",
                    "Latch-Based Performance Optimization for FPGAs.",
                    "XDL-Based Module Generators for Rapid FPGA Design Implementation.",
                    "Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks.",
                    "A Radix Tree Router for Scalable FPGA Networks.",
                    "Generic Low-Latency NoC Router Architecture for FPGA Computing Systems.",
                    "Scalable Arbiters and Multiplexers for On-FGPA Interconnection Networks.",
                    "20Gbps C-Based Complex Event Processing.",
                    "Embedded Systems Start-Up under Timing Constraints on Modern FPGAs.",
                    "Software/Hardware Framework for Generating Parallel Long-Period Random Numbers Using the WELL Method.",
                    "A Run-Time Adaptive FPGA Architecture for Monte Carlo Simulations.",
                    "Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation.",
                    "Implementing Stream-Processing Applications on FPGAs: A DSL-Based Approach.",
                    "Revisiting the Newton-Raphson Iterative Method for Decimal Division.",
                    "Hardware Support for Broadcast and Reduce in MPSoC.",
                    "The Impact of Aging on an FPGA-Based Physical Unclonable Function.",
                    "An Efficient Hardware Matching Engine for Regular Expression with Nested Kleene Operators.",
                    "Multi-module Hashing System for SHA-3 & FPGA Integration.",
                    "FPGA-Accelerated Object Detection Using Edge Information.",
                    "Memory-Efficient and Fast Run-Time Reconfiguration of Regularly Structured Designs.",
                    "A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable Hardware.",
                    "RAMPSoCVM: Runtime Support and Hardware Virtualization for a Runtime Adaptive MPSoC.",
                    "Memory Virtualization for Multithreaded Reconfigurable Hardware.",
                    "Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures.",
                    "ERDB: An Embedded Routing Database for Reconfigurable Systems.",
                    "Clustered Hierarchical Search Structure for Large-Scale Packet Classification on FPGA.",
                    "Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement.",
                    "Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA.",
                    "An Implementation of the Mean Shift Filter on FPGA.",
                    "Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs.",
                    "FPGA-Specific Arithmetic Optimizations of Short-Latency Adders.",
                    "A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs.",
                    "FlexCache: Field Extensible Cache Controller Architecture Using On-chip Reconfigurable Fabric.",
                    "VPFPAP: A Special-Purpose VLIW Processor for Variable-Precision Floating-Point Arithmetic.",
                    "A Dynamically-Reconfigurable Phased Array Radar Processing System.",
                    "Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case.",
                    "A Novel Power Reduction Technique for Block Matching Motion Estimation Hardware.",
                    "A Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values.",
                    "Stress-Aware Module Placement on Reconfigurable Devices.",
                    "Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms.",
                    "A Routing Architecture for Mapping Dataflow Graphs at Run-Time.",
                    "An Easily Testable Routing Architecture and Efficient Test Technique.",
                    "Methods and Mechanisms for Hardware Multitasking: Executing and Synchronizing Fully Relocatable Hardware Tasks in Xilinx FPGAs.",
                    "Performance Failure Prediction Using Built-In Delay Sensors in FPGAs.",
                    "A Model for Matrix Multiplication Performance on FPGAs.",
                    "Exploring Gabor Filter Implementations for Visual Cortex Modeling on FPGA.",
                    "High Frequency Trading Acceleration Using FPGAs.",
                    "Improving FPGA Reliability with Wear-Levelling.",
                    "A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs.",
                    "Reducing FPGA Router Run-Time through Algorithm and Architecture.",
                    "Fast RTL Power Estimation for FPGA Designs.",
                    "RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs.",
                    "Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System.",
                    "Separable FIR Filtering in FPGA and GPU Implementations: Energy, Performance, and Accuracy Considerations.",
                    "Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC Video Codecs.",
                    "Compact Hardware Architecture for Hummingbird Cryptographic Algorithm.",
                    "Pipelined Floating-Point Architecture for a Phase and Magnitude Detector Based on CORDIC.",
                    "Failure Probability and Fault Observability of SRAM-FPGA Systems.",
                    "FPGA-Based Acceleration of Block Matching Motion Estimation Techniques.",
                    "An Optimized FPGA Implementation of the Modified Space Vector Modulation Algorithm for AC Drives Control.",
                    "Mechanisms and Architecture for the Dynamic Reconfiguration of an Advanced Wireless Sensor Node.",
                    "Real-Time Evaluation of Remote Sensing Data on Board of Satellites.",
                    "Heterogeneous Platform for Stream Based Applications on FPGAs.",
                    "Implementation in FPGA of Address-Based Data Sorting.",
                    "Novel and Highly Efficient Reconfigurable Implementation of Data Mining Classification Tree.",
                    "FPGA Acceleration of the Phylogenetic Parsimony Kernel?",
                    "Timing-Driven Routing of High Fanout Nets.",
                    "Unifying Partitioning and Placement for SAT-Based Exploration of Heterogeneous Reconfigurable SoCs.",
                    "Simultaneous Constrained Pin Assignment and Escape Routing for FPGA-PCB Codesign.",
                    "A Radiation Hard Lut Block with Auto-Scrubbing.",
                    "FPGA Interconnect Architecture Exploration Based on a Statistical Model.",
                    "Capacitive Boosting for FPGA Interconnection Networks.",
                    "Scalable FRM-SSA SoC Design for the Simulation of Networks with Thousands of Biochemical Reactions in Real Time.",
                    "Synthesizing Tiled Matrix Decomposition on FPGAs.",
                    "Acceleration of Multi-agent Simulation on FPGAs.",
                    "Molecular Docking on FPGA and GPU Platforms.",
                    "Pattern Compression of FAST Corner Detection for Efficient Hardware Implementation.",
                    "IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs.",
                    "Resource Management for the Heterogeneous Arrays of Hardware Accelerators.",
                    "A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine.",
                    "Remote FPGA Lab with Interactive Control and Visualisation Interface.",
                    "Cryptographic Extension for Soft General-Purpose Processors with Secure Key Management.",
                    "Improving Security of SDDL Designs through Interleaved Placement on Xilinx FPGAs.",
                    "Compact CLEFIA Implementation on FPGAS.",
                    "Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug.",
                    "Speculative Debug Insertion for FPGAs.",
                    "Automated Resource-Aware Floorplanning of Reconfigurable Areas in Partially-Reconfigurable FPGA Systems.",
                    "On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry.",
                    "Reconfiguring Distributed Applications in FPGA Accelerated Cluster with Wireless Networking.",
                    "Optimizing an Open-Source Processor for FPGAs: A Case Study."
                ]
            }
        ]
    },
    {
        "year": "2010",
        "name": "20th FPL 2010",
        "info": "Milano, Italy",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2010",
                "sub_name": "International Conference on Field Programmable Logic and Applications, FPL 2010, August 31 2010 - September 2, 2010, Milano, Italy.",
                "count": 111,
                "papers": [
                    "An FPGA-based Transverse Multibunch Feedback System for Diamond Light Source.",
                    "Control Techniques for Coupling a Coarse-Grain Reconfigurable Array with a Generic RISC Core.",
                    "Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems.",
                    "A Scalable, High-Performance Motion Estimation Application for a Weakly-Programmable FPGA Architecture.",
                    "Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic.",
                    "An FPGA Based Hybrid Processor Emulation Platform.",
                    "Parallelizing Simulated Annealing-Based Placement Using GPGPU.",
                    "Efficiently Generating FPGA Configurations through a Stack Machine.",
                    "Optimization of Regular Expression Pattern Matching Circuit Using At-Most Two-Hot Encoding on FPGA.",
                    "A Reconfigurable System Based on a Parallel and Pipelined Solution for Regular Expression Matching.",
                    "Automation Framework for Large-Scale Regular Expression Matching on FPGA.",
                    "Real-Time Classification of Multimedia Traffic Using FPGA.",
                    "Parallel Hardware Implementation of Connected Component Tree Computation.",
                    "Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs.",
                    "FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers.",
                    "High-Performance Integer Factoring with Reconfigurable Devices.",
                    "Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA.",
                    "Advanced Multithreading Architecture with Hardware Based Scheduling.",
                    "Thermal Gradient Aware Clock Skew Scheduling for FPGAs.",
                    "A Reconfigurable Computing Scheduler Optimized for Multicore Systems.",
                    "An Interior Point Optimization Solver for Real Time Inter-frame Collision Detection: Exploring Resource-Accuracy-Platform Tradeoffs.",
                    "GPU Versus FPGA for High Productivity Computing.",
                    "Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs).",
                    "Breaking Elliptic Curve Cryptosystems Using Reconfigurable Hardware.",
                    "Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures.",
                    "Implementing Rainbow Tables in High-End FPGAs for Super-Fast Password Cracking.",
                    "Detecting Patterns in Various Size and Angle Using FPGA.",
                    "Real-Time Processing of Contrast Limited Adaptive Histogram Equalization on FPGA.",
                    "Evaluation of Fault-Mitigation Schemes for Fault-Tolerant Dynamic MPSoC.",
                    "Run-Time Reconfiguration for a Reconfigurable Algorithmic Trading Engine.",
                    "Sum of Absolute Difference Implementations for Image Processing on FPGAs.",
                    "Pixel Similarity Based Computation and Power Reduction Technique for H.264 Intra Prediction.",
                    "Exploiting Architectural Similarities and Mode Sequencing in Joint Cost Optimization of Multi-mode FIR Filters.",
                    "Secure Protocol Implementation for Remote Bitstream Update Preventing Replay Attacks on FPGA.",
                    "Online Routing Fault Detection for Reconfigurable NoC.",
                    "Self-Aware Adaptation in FPGA-based Systems.",
                    "Self-Test and Adaptation for Random Variations in Reliability.",
                    "Memory System for a Dynamically Adaptable Pixel Stream Architecture.",
                    "Test Compression for Dynamically Reconfigurable Processors.",
                    "A Reconfigurable Analog Processor Based on FPAA with Coarse-Grained, Heterogeneous Configurable Analog Blocks.",
                    "Customized Exposed Datapath Soft-Core Design Flow with Compiler Support.",
                    "A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.",
                    "Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers.",
                    "A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs.",
                    "Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration.",
                    "Erlang Inspired Hardware.",
                    "IP Based Configurable SIMD Massively Parallel SoC.",
                    "FPGA Based Engines for Genetic and Memetic Algorithms.",
                    "Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration.",
                    "Robust FPGA Design under Variations.",
                    "On Identifying Segments of Traces for Dynamic Compilation.",
                    "On Identifying Patterns in Code Repositories to Assist the Generation of Hardware Templates.",
                    "Software Managed Distributed Memories in MPPAs.",
                    "Design and Implementation of Real-Time Transactional Memory.",
                    "Rapid Application Development on Multi-processor Reconfigurable Systems.",
                    "Survey of New Trends in Industry for Programmable Hardware: FPGAs, MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation in FPGAs.",
                    "First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells.",
                    "COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization.",
                    "PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems.",
                    "Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains.",
                    "Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA.",
                    "A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs.",
                    "Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique.",
                    "Generation of Deterministic MCU/FPGA Hybrid Systems from UML Activities.",
                    "Real-Time Fault Detection and Diagnostics Using FPGA-based Architectures.",
                    "A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems.",
                    "NIFD: Non-intrusive FPGA Debugger -- Debugging FPGA 'Threads' for Rapid HW/SW Systems Prototyping.",
                    "Exploration of Short Reads Genome Mapping in Hardware.",
                    "Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options.",
                    "Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA.",
                    "High Density Asynchronous LUT Based on Non-volatile MRAM Technology.",
                    "Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays.",
                    "Design and FPGA Implementation of a 2nd Order Adaptive Delta Sigma Modulator with One Bit Quantization.",
                    "Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA.",
                    "FPGA Implementations of the Round Two SHA-3 Candidates.",
                    "ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing.",
                    "ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs.",
                    "Pipelined FPGA Adders.",
                    "Degradation Analysis and Mitigation in FPGAs.",
                    "A Karatsuba-Based Montgomery Multiplier.",
                    "Using Hard Macros to Reduce FPGA Compilation Time.",
                    "SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing.",
                    "Reconfigurable Systems for the Zuker and Predator Algorithms for Secondary Structure Prediction of Genetic Data.",
                    "LavA: An Open Platform for Rapid Prototyping of MPSoCs.",
                    "OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices.",
                    "Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA.",
                    "A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor.",
                    "A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation.",
                    "Early Prediction of Hardware Complexity in HLL-to-HDL Translation.",
                    "An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier.",
                    "Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation.",
                    "Accurate Time-to-Digital Converter Based on Xilinx's Digital Clock Managers.",
                    "Dynamically Reconfigurable Vision-Chip Architecture.",
                    "Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration.",
                    "FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns.",
                    "Reconfigurable Hardware for Power-over-Fiber Applications.",
                    "Efficient FPGA Resynthesis Using Precomputed LUT Structures.",
                    "Increasing Design Productivity through Core Reuse, Meta-data Encapsulation, and Synthesis.",
                    "Finding System-Level Information and Analyzing Its Correlation to FPGA Placement.",
                    "FPGA-accelerated Attractor Computation of Scale Free Gene Regulatory Networks.",
                    "A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis.",
                    "An FPGA-based High-Speed, Low-Latency Processing System for High-Energy Physics.",
                    "FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators.",
                    "Multiplicative Square Root Algorithms for FPGAs.",
                    "A Compact Transactional Memory Multiprocessor System on FPGA.",
                    "Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications.",
                    "General Purpose Computing with Reconfigurable Acceleration.",
                    "MalCoBox: Designing a 10 Gb/s Malware Collection Honeypot Using Reconfigurable Technology.",
                    "Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration.",
                    "Dynamic Reconfiguration Optimisation with Streaming Data Decompression.",
                    "Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video."
                ]
            }
        ]
    },
    {
        "year": "2009",
        "name": "19th FPL 2009",
        "info": "Prague, Czech Republic",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2009",
                "sub_name": "19th International Conference on Field Programmable Logic and Applications, FPL 2009, August 31 - September 2, 2009, Prague, Czech Republic.",
                "count": 141,
                "papers": [
                    "Customizable domain-specific computing.",
                    "In search of agile hardware.",
                    "The evolution of architecture exploration of programmable devices.",
                    "FPGA challenges and opportunities at 40nm and beyond.",
                    "Virtex-6 and Spartan-6, plus a look into the future.",
                    "MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link.",
                    "Hardware implementation of MPI_Barrier on an FPGA cluster.",
                    "Fast critical sections via thread scheduling for FPGA-based multithreaded processors.",
                    "A biophysically accurate floating point somatic neuroprocessor.",
                    "CNP: An FPGA-based processor for Convolutional Networks.",
                    "Noise impact of single-event upsets on an FPGA-based digital filter.",
                    "Compiler assisted runtime task scheduling on a reconfigurable computer.",
                    "Data parallel FPGA workloads: Software versus hardware.",
                    "Generating high-performance custom floating-point pipelines.",
                    "Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors.",
                    "Exploring reconfigurable architectures for explicit finite difference option pricing models.",
                    "Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming.",
                    "A runtime relocation based workflow for self dynamic reconfigurable systems design.",
                    "An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs.",
                    "FPGA partial reconfiguration via configuration scrubbing.",
                    "Improving logic density through synthesis-inspired architecture.",
                    "Clock gating architectures for FPGA power reduction.",
                    "Program-driven fine-grained power management for the reconfigurable mesh.",
                    "Performance comparison of FPGA, GPU and CPU in image processing.",
                    "Self-organizing multi-cue fusion for FPGA-based embedded imaging.",
                    "Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation.",
                    "An analytical model relating FPGA architecture and place and route runtime.",
                    "Replace: An incremental placement algorithm for field programmable gate arrays.",
                    "Optimal runtime reconfiguration strategies for systolic arrays.",
                    "A multi-FPGA architecture for stochastic Restricted Boltzmann Machines.",
                    "Comparing fine-grained performance on the Ambric MPPA against an FPGA.",
                    "Low power techniques for Motion Estimation hardware.",
                    "Coarse-grained dynamically reconfigurable architecture with flexible reliability.",
                    "A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support.",
                    "Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space.",
                    "Modeling post-techmapping and post-clustering FPGA circuit depth.",
                    "Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems.",
                    "An ASIC perspective on FPGA optimizations.",
                    "Recursion in reconfigurable computing: A survey of implementation approaches.",
                    "A comparison of FPGA and FPAA technologies for a signal processing application.",
                    "A radix-8 complex divider for FPGA implementation.",
                    "Exploiting fast carry-chains of FPGAs for designing compressor trees.",
                    "Large multipliers with fewer DSP blocks.",
                    "Area estimation and optimisation of FPGA routing fabrics.",
                    "In field, energy-performance tunable FPGA architectures.",
                    "Static versus scheduled interconnect in Coarse-Grained Reconfigurable Arrays.",
                    "A fast parallel matrix multiplication reconfigurable unit utilized in face recognitions systems.",
                    "Design space exploration of reconfigurable systems for calculating flying object's optimal noise reduction paths.",
                    "Real-time processing of local contrast enhancement on FPGA.",
                    "Enhancements to FPGA design methodology using streaming.",
                    "General methodology for mapping iterative approximation algorithms to adaptive dynamically partially reconfigurable systems.",
                    "Optimising designs by combining model-based and pattern-based transformations.",
                    "sFPGA2 - A scalable GALS FPGA architecture and design methodology.",
                    "Star-Wheels Network-on-Chip featuring a self-adaptive mixed topology and a synergy of a circuit - and a packet-switching communication protocol.",
                    "A new deadlock-free fault-tolerant routing algorithm for NoC interconnections.",
                    "Accelerating HMMER search using FPGA.",
                    "An accelerator for K-TH nearest neighbor thinning based on the IMORC infrastructure.",
                    "Efficient particle-pair filtering for acceleration of molecular dynamics simulation.",
                    "Implementation of a reconfigurable Fast Fourier Transform application to digital terrestrial television broadcasting.",
                    "Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes.",
                    "A highly scalable Restricted Boltzmann Machine FPGA implementation.",
                    "Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA.",
                    "Clock duplicity for high-precision timestamping in Gigabit Ethernet.",
                    "DPA resistance for light-weight implementations of cryptographic algorithms on FPGAs.",
                    "Increasing stability and distinguishability of the digital fingerprint in FPGAs through input word analysis.",
                    "Towards a unique FPGA-based identification circuit using process variations.",
                    "IP protection in Partially Reconfigurable FPGAs.",
                    "FPGA accelerating three QR decomposition algorithms in the unified pipelined framework.",
                    "FPGA-accelerated Information Retrieval: High-efficiency document filtering.",
                    "A toolset for the analysis and optimization of motion estimation algorithms and processors.",
                    "Acceleration of complex algorithms on a fast reconfigurable embedded system on Spartan-3.",
                    "Building heterogeneous reconfigurable systems using threads.",
                    "Reconfiguration-based time-to-digital converter for Virtex FPGAs.",
                    "An efficient reconfigurable architecture to implement dense stereo vision algorithm using high-level synthesis.",
                    "High speed fixed point dividers for FPGAs.",
                    "A self-reconfiguring architecture supporting multiple objective functions in genetic algorithms.",
                    "Automatic generation of FPGA hardware accelerators using a domain specific language.",
                    "A dynamically reconfigurable parallel pixel processing system.",
                    "An approach to system-wide fault tolerance for FPGAs.",
                    "A multi-layered XML schema and design tool for reusing and integrating FPGA IP.",
                    "Bitstream compression through frame removal and partial reconfiguration.",
                    "Operation scheduling for FPGA-based reconfigurable computers.",
                    "FPGA-accelerated retinal vessel-tree extraction.",
                    "Novel strategies for hardware acceleration of frequent itemset mining with the apriori algorithm.",
                    "Dynamic Polymorphic Reconfiguration for anti-tamper circuits.",
                    "Run-time Partial Reconfiguration speed investigation and architectural design space exploration.",
                    "Dynamic reconfigurable mixed-signal architecture for safety critical applications.",
                    "Using 3D integration technology to realize multi-context FPGAs.",
                    "Mems optically reconfigurable gate array.",
                    "Sharf: An FPGA-based customizable processor architecture.",
                    "Multigigabit network traffic processing.",
                    "Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs.",
                    "Fine Grain Partial Reconfiguration for energy saving in Dynamically Reconfigurable Processors.",
                    "A low cost reconfigurable soft processor for multimedia applications: Design synthesis and programming model.",
                    "Rapid design exploration framework for application-aware customization of soft core processors.",
                    "A novel states recovery technique for the TMR softcore processor.",
                    "Performance metrics for hybrid multi-tasking systems.",
                    "Cooperative multithreading in dynamically reconfigurable systems.",
                    "The educational processor Sweet-16.",
                    "Secure FPGA technologies and techniques.",
                    "FPGA supercomputing platforms: A survey.",
                    "A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs.",
                    "Run-time resource management in fault-tolerant network on reconfigurable chips.",
                    "Hot-Swapping architecture extension for mitigation of permanent functional unit faults.",
                    "SVM speaker verification system based on a low-cost FPGA.",
                    "An FPGA-based embedded wideband audio codec system.",
                    "Off-line placement of hardware tasks on FPGA.",
                    "Proteus: An architectural synthesis tool based on the stream programming paradigm.",
                    "Binary Synthesis with multiple memory banks targeting array references.",
                    "Mapping basic prefix computations to fast carry-chain structures.",
                    "FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic.",
                    "Compensating for variability in FPGAs by re-mapping and re-placement.",
                    "Synthesis of the SR programming language for complex FPGAs.",
                    "Exploiting synchronous placement for asynchronous circuits onto commercial FPGAs.",
                    "Using C-to-gates to program streaming image processing kernels efficiently on FPGAs.",
                    "An FPGA based verification platform for HyperTransport 3.x.",
                    "A virus scanning engine using a parallel finite-input memory machine and MPUs.",
                    "Tracking elephant flows in internet backbone traffic with an FPGA-based cache.",
                    "A reconfigurable FIR/FFT unit for wireless telecommunication systems.",
                    "Efficient AES S-boxes implementation for non-volatile FPGAs.",
                    "Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs.",
                    "Compact FPGA implementation of Camellia.",
                    "FPGA-based acceleration of neural network for ranking in web search engine with a streaming architecture.",
                    "An FPGA design for evaluating score function in protein energy calculation.",
                    "Emulating Spiking Neural Networks for edge detection on FPGA hardware.",
                    "A reconfigurable architecture for the Phylogenetic Likelihood Function.",
                    "Configuring area and performance: Empirical evaluation on an FPGA-based biochemical simulator.",
                    "A FPGA based coprocessor for gene finding using Interpolated Markov Model (IMM).",
                    "Enhanced gradient-based motion vector coprocessor.",
                    "Dynamic reconfiguration system for real-time video processing.",
                    "Numerically controlled oscillators using linear approximation.",
                    "Random numbers generation: Investigation of narrowtransitions suppression on FPGA.",
                    "Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators.",
                    "CREMA: A coarse-grain reconfigurable array with mapping adaptiveness.",
                    "High-level programming of coarse-grained reconfigurable architectures.",
                    "FPGA support for satellite computations of hyper spectral images.",
                    "Improving the memory footprint and runtime scalability of FPGA CAD algorithms.",
                    "Efficient techniques and methodologies for embedded system design usign free hardware and open standards.",
                    "Multi-terminal BDD synthesis and applications.",
                    "Soft errors in Flash-based FPGAs: Analysis methodologies and first results.",
                    "RISPP: A run-time adaptive reconfigurable embedded processor."
                ]
            }
        ]
    },
    {
        "year": "2008",
        "name": "18th FPL 2008",
        "info": "Heidelberg, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2008",
                "sub_name": "FPL 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008.",
                "count": 153,
                "papers": [
                    "FPGA: The future platform for transforming, transporting and computing data.",
                    "FPGAS in high energy physics experiments at CERN.",
                    "Searching for ET with FPGA'S.",
                    "Keynote: High performance computing based on FPGAS.",
                    "Increasing the level of abstraction in FPGA-based designs.",
                    "Modeling recursion data structures for FPGA-based implementation.",
                    "A portable abstraction layer for hardware threads.",
                    "Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems.",
                    "Three-stage pipeline implementation for SHA2 using data forwarding.",
                    "Chosen-message SPA attacks against FPGA-based RSA hardware implementations.",
                    "Exploring FPGA network on chip implementations across various application and network loads.",
                    "Reducing interconnection cost in coarse-grained dynamic computing through multistage network.",
                    "NOC architecture design for multi-cluster chips.",
                    "Fast and accurate resource estimation of RTL-based designs targeting FPGAS.",
                    "Fast toggle rate computation for FPGA circuits.",
                    "On-the-fly attestation of reconfigurable hardware.",
                    "How fast is an FPGA in image processing?",
                    "A scalable computing and memory architecture for variable block size motion estimation on Field-Programmable Gate Arrays.",
                    "Real-time image super resolution using an FPGA.",
                    "sFPGA - A scalable switch based FPGA architecture and design methodology.",
                    "FPGA family composition and effects of specialized blocks.",
                    "A variation-aware constant-order optimization scheme utilizing delay detectors to search for fastest paths on FPGAS.",
                    "No-break dynamic defragmentation of reconfigurable devices.",
                    "ReCoBus-Builder - A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS.",
                    "An efficient run-time router for connecting modules in FPGAS.",
                    "High-speed regular expression matching engine using multi-character NFA.",
                    "Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA.",
                    "Mining Association Rules with systolic trees.",
                    "A configurable and programmable motion estimation processor for the H.264 video codec.",
                    "A flexible and reliable embedded system for detector control in a high energy physics experiment.",
                    "Area optimization of cryptographic co-processors implemented in dual-rail with precharge positive logic.",
                    "Loop unrolling and shifting for reconfigurable architectures.",
                    "CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures.",
                    "Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework.",
                    "FPGA implementation of a flexible decoder for long LDPC codes.",
                    "Towards an \"early neural circuit simulator\": A FPGA implementation of processing in the rat whisker system.",
                    "Decimal multiplier on FPGA using embedded binary multipliers.",
                    "A computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor.",
                    "Application-adaptive reconfiguration of memory address shuffler for FPGA-embedded instruction-set processor.",
                    "Instruction buffer mode for multi-context Dynamically Reconfigurable Processors.",
                    "An analytical model describing the relationships between logic architecture and FPGA density.",
                    "Rapid estimation of power consumption for hybrid FPGAs.",
                    "A technique for minimizing power during FPGA placement.",
                    "Sampling from the exponential distribution using independent Bernoulli variates.",
                    "Enhancing security of ring oscillator-based trng implemented in FPGA.",
                    "Digital hilbert transformers for FPGA-based phase-locked loops.",
                    "Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip.",
                    "GICS: Generic interconnection system.",
                    "A link removal methodology for Networks-on-Chip on reconfigurable systems.",
                    "Mapping and scheduling with task clustering for heterogeneous computing systems.",
                    "Low-latency high-bandwidth HW/SW communication in a virtual memory environment.",
                    "ATCA-based computation platform for data acquisition and triggering in particle physics experiments.",
                    "An FPGA-based high-speed, low-latency trigger processor for high-energy physics.",
                    "Shared reconfigurable architectures for CMPS.",
                    "Power reduction techniques for Dynamically Reconfigurable Processor Arrays.",
                    "An integrated debugging environment for FPGA computing platforms.",
                    "Secure FPGA configuration architecture preventing system downgrade.",
                    "Bitstream compression techniques for Virtex 4 FPGAs.",
                    "FPGA acceleration of Monte-Carlo based credit derivative pricing.",
                    "FPGA acceleration of quasi-Monte Carlo in finance.",
                    "Acceleration of a production rigid molecule docking code.",
                    "Fine grain reconfigurable architectures.",
                    "Coarse-grained reconfiguration.",
                    "Application-specific reconfigurable processors.",
                    "Seamless design flow for reconfigurable systems.",
                    "Network processors.",
                    "Hyperreconfigurable architectures.",
                    "Floating point datapath synthesis for FPGAs.",
                    "Automatic generation of run-time parameterizable configurations.",
                    "Generation of partial FPGA configurations at run-time.",
                    "Novel FPGA based Haar classifier face detection algorithm acceleration.",
                    "An FPGA-based implementation of the MINRES algorithm.",
                    "Efficient FPGA mapping of Gilbert's algorithm for SVM training on large-scale classification problems.",
                    "Area and reconfiguration time minimization of the communication network in regular 2D reconfigurable architectures.",
                    "An symbolic decomposition of functions with multi-valued inputs and outputs for FPGA-based implementation.",
                    "Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers.",
                    "Reconfigurable hardware: The holy grail of matching performance with programming productivity.",
                    "Fault tolerant methods for reliability in FPGAs.",
                    "A non-volatile run-time FPGA using thermally assisted switching MRAMS.",
                    "The effect of sparse switch patterns on the area efficiency of multi-bit routing resources in field-programmable gate arrays.",
                    "An embedded dynamically self-reconfigurable Master-Slaves MPSoC architecture.",
                    "EMMA - A suggestion for an embedded multi-precision multiplier array for FPGAs.",
                    "The hardware application platform of the hartes project.",
                    "Scalable high performance computing on FPGA clusters using message passing.",
                    "FPGA interconnect design using logical effort.",
                    "An ILP formulation for architectural synthesis and application mapping on FPGA-based hybrid multi-processor SOC.",
                    "Operating system support for online partial dynamic reconfiguration management.",
                    "Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory.",
                    "Numerical function generators using bilinear interpolation.",
                    "A versatile hardware architecture for a CFAR detector based on a linear insertion sorter.",
                    "Polymorphic wavelet architectures using reconfigurable hardware.",
                    "Direct sigma-delta modulated signal processing in FPGA.",
                    "A lifting-based DWT and IDWT processor with multi-context configuration and normalization factor.",
                    "Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks.",
                    "A dedicated DMA logic addressing a time multiplexed memory to reduce the effects of the system bus bottleneck.",
                    "Customized Reconfigurable Interconnection Networks for multiple application SOCS.",
                    "New dimensions for multiprocessor architectures: Ondemand heterogeneity, infrastructure and performance through reconfigurability - the RAMPSoC approach.",
                    "CVC: The C to RTL compiler for callback-based verification model.",
                    "Performance optimization by track swapping on critical paths utilizing random variations for FPGAS.",
                    "SAT-based resource binding for reducing critical path delays.",
                    "BOUNCE, a new approach to measure sub-nanosecond time intervals.",
                    "Power efficient DSP datapath configuration methodology for FPGA.",
                    "IEEE802.16-2004 OFDM functions implementation on FPGAS with design exploration.",
                    "An FPGA architecture for the Pagerank eigenvector problem.",
                    "Reconfigurable cell architecture for multi-standard interleaving and deinterleaving in digital communication systems.",
                    "Separable implementation of the second order Volterra filter (SOVF) in Xilinx Virtex-E FPGA.",
                    "A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput.",
                    "Coarse-grain dynamically reconfigurable coprocessor for image processing in SOPC.",
                    "Exploring compact design on high throughput coarse grained reconfigurable architectures.",
                    "Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor.",
                    "A new methodology for debugging and validation of soft cores.",
                    "Convergence analysis of run-time distributed optimization on adaptive systems using game theory.",
                    "MacroMap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation.",
                    "Parallel hardware objects for dynamically partial reconfiguration.",
                    "File system access from reconfigurable FPGA hardware processes in BORPH.",
                    "Self-recofigurable embedded systems on Spartan-3.",
                    "An element-by-element preconditioned Conjugate Gradient solver of 3D tetrahedral finite elements on an FPGA coprocessor.",
                    "Creating unique identifiers on field programmable gate arrays using natural processing variations.",
                    "Design of a high speed pseudo-random bit sequence based time resolved single photon counter on FPGA.",
                    "A comparison of embedded reconfigurable video-processing architectures.",
                    "Interface and Reconfiguration Controller for a wireless MAC-oriented dynamically reconfigurable hardware co-processor.",
                    "Cluster architecture based on low cost reconfigurable hardware.",
                    "A high performance microprocessor with DSP extensions optimized for the Virtex-4 FPGA.",
                    "Comparing throughput and power consumption in both sequential and reconfigurable processors.",
                    "Data path driven waveform-like reconfiguration.",
                    "Active kernel monitoring to combat scheduler gaming in reconfigurable computing systems.",
                    "An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects.",
                    "A hardware compilation flow for instance-specific VLIW cores.",
                    "A reconfigurable accelerator for quantum computations.",
                    "High-performance fpga-based floating-point adder with three inputs.",
                    "A rate-based prefiltering approach to blast acceleration.",
                    "Enhancing ADC resolution through Field Programmable Analog Array dynamic reconfiguration.",
                    "Architecture and implementation of a Frame Aggregation Unit for optical frame-based switching.",
                    "A low overhead fault tolerant FPGA with new connection box.",
                    "An optimization method of DMA transfer for a general purpose reconfigurable machine.",
                    "Resource allocation algorithm and OpenMP extensions for parallel execution on a heterogeneous reconfigurable platform.",
                    "Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs.",
                    "A dynamic temperature control simulation system for FPGAs.",
                    "Practical implementation of a network-based stochastic biochemical simulation system on an FPGA.",
                    "Compiled hardware acceleration of Molecular Dynamics code.",
                    "Area optimization of bit parallel finite field multipliers with fast carry logic on FPGAS.",
                    "Enhancing COPACOBANA for advanced applications in cryptography and cryptanalysis.",
                    "Connected components analysis of streamed images.",
                    "On the design parameters of runtime reconfigurable systems.",
                    "Teaching FPGA system design via a remote laboratory facility.",
                    "Towards benchmarking energy efficiency of reconfigurable architectures.",
                    "FPGA interconnect sizing using extended logical effort model.",
                    "Bio-inspiration helps computers: A new machine.",
                    "Exploitation of dynamic and partial hardware reconfiguration for on-line power/performance optimization.",
                    "Thermal aware FPGA architectures and CAD.",
                    "Combating process variation on FPGAS with a precise at-speed delay measurement method.",
                    "Adaptive precision technique for genetic algorithms.",
                    "Reconfigurable many-cores with lean interconnect."
                ]
            }
        ]
    },
    {
        "year": "2007",
        "name": "17th FPL 2007",
        "info": "Amsterdam, The Netherlands",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2007",
                "sub_name": "FPL 2007, International Conference on Field Programmable Logic and Applications, Amsterdam, The Netherlands, 27-29 August 2007.",
                "count": 161,
                "papers": [
                    "The Intel Geneseo Project.",
                    "System-Level Design for FPGAs.",
                    "Adventures with a Reconfigurable Research Platform.",
                    "Redefining the FPGA for the Next Generation.",
                    "Design Space Exploration of the European Option Benchmark Using HyperStreams.",
                    "Accelerating a Medical 3D Brain MRI Analysis Algorithm using a High-Performance Reconfigurable Computer.",
                    "Soft-Hard 3D FD-TD Solver for Non Destructive Evaluation.",
                    "Array Synthesis in SystemC Hardware Compilation.",
                    "Floating-Point Trigonometric Functions for FPGAs.",
                    "A Method for Fast Hardware Specialization at run-time.",
                    "A Many-core Implementation based on the Reconfigurable Mesh Model.",
                    "An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems.",
                    "RAMP Blue: A Message-Passing Manycore System in FPGAs.",
                    "A Radio Astronomy Correlator Optimized for the XILINX VIRTEX-4 SX FPGA.",
                    "TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms.",
                    "Performance Modeling of 2D Cellular Automata on FPGA.",
                    "Bringing High-Performance Reconfigurable Computing to Exact Computations.",
                    "Applying Out-of-Core QR Decomposition Algorithms on FPGA-Based Systems.",
                    "Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA.",
                    "Supporting High Level Language Semantics Within Hardware Resident Threads.",
                    "Formal Modeling of Process Migration.",
                    "Dynamic Cache Switching in Reconfigurable Embedded Systems.",
                    "Improving Timing-Driven FPGA Packing With Physical Information.",
                    "Clock-Aware Placement for FPGAs.",
                    "Fast On-line Task Placement and Scheduling on Reconfigurable Devices.",
                    "A Hardware Algorithm for the Minimum p-Quasi Clique Cover Problem.",
                    "High speed tablation system using an FPGA designed for distribution tables of frequent DNA subsequences.",
                    "Discrete Event Simulation of Molecular Dynamics with Configurable Logic.",
                    "Pre-route Interconnect Capacitance and Power Estimation in FPGAs.",
                    "Exploiting Hardware and Software Low Power Techniques for Energy Efficient Co-scheduling in Dynamically Reconfigurable Systems.",
                    "A Power Estimation Model for an FPGA-based Softcore Processor.",
                    "A Software Defined Radio Application Utilizing Modern FPGAs and NoC Interconnects.",
                    "Intellectual Property Protection of HDL IP Cores Through Automated Sognature Hosting.",
                    "Physical Unclonable Functions, FPGAs and Public-Key Crypto for IP Protection.",
                    "Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications.",
                    "Embedded Programmable Logic Core Enhancements for System Bus Interfaces.",
                    "Improving Pipelined Soft Processors with Multithreading.",
                    "An area-efficient alternative to adaptive median filtering in FPGAs.",
                    "An Efficient Implementation of a 2D DWT on FPGA.",
                    "H.264/AVC In-Loop De-Blocking Filter Targeting a Dynamically Reconfigurable Instruction Cell Based Architecture.",
                    "On the feasibility of early routing capacitance estimation for FPGAs.",
                    "Power Reduction in Network Equipment through Adaptive Partial Reconfiguration.",
                    "Adaptive Thermoregulation for Applications on Reconfigurable Devices.",
                    "FPGA Implementation of a Data-Driven Stochastic Biochemical Simulator with the Next Reaction Method.",
                    "GENDIV - A Hardware Algorithm for Intron and Exon String Detection in DNA Chains.",
                    "A Unified Streaming Architecture for Real Time Face Detection and Gender Classification.",
                    "Disjoint Pattern Enumeration for Custom Instructions Identification.",
                    "Fast and Accurate Interval-Based Timing Estimator for Variability-Aware FPGA Physical Synthesis Tools.",
                    "An Execution Model for Hardware/Software Compilation and its System-Level Realization.",
                    "Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices.",
                    "Layered Approach to Instrinsic Evolvable Hardware Using Direct Bistream Manipulation of VIRTEX II Pro Devices.",
                    "A generalized and unified SPFD-based rewiring technique.",
                    "Improving External Memory Access for Avalon Systems on Programmable Chips..",
                    "Time Predictable CPU and DMA Shared Memory Access.",
                    "Virtualization on the Tartan Reconfigurable Architecture.",
                    "A Design Methodology for Communication Infrastructures on Partially Reconfigurable FPGAs.",
                    "Efficient FPGA-based multipliers for F_3^97 and F_3^(6*97).",
                    "Efficient mapping of a Kalman filter into an FPGA using Taylor Expansion.",
                    "Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs.",
                    "L4: An FPGA-Based Accelerator for Detailed Maze Routing.",
                    "Improving Annealing Via Directed Moves.",
                    "artNoC - A Novel Multi-Functional Router Architecture for Organic Computing.",
                    "A Time-Triggered Network-on-Chip.",
                    "A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems.",
                    "Router Design for Application Specific Networks-on-Chip on Reconfigurable Systems.",
                    "The ANDRES Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems.",
                    "HARTES Toolchain Early Evaluation: Profiling, Compilation and HDL Generation.",
                    "MORPHEUS: Heterogeneous Reconfigurable Computing.",
                    "On-line Routing of Reconfigurable Functions for Future Self-Adaptive Systems - Investigations within the \u00c6THER Project.",
                    "Equivalence Verification of FPGA and Structured ASIC Implementations.",
                    "Statistical Generic And Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs.",
                    "Fault Models and Yield Analysis for QCA-based PLAs.",
                    "ReconOS: An RTOS supporting Hard- and Software Threads.",
                    "The Design of Multitasking Based Applications on Reconfigurable Instruction Cell Bsed Architectures.",
                    "Monte Carlo Logarithmic Number System for Model Predictive Control.",
                    "Dynamic Voltage Scaling in a FPGA-based System-on-Chip.",
                    "Multiplexer-based routing fabric for reconfigurable logic.",
                    "H.264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture.",
                    "Implementation on FPGA of a LUT-based atan(Y/X) operator suitable for Synchronization Algorithms.",
                    "Efficient Priority-Queue Data Structure for Hardware Implementation.",
                    "Compact AES-based Architecture for Symmetric Encryption, Hash Function, and Random Number Generation.",
                    "Design of a hardware accelerator for fingerprint alignment.",
                    "An FPGA Implementation of Multiple Sequence Alignment Based on Carrillo-Lipman Method.",
                    "An FPGA Solver for Very Large SAT Problems.",
                    "A Multi Objective GA based Physical Placement Algorithm for Heterogeneous Dynamically Reconfigurable Arrays.",
                    "Aggressive Loop Pipelining for Reconfigurable Architectures.",
                    "Comrade - A Compiler for Adaptive Computing Systems Using a Novel Fast Speculation Technique.",
                    "Self-Healing Circuits for Space-Applications.",
                    "Automatic Software Hardware Co-Design for Reconfigurable Computing Systems.",
                    "VPH - A Tool for Exploring Hybrid FPGAs.",
                    "Hybridthreads Compiler: Generation of Application Specific Hardware Thread Cores from C.",
                    "Wires On Demand: Run-Time Communication Synthesis for Reconfigurable Computing.",
                    "A Behavioral Synthesis Approach for Distributed Memory FPGA Architectures.",
                    "Mapping A VLIWxSIMD Processor on an FPGA: Scalability and Performance.",
                    "An Automatic Compilation Framework for Configurable Architectures.",
                    "A high throughput area time efficient pseudo uniform random number generator based on the TT800 algorithm.",
                    "Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System.",
                    "A Load/Store Unit for a Memcpy Hardware Accelerator.",
                    "Incremental Fault Emulation.",
                    "A novel motion estimation power reduction technique.",
                    "A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores.",
                    "A High Speed License Plate Recognition System on an FPGA.",
                    "REDEFINE: Architecture of a SoC Fabric for Runtime Composition of Computation Structures.",
                    "Implementation of a 2-D 8x8 IDCT on the Reconfigurable Montium Core.",
                    "A Reprogrammable and Scalable Multimedia Traffic Generator/Monitor on FPGA.",
                    "C++ based design flow for reconfigurable image processing systems.",
                    "A floating-point Extended Kalman Filter implementation for autonomous mobile robots.",
                    "Efficient External Memory Interface for Multi-processor Platforms Realized on FPGA Chips.",
                    "Hardware/Software Process Migration and RTL Simulation.",
                    "Implementation of a barotropic operator for ocean model simulation using a reconfigurable machine.",
                    "Evolutionary Search Applied to Reconfigurable Analogue Control.",
                    "Soft IP core implementation of recursive least squares filter using only multplicative and additive operators.",
                    "Characterizing Effective Memory Bandwidth of Designs with Concurrent High-Performance Computing Cores.",
                    "A Design Flow to Map Parallel Applications onto FPGAs.",
                    "A Hybrid Reconfigurable Cluster-on-Chip Architecture With Message Passing Interface For Image Processing Applications.",
                    "Novel Multi-Layer floorplanning for Heterogeneous FPGAs.",
                    "Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems.",
                    "Accelerating Microblaze Floating Point Operations.",
                    "Analysis of Kernel Effects on Optimisation Mismatch in Cache Reconfiguration.",
                    "High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs.",
                    "Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms.",
                    "RIC Fast Adder and its Set Tolerant Implementation in FPGAs.",
                    "Solving RC5 Challenges with Hardware -- a Distributed.net Perspective --.",
                    "High Level Abstraction Language as an Alternative to Embedded Processors for Internet Packet Processing in FPGA.",
                    "Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support.",
                    "AdaBoost Engine.",
                    "An FPGA Based Memory Efficient Shared Buffer Implementation.",
                    "Efficient Modeling and Floorplanning of Embedded-FPGA Fabric.",
                    "A New Scalable Hardware Architecture for RSA Algorithm.",
                    "Implementation of Low Frequency Finite State Machines Using the VIRTEX SRL16 Primitive.",
                    "Run-time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II-Pro.",
                    "Dynamic reconfiguration management based on a distributed object model.",
                    "Circuit Switched Run-Time Adaptive Network-on-Chip for Image Processing Applications.",
                    "An OCM based shared Memory controller for Virtex 4.",
                    "DWARV: DelftWorkBench Automated Reconfigurable VHDL Generator.",
                    "Accelerating tool path computing in CAD/CAM: A FPGA architecture for turning lathe machining..",
                    "Exploiting Analog and Digital Reconfiguration for Smart Sensor Interfacing.",
                    "SoPC architecture for a Key Point Detector.",
                    "A Pipeline Implementation of a Watershed Algorithm on FPGA.",
                    "FPGA Implementation of 64-bit Exponential Function for HPC.",
                    "A Graphical Model-Level Debugger for Heterogenous Reconfigurable Architectures.",
                    "A Run-time Reconfigurable Processor for Video Motion Estimation.",
                    "Confiuartion Management in the Context of Self Adapative Systems.",
                    "A Quantitative Prediction Model for Hardware/Software Partitioning.",
                    "Caching in Real-time Reconfiguration Port Scheduling.",
                    "Effective Automatic Memory Allocation Algorithm Based on Schedule Length in Cycles in a Novel C to FPGA Compiler.",
                    "Wirelength Prediction for FPGAs.",
                    "CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs.",
                    "System-level Modelling and Analysis of Embedded Reconfigurable Cores for Wireless Systems.",
                    "A resource optimized SoC Kit for FPGAs.",
                    "A Banded Smith-Waterman FPGA Accelerator for Mercury BLASTP.",
                    "Compression system for the phonocardiographic signal.",
                    "RLS Lattice Algorithm with Order Probability Evaluation as an Accelerator for the Microblaze Processor.",
                    "NoC Implementation in FPGA Using Torus Topology.",
                    "Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors.",
                    "FPGA based Sparse Matrix Vector Multiplication using Commodity DRAM Memory.",
                    "A Novel Event Based Simulation Algorithm for Sequential Digital Circuit Simulation.",
                    "Design Methodology and Trade-offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays.",
                    "An fpga based open source network-on-chip architecture.",
                    "FlowContext: Flexible Platform for Multigigabit Stateful Packet Processing.",
                    "A Combining technique of rate law functions for a cost-effective reconfigurable biological simulator."
                ]
            }
        ]
    },
    {
        "year": "2006",
        "name": "16th FPL 2006",
        "info": "Madrid, Spain",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2006",
                "sub_name": "Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006.",
                "count": 182,
                "papers": [
                    "FPGAs at 65NM and Beyond - Powerful New FPGAs Bring New Challenges.",
                    "Rapid System-on-a-Programmable-Chip Development and Hardware Acceleration Of ANSI C Functions.",
                    "Academia to IPO - A Modern Odyssey.",
                    "FPGA Architecture Design Methodology.",
                    "Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs.",
                    "Tutorial: 65 NM FPGAs, A Look Under the Hood Technology, Features, and Applications.",
                    "Improved Interpolation and System Integration for FPGA-Based Molecular Dynamics Simulations.",
                    "High Performance Scientific Computing Using FPGAs with IEEE Floating Point and Logarithmic Arithmetic for Lattice QCD.",
                    "Placement and Timing for FPGAs Considering Variations.",
                    "FPGA Performance Optimization Via Chipwise Placement Considering Process Variations.",
                    "Architecture Exploration and Tools for Pipelined Coarse-Grained Reconfigurable Arrays.",
                    "System Level Architecture Exploration for Reconfigurable Systems On Chip.",
                    "RAID 6 Hardware Acceleration.",
                    "Detection Module in a Complementary Set of Sequences-Based Pulse Compression System.",
                    "FPGA Implementation of a Ridge Extraction Fingerprint Algorithm Based on Microblaze and Hardware Coprocessor.",
                    "Activity Estimation for Field-Programmable Gate Arrays.",
                    "Power Implications of Implementing Logic Using FPGA Embedded Memory Arrays.",
                    "A Thermal Management and Profiling Method for Reconfigurable Hardware Applications.",
                    "Modular Partitioning for Incremental Compilation.",
                    "Comparing FPGAs to Graphics Accelerators and the Playstation 2 Using a Unified Source Description.",
                    "Compiling Higher-Order Polymorphic Hardware Descriptions Into Parametrised VHDL Libraries with Flexible Placement Information.",
                    "Fpga-Oriented Secure Data Path Design: Implementation of a Public Key Coprocessor.",
                    "FPGA Vendor Agnostic True Random Number Generator.",
                    "A Scalable Architecture for RSA Cryptography on Large FPGAs.",
                    "Applying Partial Reconfiguration to Networks-On-Chips.",
                    "On-FPGA Communication Architectures and Design Factors.",
                    "Energy Efficient Statistical On-Chip Communication Bus Synthesis for a Reconfigurable Architecture.",
                    "OSSS+R: Modelling and Simulating Self-Reconfigurable Systems.",
                    "A Simulation Platform for Reconfigurable Computing Research.",
                    "Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems.",
                    "FPGA-Accelerated Pre-Attentive Segmentation in Primary Visual Cortex.",
                    "An FPGA-Based Electronic Cochlea with Dual Fixed-Point Arithmetic.",
                    "Verification and FPGA Circuits of a Block-2 Fast Path-Based Predictor.",
                    "Multitasking Support for Dynamically Reconfig Urable Systems.",
                    "An FPGA Implementation of High Throughput Stochastic Simulator for Large-Scale Biochemical Systems.",
                    "Non-Uniform Random Number Generation Through Piecewise Linear Approximations.",
                    "Parsifal: A Generic and Configurable Fault Emulation Environment with Non-Classical Fault Models.",
                    "Fast Emulation of Permanent Faults in VLSI Systems.",
                    "Synthesis on FPAA of a Smart Sthetoscope Analog Subsystem.",
                    "The Entropy of FPGA Reconfiguration.",
                    "Adaptive FPGAs: High-Level Architecture and a Synthesis Method.",
                    "Multi-Bit Carry Chains for High-Performance Reconfigurable Fabrics.",
                    "Mapping Recursive Functions to Reconfigurable Hardware.",
                    "A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification.",
                    "Micro-Coded Datapaths: Populating the Space Between Finite State Machine and Processor.",
                    "An FPGA Solver for Large SAT Problems.",
                    "Software-Oriented Approach to Hardware-Software Co-Simulation for FPGA-Based Risc Extensible Processor.",
                    "Ray Tracing Hardware System Using Plane-Sphere Intersections.",
                    "Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips.",
                    "TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAs.",
                    "Archlog: High-Level Synthesis of Reconfigurable Multiprocessors for Logic Programming.",
                    "On Buffer Management Strategies for High Performance Computing with Reconfigurable Hardware.",
                    "Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support.",
                    "Executing Hardware as Parallel Software for Picoblaze Networks.",
                    "High-Performance and Parameterized Matrix Factorization on FPGAs.",
                    "On Reconfigurable Architectures for Efficient Matrix Inversion.",
                    "FPGA Based Acceleration of the Linpack Benchmark: A High Level Code Transformation Approach.",
                    "Memory Parallelism Using Custom Array Mapping to Heterogeneous Storage Structures.",
                    "Data Reuse Exploration for FPGA Based Platforms Applied to the Full Search Motion Estimation Algorithm.",
                    "Application-Specific Memory Interleaving for FPGA-Based Grid Computations: A General Design Technique.",
                    "Variable-Length Hashing for Exact Pattern Matching.",
                    "High Speed Document Clustering in Reconfigurable Hardware.",
                    "Regular Expression Software Deceleration for Intrusion Detection Systems.",
                    "FPGA Design Considerations in the Implementation of a Fixed-Throughput Sphere Decoder for MIMO Systems.",
                    "A Reconfigurable Viterbi Decoder for a Communication Platform.",
                    "Intelligent Parking System Design Using FPGA.",
                    "Adaptive Optics Real-Time Control Using FPGA.",
                    "Reconfiguration and Fine-Grained Redundancy for Fault Tolerance in FPGAs.",
                    "Fault Tolerant Reconfigurable Device Based on Autonomous-Repair Cells.",
                    "Defect-Tolerant FPGA Architecture Exploration.",
                    "Automation of IP Core Interface Generation for Reconfigurable Computing.",
                    "Identifying FPGA IP-Cores Based on Lookup Table Content Analysis.",
                    "IPP Watermarking Technique for IP Core Protection on FPL Devices.",
                    "Reliable GALS Implementation of MPEG-4 Encoder with Mixed Clock FIFO on Standard FPGA.",
                    "FPGA Design of A H.264/AVC Main Profile Decoder for HDTV.",
                    "Real-Time Video Pixel Matching.",
                    "Architectural Modifications to Improve Floating-Point Unit Efficiency in FPGAs.",
                    "A Novel Heuristic and Provable Bounds for Reconfigurable Architecture Design.",
                    "Optimal Simultaneous Scheduling, Binding and Routing for Processor-Like Reconfigurable Architectures.",
                    "Minimizing Communication Cost for Reconfigurable Slot Modules.",
                    "Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions.",
                    "A Layer Model for Systematically Designing Dynamically Reconfigurable Systems.",
                    "Efficient Realtime FPGA Implementation of the Trace Transform.",
                    "Implementation of a Parallel and Pipelined Watershed Algorithm on FPGA.",
                    "An FPGA Implementation of K-Means Clustering for Color Images Based on Kd-Tree.",
                    "A Context Dependent Clock Control Mechanism for Dynamically Reconfigurable Processors.",
                    "A Multi-Context Pipelined Array for Embedded Systems.",
                    "Configuration Scheduling for Conditional Branch Execution Onto Multi-Context Reconfigurable Architectures.",
                    "Actual-Delay Circuits on FPGA: Trading-Off Luts for Speed.",
                    "Multi-layer Floorplanning on a Sequence of Reconfigurable Designs.",
                    "Reducing the Space Complexity of Pipelined Routing Using Modified Range Encoding.",
                    "A Flexible Implementation of a Temporal Filter with Motion Compensation.",
                    "A Yield and Speed Enhancement Technique Using Reconfigurable Devices Against Within-Die Variations on the Nanometer Regime.",
                    "A Dynamic Reconfigurable Fabric for Platform SoCs.",
                    "FPGA Implementation of 3-D Thermal Model Simulator.",
                    "Secure Content Distribution System Based on Run-Time Partial Hardware Reconfiguration.",
                    "Using Reconfigurable HW for High Dimensional CAF Computation.",
                    "FPGA-Based Boundary-Scan Bist.",
                    "A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access.",
                    "Synthesis of Analog Filters on a Continuous-Time FPAA Using a Genetic Algorithm.",
                    "Prototyping a Globally Asynchronous Locally Synchronous Network-On-Chip on a Conventional FPGA Device Using Synchronous Design Tools.",
                    "FPGA Implementation of a Change-Driven Image Processing Architecture for Optical Flow Computation.",
                    "Reconfigurable Architectures for Curve-Based Cryptography on Embedded Micro-Controllers.",
                    "Fast Full-Search Block Matching Algorithm Motion Estimation Alternatives in FPGA.",
                    "High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs.",
                    "From Equation to VHDL: Using Rewriting Logic for Automated Function Generation.",
                    "A Congestion Driven Placement Algorithm for FPGA Synthesis.",
                    "An Implementation Technique of Multi-Cycled Arithmetic Functions For a Dynamically Reconfigurable Processor.",
                    "An FPGA-Based System on Chip for the Measurement of QCM Sensors Resolution.",
                    "FPGA Implementation of an Efficient Correlator for Complementary Sets of Sequences.",
                    "A Novel Partial Bitstream Merging Methodology Accelerating Xilinx Virtex-II FPGA Based RP System Setup.",
                    "An Efficient Fault Tolerance Scheme for Preventing Single Event Disruptions in Reconfigurable Architectures.",
                    "An FPGA Implementation of Pattern-Selective Pyramidal Image Fusion.",
                    "Towards Affective Level Video Applications: A Novel FPGA-Based Video Arousal Content Modeling System.",
                    "Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems.",
                    "Skin Color Detection for Real Time Mobile Applications.",
                    "Semi-Synthetic Circuit Generation Using Graph Monomorphism for Testing Incremental Placement and Incremental Routing Tools.",
                    "Implementation in Fpgas of Jacobi Method to Solve the Eigenvalue and Eigenvector Problem.",
                    "Design of a Field-Programmable Dual-Precision Floating-Point Arithmetic Unit.",
                    "A Generic Network-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation.",
                    "A Compiler Intermediate Representation for Reconfigurable Fabrics.",
                    "A Segmentation Model for Partial Run-Time Reconfiguration.",
                    "On Feasibility of FPGA Bitstream Compression During Placement and Routing.",
                    "Sizing of Processing Arrays for FPGA-Based Computation.",
                    "Implementation of Network Application Layer Parser for Multiple TCP/IP Flows in Reconfigurable Devices.",
                    "Design and Implementation of a Hardware Module for Equalisation in A 4G MIMO Receiver.",
                    "Multi Stream Cipher Architecture for Reconfigurable System-on-Chip.",
                    "Astra: An Advanced Space-Time Reconfigurable Architecture.",
                    "Self-Reconfigurable Pervasive Platform for Cryptographic Application.",
                    "A Reconfigurable Functional Unit for an Adaptive Dynamic Extensible Processor.",
                    "Shift-Or Circuit for Efficient Network Intrusion Detection Pattern Matching.",
                    "FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks.",
                    "Multi2 Router: A Novel Multi Local Port Router Architecture with Broadcast Facility for FPGA-Based Networks-on-Chip.",
                    "A Method of Generating Highly Efficient String Matching Circuit for Intrusion Detection.",
                    "A-B Nodes Classification for Power Estimation.",
                    "Area-Efficient Implementation of a Pulse-Mode Neuron Model.",
                    "Pre-Synthesis Area Estimation of Reconfigurable Streaming Accelerators.",
                    "Wire Segment Length and Switch Box Co-Optimization for FPGA Architectures.",
                    "An Alternative to Sequential Architectures to Improve the Processing Time of Passive Stereovision Algorithms.",
                    "DIMMnet-2: A Reconfigurable Board Connected Into a Memory Slot.",
                    "A Codesign Tool for High Level Systhesis of Vision Models on FPL.",
                    "On-Line Reconfigurable XGFT Network-on-Chip Designed for Improving the Fault-Tolerance and Manufacturability of the MPSoC Chips.",
                    "FPGA Implementation of High-Performance PHM / DPHM Schedulers.",
                    "Performance Evaluation of an Fpga-Based Biochemical Simulator ReCSip.",
                    "A High Speed, Low Memory FPGA Based LDPC Decoder Architecture for Quasi-Cyclic LDPC Codes.",
                    "Reconfigurable Systems Enabled by a Network-on-Chip.",
                    "Integrating the Electronics of the Control-Loops of the JPL/Boeing Gyroscope Within an Evolvable Hardware Architecture.",
                    "Execution Objects for Dynamically Reconfigurable FPGA Systems.",
                    "A Dynamically Reconfigurable Queue Scheduler.",
                    "General Digit Width Normal Basis Multipliers with Circular and Linear Structure.",
                    "FPGA Based Imaging Particle Detector Trigger System.",
                    "A Leak Resistant Architecture Against Side Channel Attacks.",
                    "Hthreads: A Computational Model for Reconfigurable Devices.",
                    "Efficient Cell Designs for Systolic Smith-Waterman Implementations.",
                    "FPGA Implementation and Power Modelling of the Fast Walsh Transform.",
                    "A Biologically Inspired FPGA Based Implementation of a Tactile Sensory System for Object Recognition and Texture Discrimination.",
                    "Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors.",
                    "High-Level Partitioning of Discrete Signal Transforms for Multi-FPGA Architectures.",
                    "Predictive Load Balancing for Interconnected FPGAs.",
                    "The Darpa Multiple Precision Arithmetic Benchmark on a Reconfigurable Computer.",
                    "A Reconfiguration Speed Adjustment Technique for ORGAs with a Holographic Memory.",
                    "Novel Methodologies for Performance & Power Efficient Reconfigurable Networks-on-Chip.",
                    "Placing Functionality in Fault-Tolerant Hardware/Software Reconfigurable Networks.",
                    "Investigating Trace Transform Architectures for Face Authentication.",
                    "Configware Design Space Exploration Using Rewriting Logic.",
                    "Dynamic Memory Sub-System for Reconfigurable Platforms.",
                    "A Novel FPGA Design Acceleration Methodology Supported by a Unique RP Platform for Fast and Easy System Develpoment.",
                    "Evaluation and Design of Processor-Like Reconfigurable Architectures.",
                    "Area Efficient Architecture for Large Scale Implementation of Biologically Plausible Spiking Neural Networks on Reconfigurable Hardware.",
                    "High-Level Power Optimization for Digital Signal Processing in Reconfigurable Logic.",
                    "A Dual Cache for Performance and Energy Aware Reconfigurable HW.",
                    "Partial Dynamic Reconfiguration: The Caronte Approach. A New Degree of Freedom in the HW/SW Codesign.",
                    "Can Graphics Processing Units be Used to Improve Video Processing Systems?",
                    "Architecture and CAD for FPGA Clock Networks.",
                    "Automated Conversion From Lut-Based FPGAs to LUT-Based MPGAs.",
                    "Development of IP Modules of Fuzzy Controllers for the Design of Embedded Systems on FPGAs.",
                    "High Speed High Fidelity Infrared Scene Simulation Using Reconfigurable Computing.",
                    "FPGA Based Architectures for H. 264/AVC Video Compression Standard.",
                    "Power Optimization Techniques for SRAM-Based FPGAs.",
                    "Power Reduction for FPGA Implementations : Design Optimisation and High Level Modelling.",
                    "An FPGA-Based Dynamically Reconfigurable Platform: From Concept to Realization.",
                    "A Framework for a Dynamically Reconfigurable System in a Parallel Multi-Tasking Environment."
                ]
            }
        ]
    },
    {
        "year": "2005",
        "name": "15th FPL 2005",
        "info": "Tampere, Finland",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2005",
                "sub_name": "Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005.",
                "count": 148,
                "papers": [
                    "CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools.",
                    "A Reconfigurable Instruction Memory Hierarchy for Embedded Systems.",
                    "Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor.",
                    "FPGA PLB Evaluation using Quantified Boolean Satisfiability.",
                    "FELIX: Using Rewriting-Logic for Generating Functionally Equivalent Implementations.",
                    "Post-Placement BDD-Based Decomposition for FPGAs.",
                    "Hashing + Memory = Low Cost, Exact Pattern Matching.",
                    "High-speed and Memory Efficient TCP Stream Scanning using FPGA.",
                    "Mutable Codesign for Embedded Protocol Processing.",
                    "Exploiting Pipelining to Tolerate Wire Delays in a Programmable-Reconfigurable Processor.",
                    "Applying the Small-World Network to Routing Structure of FPGAs.",
                    "MILP-based Placement and Routing for Dataflow Architecture.",
                    "Using DSP Blocks For ROM Replacement: A Novel Synthesis Flow.",
                    "An FPGA Solver for WSAT Algorithms.",
                    "An Efficient and Scalable Architecture for Neural Networks with Backpropagation Learning.",
                    "Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC.",
                    "A 11 GHz FPGA with Test Applications.",
                    "Custom Implementation of the Coarse-Grained Reconfigurable ADRES Architecture for Multimedia Purposes.",
                    "Power and Area Optimization for Multiple Restricted Multiplication.",
                    "Programmable Numerical Function Generators: Architectures and Synthesis Method.",
                    "Error Modelling of Dual FiXed-point Arithmetic and its Application in Field Programmable Logic.",
                    "Real-time Handel-C Based Implementation of DV Decoder.",
                    "Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems.",
                    "Novel FPGA-Based Implementation of Median and Weighted Median Filters for Image Processing.",
                    "A Dynamically Reconfigurable Bluetooth Base Band Unit.",
                    "DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices.",
                    "Measuring and Utilizing the Correlation Between Signal Connectivity and Signal Positioning for FPGAs Containing Multi-Bit Building Blocks.",
                    "Timing Aware Interconnect Prediction Models for FPGAs.",
                    "Multidimensional Dynamic Programming for Homology Search.",
                    "Real-time Generation of Three-Dimensional Motion Fields.",
                    "Evaluation of Ray Casting on Processor-Like Reconfigurable Architectures.",
                    "A Flexible Circuit-Switched NOC for FPGA-Based Systems.",
                    "Energy-Efficient NoC for Best-Effort Communication.",
                    "Fault-Tolerant XGFT Network-On-Chip for Multi-Processor System-on-Chip Circuits.",
                    "Modular Partial Reconfiguration in Virtex FPGAs.",
                    "Configuration Merging for Adaptive Computer Applications.",
                    "Context Saving and Restoring for Multitasking in Reconfigurable Systems.",
                    "An FPGA Application with High Speed Serial Transceiver Running at Sub-nominal Rate.",
                    "FPGA-based implementation and comparison of recursive and iterative algorithms.",
                    "Configurable Hardware/Software Architecture for Data Acquisition: Implementation on FPGA.",
                    "Defect Tolerance in Multiple-FPGA Systems.",
                    "Defect-Tolerant FPGA Switch Block and Connection Block with Fine-Grain Redundancy for Yield Enhancement.",
                    "Heterogeneity Exploration for Multiple 2D Filter Designs.",
                    "Highly Automated FPGA Synthesis of Application-Specific Protocol Processors.",
                    "Ziggurat-based Hardware Gaussian Random Number Generator.",
                    "Snow 2.0 IP Core for Trusted Hardware.",
                    "A Novel Asynchronous FPGA Architecture Design and Its Performance Evaluation.",
                    "A Programmable Logic Architecture for Prototyping Clockless Circuits.",
                    "GALS systems prototyping using multiclock FPGAs and asynchronous network-on-chips.",
                    "A Verilog RTL Synthesis Tool for Heterogeneous FPGAs.",
                    "Compilation and Management of Phase-Optimized Reconfigurable Systems.",
                    "Trident: An FPGA Compiler Framework for Floating-Point Algorithms.",
                    "FPGA-Accelerated Reconstruction of Gene Regulatory Networks.",
                    "Programmable and Reconfigurable Hardware Architectures for the Rapid Prototyping of Cellular Automata.",
                    "A Hardware-in-the-Loop System to Evaluate the Performance of Small-World Cellular Automata.",
                    "An Analytical Approach to Generation and Exploration of Reconfigurable Architectures.",
                    "An I/O mechanism on a Dynamically Reconfigurable Processor - Which should be moved: Data or Configuration?",
                    "Cluster Architecture for Reconfigurable Signal Processing Engine for Wireless Communication.",
                    "Communication Synthesis in a multiprocessor environment.",
                    "PGR: A Software Package for Reconfigurable Super-Computing.",
                    "On-Chip Communication Topology Synthesis for a Shared Memory Architecture.",
                    "A Parallel MPEG-4 Encoder for FPGA Based Multiprocessor SoC.",
                    "Configurable hardware implementation of a conceptual decoder for a real-time MPEG-2 analysis.",
                    "Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs.",
                    "An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation.",
                    "On the Reliability Evaluation of SRAM-Based FPGA Designs.",
                    "Yield modelling and Yield Enhancement for FPGAs using Fault Tolerance Schemes.",
                    "Fast FPGA Placement using Space-filling Curve.",
                    "Hierarchical Placement for Large-scale FPAA.",
                    "Architecture-Adaptive Routability-Driven Placement for FPGAs.",
                    "Generalizing Square Attack using Side-Channels of an AES Implementation on an FPGA.",
                    "Real-Time Feature Extraction for High Speed Networks.",
                    "Bitwise Optimised CAM for Network Intrusion Detection Systems.",
                    "High Speed / Low Power Architectures for the Finite Radon Transform.",
                    "Towards a Reconfigurable Tracking System.",
                    "High Performance Stereo Computation Architecture.",
                    "An Emulation Model for Sequential ATPG-Based Bounded Model Checking.",
                    "Accelerating Molecular Dynamics Simulations With Configurable Circuits.",
                    "A Low-Cost Scalable Pipelined Reconfigurable Architecture for Simulation of Digital Circuits.",
                    "An FPGA-based Soft Multiprocessor System for IPv4 Packet Forwarding.",
                    "Snort Offloader: A Reconfigurable Hardware NIDS Filter.",
                    "HAIL: A Hardware-Accelerated Algorithm for Language Identification.",
                    "A Run-Time Reconfigurable Hardware Infrastructure for IP-Core Evaluation and Test.",
                    "A High Performance Hardware Architecture for an SAD Reuse based Hierarchical Motion Estimation Algorithm for H.264 Video Coding.",
                    "Statistical Power Estimation for FPGA.",
                    "CPU-independent Assembler in an FPGA.",
                    "Design and Test Methodology for a Reconfigurable PEM Data Acquisition Electronics System.",
                    "Dynamic Reconfiguration with hardwired Networks-on-Chip on future FPGAs.",
                    "Efficient Embedded FPL Resource Usage for RNS-based Polyphase DWT Filter Banks.",
                    "Efficient FPGA Implementation of CORDIC Algorithm for Circular and Linear Coordinates.",
                    "Efficient Hardware Architectures for Modular Multiplication on FPGAs.",
                    "Energy Management in Battery-Powered Sensor Networks with Reconfigurable Computing Nodes.",
                    "FPGA Implementation of an Area-Time Efficient FIR Filter Core Using a Self-Clocked Approach.",
                    "Optimization of Start-Up Time and Quiescent Power Consumption of FPGAs.",
                    "QPF: Efficient Quadratic Placement for FPGAs.",
                    "Safe PLD-based Programmable Controllers.",
                    "Performance and Energy Analysis of Task-Level Graph Transformation Techniques for Dynamically Reconfigurable Architectures.",
                    "A Heuristic Approach to Schedule Periodic Real-Time Tasks on Reconfigurable Hardware.",
                    "A Framework for ODE-Based Multimodel Biochemical Simulations on an FPGA.",
                    "Area-Efficient 2-D Shift-Variant Convolvers for FPGA-based Digital Image Processing.",
                    "Design and FPGA Implementation of an Embedded Real-Time Biologically Plausible Spiking Neural Network Processor.",
                    "Evaluation Strategies for Coarse Grained Reconfigurable Architectures.",
                    "Figaro - An Automatic Tool Flow for Designs with Dynamic Reconfiguration.",
                    "FPGA Implementation of a GF(24M) Multiplier for use in Pairing Based Cryptosystems.",
                    "FPGA's Middleware for Software Defined Radio Applications.",
                    "Implementation of Ranking Filters on General Purpose and Reconfigurable Architecture Based on High Density FPGA Devices.",
                    "Integration of a NoC-Based Multimedia Processing Platform.",
                    "LAMP: A Tool Suite for Families of FPGA-Based Application Accelerators.",
                    "Low Power Domain-Specific Reconfigurable Array for Discrete Wavelet Transforms Targeting Multimedia Applications.",
                    "Mapping an H.264/AVC Decoder onto the ADRES Reconfigurable Architecture.",
                    "Parameterized Logic Power Consumption Models for FPGA based Systems.",
                    "Performance Improvements using Coarse-Grain Reconfigurable Logic in Embedded SoCs.",
                    "A Configuration Memory Architecture for Fast Run-Time-Reconfiguration of FPGAs.",
                    "A Novel Toolset for the Development of FPGA-like Reconfigurable Logic.",
                    "A Reconfigurable Perfect-Hashing Scheme for Packet Inspection.",
                    "An Efficient Approach to Hide the Run-Time Reconfiguration from SW Applications.",
                    "An FPGA Network Architecture for Accelerating 3DES - CBC.",
                    "An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform.",
                    "Coping With Uncertainty in FPGA Architecture Design.",
                    "Efficient Scheduling of Rate Law Functions for ODE-Based Multimodel Biochemical Simulation on an FPGA.",
                    "Finite Field Division Implementation.",
                    "FPGA-Aware Garbage Collection in Java.",
                    "High-Throughput Reconfigurable Computing: A Design Study of an IDEA Encryption Cryptosystem on the SRC-6e Reconfigurable Computer.",
                    "Magnetic remanent memory structures for dynamically reconfigurable fine grain FPGA.",
                    "Mullet - A Parallel Multiplier Generator.",
                    "NetFlow Probe Intended for High-Speed Networks.",
                    "Performance Tuning of Iterative Algorithms in Signal Processing.",
                    "Run-Time Scheduling for Random Multi-Tasking in Reconfigurable Coprocessors.",
                    "A Low-Energy FPGA: Architecture Design and Software-Supported Design Flow.",
                    "A Power-Performance Scalable FPGA Using Configurable Voltage Domains and Design Mapping Tool.",
                    "An Approach to Scalable Molecular Dynamics Simulation Using Supercomputing Adaptive Processing Elements.",
                    "Computer Arithmetic Synthesis Technologies on Reconfigurable Platforms.",
                    "Dual FiXed-point : An Efficient Alternative to Floating-point Computation for DSP applications.",
                    "Efficient Execution on Reconfigurable Devices Using Concepts of Pipelining.",
                    "Exploration of Heterogeneous Reconfigurable Architectures.",
                    "FPGA Finite-Difference Time-Domain solver for thermal simulation.",
                    "FPGA Implementation of an Augmented Reality Application for Visually Impaired People.",
                    "FPGA Interconnect Fault tolerance.",
                    "Hardware Emulation of a Network on Chip Architecture based on a Clockwork Routed Manhattan Street Network.",
                    "Instruction Set Extension Using Microblaze Processor.",
                    "Leveraging Reconfigurability in the Design Process.",
                    "MechanoProcessor: Modelling the Rodent Whisker Sensory System using FPGA.",
                    "Next Generation Architectures and CAD for Power Aware Programmable Fabrics.",
                    "PAHLS: Towards Run-Time Synthesis for FPGAs.",
                    "Reconfigurable Architectures for Real-Time Network Anomaly Detection.",
                    "Requested-QoS Driven Runtime Reconfiguration of Mobile Devices.",
                    "Design of a Dynamic Reconfigurable Multi-Grained Hardware Architecture with Adaptive Runtime Routing.",
                    "Testing Superscalar Processors in Functional Mode."
                ]
            }
        ]
    },
    {
        "year": "2004",
        "name": "14th FPL 2004",
        "info": "Leuven, Belgium",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2004",
                "sub_name": "Field Programmable Logic and Application, 14th International Conference , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings.",
                "count": 177,
                "papers": [
                    "FPGAs and the Era of Field Programmability.",
                    "Reconfigurable Systems Emerge.",
                    "System-Level Design Tools Can Provide Low Cost Solutions in FPGAs: TRUE or FALSE?",
                    "Hardware Accelerated Novel Protein Identification.",
                    "Large Scale Protein Sequence Alignment Using FPGA Reprogrammable Logic Devices.",
                    "A Key Management Architecture for Securing Off-Chip Data Transfers.",
                    "FPGA Implementation of Biometric Authentication System Based on Hand Geometry.",
                    "SoftSONIC: A Customisable Modular Platform for Video Applications.",
                    "Deploying Hardware Platforms for SoC Validation: An Industrial Case Study.",
                    "Algorithms and Architectures for Use in FPGA Implementations of Identity Based Encryption Schemes.",
                    "Power Analysis Attacks Against FPGA Implementations of the DES.",
                    "Monte Carlo Radiative Heat Transfer Simulation on a Reconfigurable Computer.",
                    "Stochastic Simulation for Biochemical Reactions on FPGA.",
                    "Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures.",
                    "Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine.",
                    "Improving FPGA Performance and Area Using an Adaptive Logic Module.",
                    "A Dual-VDD Low Power FPGA Architecture.",
                    "Simultaneous Timing Driven Clustering and Placement for FPGAs.",
                    "Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis.",
                    "Compact Buffered Routing Architecture.",
                    "On Optimal Irregular Switch Box Designs.",
                    "Dual Fixed-Point: An Efficient Alternative to Floating-Point Computation.",
                    "Comparative Study of SRT-Dividers in FPGA.",
                    "Second Order Function Approximation Using a Single Multiplication on FPGAs.",
                    "Efficient Modular Division Implementation: ECC over GF(p) Affine Coordinates Application.",
                    "A Low Fragmentation Heuristic for Task Placement in 2D RTR HW Management.",
                    "The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures.",
                    "A High-Density Optically Reconfigurable Gate Array Using Dynamic Method.",
                    "Evolvable Hardware for Signal Separation and Noise Cancellation Using Analog Reconfigurable Device.",
                    "Implementing High-Speed Double-Data Rate (DDR) SDRAM Controllers on FPGA.",
                    "Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays.",
                    "A Modular System for FPGA-Based TCP Flow Processing in High-Speed Networks.",
                    "Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs.",
                    "BIST Based Interconnect Fault Location for FPGAs.",
                    "FPGAs BIST Evaluation.",
                    "Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor.",
                    "Evaluating Fault Emulation on FPGA.",
                    "Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs.",
                    "Multiple Restricted Multiplication.",
                    "Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices.",
                    "A Steerable Complex Wavelet Construction and Its Implementation on FPGA.",
                    "Programmable Logic Has More Computational Power than Fixed Logic.",
                    "JHDLBits: The Merging of Two Worlds.",
                    "A System Level Resource Estimation Tool for FPGAs.",
                    "The PowerPC Backend Molen Compiler.",
                    "An Integrated Online Scheduling and Placement Methodology.",
                    "On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities.",
                    "Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor - An Approach to Tough Cases.",
                    "Throughput and Reconfiguration Time Trade-Offs: From Static to Dynamic Reconfiguration in Dedicated Image Filters.",
                    "Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems.",
                    "Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2.",
                    "Three-Dimensional Dynamic Programming for Homology Search.",
                    "An Instance-Specific Hardware Algorithm for Finding a Maximum Clique.",
                    "IP Generation for an FPGA-Based Audio DAC Sigma-Delta Converter.",
                    "Automatic Creation of Reconfigurable PALs/PLAs for SoC.",
                    "A Key Agile 17.4 Gbit/sec Camellia Implementation.",
                    "High Performance True Random Number Generator in Altera Stratix FPLDs.",
                    "A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays.",
                    "Exploring Area/Delay Tradeoffs in an AES FPGA Implementation.",
                    "Reconfigurable Instruction Set Extension for Enabling ECC on an 8-Bit Processor.",
                    "Dynamic Prefetching in the Virtual Memory Window of Portable Reconfigurable Coprocessors.",
                    "Storage Allocation for Diverse FPGA Memory Specifications.",
                    "Real Time Optical Flow Processing System.",
                    "Methods and Tools for High-Resolution Imaging.",
                    "Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation.",
                    "A Reconfigurable Recurrent Bitonic Sorting Network for Concurrently Accessible Data.",
                    "A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems.",
                    "An Efficient Battery-Aware Task Scheduling Methodology for Portable RC Platforms.",
                    "HW/SW Co-design by Automatic Embedding of Complex IP Cores.",
                    "Increasing Pipelined IP Core Utilization in Process Networks Using Exploration.",
                    "Distribution of Bitstream-Level IP Cores for Functional Evaluation Using FPGAs.",
                    "SOC and RTOS: Managing IPs and Tasks Communications.",
                    "The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays.",
                    "A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms.",
                    "Power-Driven Design Partitioning.",
                    "Power Consumption Reduction Through Dynamic Reconfiguration.",
                    "The XPP Architecture and Its Co-simulation Within the Simulink Environment.",
                    "An FPGA Based Coprocessor for the Classification of Tissue Patterns in Prostatic Cancer.",
                    "Increasing ILP of RISC Microprocessors Through Control-Flow Based Reconfiguration.",
                    "Using of FPGA Coprocessor for Improving the Execution Speed of the Pattern Recognition Algorithm for ATLAS - High Energy Physics Experiment.",
                    "Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs.",
                    "SystemC for the Design and Modeling of Programmable Systems.",
                    "An Evolvable Hardware Tutorial.",
                    "A Runtime Environment for Reconfigurable Hardware Operating Systems.",
                    "A Dynamically Reconfigurable Asynchronous FPGA Architecture.",
                    "Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures.",
                    "Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices.",
                    "Optimizing the Performance of the Simulated Annealing Based Placement Algorithms for Island-Style FPGAs.",
                    "Automating the Layout of Reconfigurable Subsystems via Template Reduction.",
                    "FPGA Acceleration of Rigid Molecule Interactions.",
                    "Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path.",
                    "Exploring Potential Benefits of 3D FPGA Integration.",
                    "System-Level Modeling of Dynamically Reconfigurable Co-processors.",
                    "A Development Support System for Applications That Use Dynamically Reconfigurable Hardware.",
                    "Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures.",
                    "Analysis of a Hybrid Interconnect Architecture for Dynamically Reconfigurable FPGAs.",
                    "Mapping Basic Recursive Structures to Runtime Reconfigurable Hardware.",
                    "Implementation of the Extended Euclidean Algorithm for the Tate Pairing on FPGA.",
                    "Java Technology in an FPGA.",
                    "Hardware/Software Implementation of FPGA-Targeted Matrix-Oriented SAT Solvers.",
                    "The Chess Monster Hydra.",
                    "FPGA-Efficient Hybrid LUT/CORDIC Architecture.",
                    "A Multiplexer-Based Concept for Reconfigurable Multiplier Arrays.",
                    "Design and Implementation of a CFAR Processor for Target Detection.",
                    "A Parallel FFT Architecture for FPGAs.",
                    "FPGA Custom DSP for ECG Signal Analysis and Compression.",
                    "FPGA Implementation of Adaptive Multiuser Detector for DS-CDMA Systems.",
                    "Simulation Platform for Architectural Verification and Performance Analysis in Core-Based SoC Design.",
                    "A Low Power FPAA for Wide Band Applications.",
                    "Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs.",
                    "Real-Time Computation of the Generalized Hough Transform.",
                    "Minimum Sum of Absolute Differences Implementation in a Single FPGA Device.",
                    "Design and Efficient FPGA Implementation of an RGB to YCrCb Color Space Converter Using Distributed Arithmetic.",
                    "High Throughput Serpent Encryption Implementation.",
                    "Implementation of Elliptic Curve Cryptosystems over GF(2n) in Optimal Normal Basis on a Reconfigurable Computer.",
                    "Wavelet-Based Image Compression on the Reconfigurable Computer ACE-V.",
                    "A Reconfigurable Communication Processor Compatible with Different Industrial Fieldbuses.",
                    "Multithreading in a Hyper-programmable Platform for Networked Systems.",
                    "An Environment for Exploring Data-Driven Architectures.",
                    "FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T.",
                    "A Dynamic NoC Approach for Communication in Reconfigurable Devices.",
                    "Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems.",
                    "FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications.",
                    "A Structured Methodology for System-on-an-FPGA Design.",
                    "Secure Logic Synthesis.",
                    "Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic Insertion.",
                    "The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead.",
                    "Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory.",
                    "FPGA Implementation of a Neuromimetic Cochlea for a Bionic Bat Head.",
                    "FPGA-Based Computation for Maximum Likelihood Phylogenetic Tree Evaluation.",
                    "Processing Repetitive Sequence Structures with Mismatches at Streaming Rate.",
                    "Artificial Neural Networks Processor - A Hardware Implementation Using a FPGA.",
                    "FPGA Implementation of the Ridge Line Following Fingerprint Algorithm.",
                    "A Dynamically Reconfigurable Function-Unit for Error Detection and Correction in Mobile Terminals.",
                    "Flow Monitoring in High-Speed Networks with 2D Hash Tables.",
                    "A VHDL Generator for Elliptic Curve Cryptography.",
                    "FPGA-Based Parallel Comparison of Run-Length-Encoded Strings.",
                    "Real Environments Image Labelling Based on Reconfigurable Architectures.",
                    "Object Oriented Programming Paradigms for the VHDL.",
                    "Using Reconfigurable Hardware Through Web Services in Distributed Applications.",
                    "Data Reuse in Configurable Architectures with RAM Blocks: Extended Abstract.",
                    "A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development.",
                    "AAA and SynDEx-Ic: A Methodology and a Software Framework for the Implementation of Real-Time Applications onto Reconfigurable Circuits.",
                    "A Self-Reconfiguration Framework for Multiprocessor CSoPCs.",
                    "A Virtual File System for Dynamically Reconfigurable FPGAs.",
                    "Virtualizing the Dimensions of a Coarse-Grained Reconfigurable Array.",
                    "Design and Implementation of the Memory Scheduler for the PC-Based Router.",
                    "Analog Signal Processing Reconfiguration for Systems-on-Chip Using a Fixed Analog Cell Approach.",
                    "Intellectual Property Protection for RNS Circuits on FPGAs.",
                    "FPGA Implementation of a Tool Breakage Detection Algorithm in CNC Milling Machines.",
                    "Implementation of a 3-D Switching Median Filtering Scheme with an Adaptive LUM-Based Noise Detector.",
                    "Using Logarithmic Arithmetic to Implement the Recursive Least Squares (QR) Algorithm in FPGA.",
                    "FPGA Implementation of a Vision-Based Motion Estimation Algorithm for an Underwater Robot.",
                    "Real-Time Detection of Moving Objects.",
                    "Real-Time Visual Motion Detection of Overtaking Cars for Driving Assistance Using FPGAs.",
                    "Versatile Imaging Architecture Based on a System on Chip.",
                    "A Hardware Implementation of a Content Based Image Retrieval Algorithm.",
                    "Optimization Algorithms for Dynamic Reconfigurable Embedded Systems p.",
                    "Low Power Reconfigurable Devices.",
                    "Code Re-ordering for a Class of Reconfigurable Microprocessors.",
                    "Design Space Exploration for Distributed Hardware Reconfigurable Systems.",
                    "TPR: Three-D Place and Route for FPGAs.",
                    "Implementing Graphics Shaders Using FPGAs.",
                    "Preemptive Hardware Task Management.",
                    "Automated Speculation and Parallelism in High Performance Network Applications.",
                    "Automated Mapping of Coarse-Grain Pipelined Applications to FPGA Systems.",
                    "A Specific Scheduling Flow for Dynamically Reconfigurable Hardware.",
                    "Design and Evaluation of an FPGA Architecture for Software Protection.",
                    "Scalable Defect Tolerance Beyond the SIA Roadmap.",
                    "Run-Time Reconfiguration Management for Adaptive High-Performance Computing Systems.",
                    "Optimized Field Programmable Gate Array Based Function Evaluation.",
                    "MemMap-pd: Performance Driven Technology Mapping Algorithm for FPGAs with Embedded Memory Blocks.",
                    "A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware.",
                    "On Computing Maximum Likelihood Phylogeny Using FPGA p.",
                    "Minimising Reconfiguration Overheads in Embedded Applications (Abstract).",
                    "Application Specific Small-Scale Reconfigurability.",
                    "Efficient FPGA-Based Security Kernels."
                ]
            }
        ]
    },
    {
        "year": "2003",
        "name": "13th FPL 2003",
        "info": "Lisbon, Portugal",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2003",
                "sub_name": "Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings.",
                "count": 146,
                "papers": [
                    "Reconfigurable Circuits Using Hybrid Hall Effect Devices.",
                    "Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory.",
                    "Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture.",
                    "Symbol Timing Synchronization in FPGA-Based Software Radios: Application to DVB-S.",
                    "An Algorithm Designer's Workbench for Platform FPGA's.",
                    "Prototyping for the Concurrent Development.",
                    "ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix.",
                    "Inter-processor Connection Reconfiguration Based on Dynamic Look-Ahead Control of Multiple Crossbar Switches.",
                    "Arbitrating Instructions in an pmu-Coded CCM.",
                    "How Secure Are FPGAs in Cryptographic Applications?",
                    "FPGA Implementations of the RC6 Block Cipher.",
                    "Very High Speed 17 Gbps SHACAL Encryption Architecture.",
                    "Track Placement: Orchestrating Routing Structures to Maximize Routability.",
                    "Quark Routing.",
                    "Global Routing for Lookup-Table Based FPGAs Using Genetic Algorithms.",
                    "Virtualizing Hardware with Multi-context Reconfigurable Arrays.",
                    "A Dynamically Adaptive Switching Fabric on a Multicontext Reconfigurable Device.",
                    "Reducing the Configuration Loading Time of a Coarse Grain Multicontext Reconfigurable Device.",
                    "Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES.",
                    "Using Partial Reconfiguration in Cryptographic Applications: An Implementation of the IDEA Algorithm.",
                    "An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers.",
                    "Data Processing System With Self-reconfigurable Architecture, for Low Cost, Low Power Applications.",
                    "Low Power Coarse-Grained Reconfigurable Instruction Set Processor.",
                    "Encoded-Low Swing Technique for Ultra Low Power Interconnect.",
                    "Building Run-Time Reconfigurable Systems from Tiles.",
                    "Exploiting Redundancy to Speedup Reconfiguration of an FPGA.",
                    "Run-Time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration.",
                    "Efficient Modular-Pipelined AES Implemenation in Counter Mode on ALTERA FPGA.",
                    "An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm.",
                    "Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core.",
                    "Performance and Area Modeling of Cmplete FPGA Designs in the Presence of Loop Transformations.",
                    "Branch Optimisation Techniques for Hardware Compilation.",
                    "A Model for Hardware Realization of Kernel Loops.",
                    "Programmable Asynchronous Pipeline Arrays.",
                    "Globally Asynchronous Locally Synchronous FPGA Architectures.",
                    "Case Study of a Functional Genomics Application.",
                    "A Smith-Waterman Systolic Cell.",
                    "Software Decelerators.",
                    "A Unified Codesign Run-Time Environment for the UltraSONIC Reconfigurable Computer.",
                    "Extra-dimensional Island-Style FPGAs.",
                    "Using Multiplexers for Control and Data in D-Fabrix.",
                    "Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics.",
                    "A Real-Time Visualization System for PIV.",
                    "A Real-Time Stereo Vision System with FPGA.",
                    "Synthesizing on a Reconfigurable Chip an Autonomous Robot Image Processing System.",
                    "Reconfigurable Hardware SAT Solvers: A Survey of Systems.",
                    "Fault Tolerances Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques.",
                    "Hardware Implementations of Real-Time Reconfigurable WSAT Variants.",
                    "Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements.",
                    "Time and Energy Efficient Matrix Factorization Using FPGAs.",
                    "Improving DSP Performance with a Small Amount of Field Programmable Logic.",
                    "Fully Parameterized Discrete Wavelet Packet Transform Architecture Oriented to FPGA.",
                    "An FPGA System for the High Speed Extraction, Normalization and Classification of Moment Descriptors.",
                    "Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs.",
                    "A Self-reconfiguring Platform.",
                    "Heuristics for Onine Scheduling Real-Time Tasks to Partially Reconfigurable Devices.",
                    "Run-Time Minimization of Reconfiguration Overhead in Dynamically Reconfigurable Systems.",
                    "Networks on Chip as Hardware Components of an OS for Reconfigurable Systems.",
                    "A Reconfigurable Platform for Real-Time Embedded Video Image Processing.",
                    "Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits.",
                    "HW-Driven Emulation with Automatic Interface Generation.",
                    "Implementation of HW$im - A Real-Time Configurable Cache Simulator.",
                    "The Bank Nth Chance Replacement Policy for FPGA-Based CAMs.",
                    "Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems.",
                    "A New Arithmetic Unit in GF(2m) for Reconfigurable Hardware Implementation.",
                    "A Dynamic Routing Algorithm for a Bio-inspired Reconfigurable Circuit.",
                    "An FPL Bioinspired Visual Encoding System to Stimulate Cortical Neurons in Real-Time.",
                    "Power Analysis of FPGAs: How Practical is the Attack?",
                    "A Power-Scalable Motion Estimation Architecture for Energy Constrained Applications.",
                    "A Novel Approach for Architectural Model Characterization. An Example through the Systolic Ring.",
                    "A Generic Architecture for Integrated Smart Transducers.",
                    "Customisable Core-Based Architectures for Real-Time Motion Estimation on FPGAs.",
                    "A High Speed Computation System for 3D FCHC Lattice Gas Model with FPGA.",
                    "Implementation of ReCSiP: A ReConfigurable Cell SImulation Platform.",
                    "On the Implementation of a Margolus Neighborhood Cellular Automata on FPGA.",
                    "Fast Modular Division for Application in ECC on Reconfigurable Logic.",
                    "Non-uniform Segmentation for Hardware Function Evaluation.",
                    "A Dual-Path Logarithmic Number System Addition/Subtraction Scheme for FPGA.",
                    "A Modular Reconfigurable Architecture for Efficient Fault Simulation in Digital Circuits.",
                    "Evaluation of Testability of Path Delay Faults for User-Configured Programmable Devices.",
                    "Fault Simulation Using Partially Reconfigurable Hardware.",
                    "Switch Level Fault Emulation.",
                    "An Extensible, System-On-Programmable-Chip, Content-Aware Internet Firewall.",
                    "IPsec-Protected Transport of HDTV over IP.",
                    "Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System.",
                    "Irregular Reconfigurable CAM Structures for Firewall Applications.",
                    "Compiling for the Molen Programming Paradigm.",
                    "Laura: Leiden Architecture Research and Exploration Tool.",
                    "Communication Costs Driven Design Space Exploration for Reconfigurable Architectures.",
                    "From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations.",
                    "Adaptive Real-Time Systems and the FPAA.",
                    "Challenges and Successes in Space Based Reconfigurable Computing.",
                    "Adaptive Processor: A Dynamically Reconfiguration Technology for Stream Processing.",
                    "Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns.",
                    "FPGAs for High Accuracy Clock Synchronization over Ethernet Networks.",
                    "Project of IPv6 Router with FPGA Hardware Accelerator.",
                    "A TCP/IP Based Multi-device Programming Circuit.",
                    "Design Flow for Efficient FPGA Reconfiguration.",
                    "High-Level Design Tools for FPGA-Based Combinatorial Accelerators.",
                    "Using System Generator to Design a Reconfigurable Video Encryption System.",
                    "MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping.",
                    "DIGIMOD: A Tool to Implement FPGA-Based Digital IF and Baseband Modems.",
                    "FPGA Implementation of a Maze Routing Accelerator.",
                    "Model Checking Reconfigurable Processor Configurations for Safety Properties.",
                    "A Statistical Analysis Tool for FPLD Architectures.",
                    "FPGA-Implementation of Signal Processing Algorithms for Video Based Industrial Safety Applications.",
                    "Configurable Hardware Architecture for Real-Time Window-Based Image Processing.",
                    "An FPGA-Based Image Connected Component Labeller.",
                    "FPGA Implementation of Adaptive Non-linear Predictors for Video Compression.",
                    "Reconfigurable Systems in Education.",
                    "Data Dependent Circuit Design: A Case Study.",
                    "Design of a Power Conscious, Customizable CDMA Receiver.",
                    "Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms.",
                    "A VHDL Library to Analyse Fault Tolerant Techniques.",
                    "Hardware Design with a Scripting Language.",
                    "Testable Clock Routing Architecture for Field Programmable Gate Arrays.",
                    "FPGA Implemenation of Multi-layer Perceptrons for Speech Recognition.",
                    "FPGA Based High Density Spiking Neural Network Array.",
                    "FPGA-Based Computation of Free-Form Deformations.",
                    "FPGA Implementations of Neural Networks - A Survey of a Decade of Progress.",
                    "FPGA-Based Hardware/Software CoDesign of an Expert System Shell.",
                    "Cluster-Driven Hardware/Software Partitioning and Scheduling Approach for a Reconfigurable Computer System.",
                    "Hardware-Software Codesign in Embedded Asymmetric Cryptographiy Application - A Case Study.",
                    "On-chip and Off-chip Real-Time Debugging for Remotely-Accessed Embedded Programmable Systems.",
                    "Fast Region Labeling on the Reconfigurable Platform ACE-V.",
                    "Modified Fuzzy C-Means Clustering Algorithm for Real-Time Applications.",
                    "Reconfigurable Hybrid Architecture for Web Applications.",
                    "FPGA Implementation of the Adpaptive Lattice Filter.",
                    "Specifying Control Logic for DSP Applications in FPGA.",
                    "FPGA Processor for Real-Time Optical Flow Computation.",
                    "A Data Acquisition Reconfigurable Coprocessor for Virtual Instrumentation Applications.",
                    "Evaluation and Run-Time Optimization of On-chip Communication Structures in Reconfigurable Architectures.",
                    "A Controlled Data-Path Allocation Model for Dynamic Run-Time Reconfiguration of FPGA Devices.",
                    "Architecture Template and Design Flow to Support Applications Parallelism on Reconfigurable Platforms.",
                    "Efficient Implementation of the Singular Value Decomposition on a Reconfigurable System.",
                    "A New Reconfigurable-Oriented Method for Canonical Basis Multiplication over a Class of Finite Fields GF(2m).",
                    "A Study on the Design of Floating-Point Functions in FPGAs.",
                    "Design and Implementation of RNS-Based Adaptive Filters.",
                    "Domain-Specific Reconfigurable Array for Distributed Arithmetic.",
                    "Design and Implementation of Priority Queuing Mechanism on FPGA Using Concurrent Periodic EFSMs and Parametric Model Checking.",
                    "Custom Tag Computation Circuit for a 10Gbps SCFQ Scheduler.",
                    "Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware.",
                    "Propose of a Hardware Implementation for Fingerprint Systems.",
                    "APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator.",
                    "Designing, Scheduling, and Allocating Flexible Arithmetic Components.",
                    "UNSHADES-1: An Advanced Tool for In-System Run-Time Hardware Debugging."
                ]
            }
        ]
    },
    {
        "year": "2002",
        "name": "12th FPL 2002",
        "info": "La Grande-Motte (Montpellier), France",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2002",
                "sub_name": "Field-Programmable Logic and Applications, Reconfigurable Computing Is Going Mainstream, 12th International Conference, FPL 2002, Montpellier, France, September 2-4, 2002, Proceedings.",
                "count": 135,
                "papers": [
                    "The Age of Adaptive Computing Is Here.",
                    "Disruptive Trends by Data-Stream-Based Computing.",
                    "Multithreading for Logic-Centric Systems.",
                    "Fast Prototyping with Co-operation of Simulation and Emulation.",
                    "How Fast Is Rapid FPGA-based Prototyping: Lessons and Challenges from the Digital TV Design Prototyping Project.",
                    "Implementing Asynchronous Circuits on LUT Based FPGAs.",
                    "A Technique for FPGA Synthesis Driven by Automatic Source Code Analysis and Transformations.",
                    "Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems.",
                    "iPACE-V1: A Portable Adaptive Computing Engine for Real Time Applications.",
                    "Field-Programmable Custom Computing Machines - A Taxonomy -.",
                    "Embedded Reconfigurable Logic Core for DSP Applications.",
                    "Efficient FPGA-based QPSK Demodulation Loops: Application to the DVB Standard.",
                    "FPGA QAM Demodulator Design.",
                    "Analytical Framework for Switch Block Design.",
                    "Modular, Fabric-Specific Synthesis for Programmable Architectures.",
                    "On Optimum Designs of Universal Switch Blocks.",
                    "Improved Functional Simulation of Dynamically Reconfigurable Logic.",
                    "Run-Time Reconfiguration to Check Temperature in Custom Computers: An Application of JBits Technology.",
                    "Dynamic Reconfiguration in Mobile Systems.",
                    "Using PARBIT to Implement Partial Run-Time Reconfigurable Systems.",
                    "Multiplier-less Realization of a Poly-phase Filter Using LUT-based FPGAs.",
                    "Speech Recognition on an FPGA Using Discrete and Continuous Hidden Markov Models.",
                    "FPGA Implementation of the Wavelet Packet Transform for High Speed Communications.",
                    "A Method for Implementing Bit-Serial Finite Impulse Response Digital Filters in FPGAs Using JBitsTM.",
                    "Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices.",
                    "Rapid and Reliable Routability Estimation for FPGAs.",
                    "Integrated Iterative Approach to FPGA Placement.",
                    "TDR: A Distributed-Memory Parallel Routing Algorithm for FPGAs.",
                    "High-Level Partitioning of Digital Systems Based on Dynamically Reconfigurable Devices.",
                    "High Speed Homology Search Using Run-Time Reconfiguration.",
                    "Partially Reconfigurable Cores for Xilinx Virtex.",
                    "On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs.",
                    "A Flexible Power Model for FPGAs.",
                    "A Clocking Technique with Power Savings in Virtex-Based Pipelined Designs.",
                    "Energy Evaluation on a Reconfigurable, Multimedia-Oriented Wireless Sensor.",
                    "A Tool for Activity Estimation in FPGAs.",
                    "FSM Decomposition for Low Power in FPGA.",
                    "Hybrid Routing for FPGAs by Integrating Boolean Satisfiability with Geometric Search.",
                    "A Prolog-Based Hardware Development Environment.",
                    "Fly - A Modifiable Hardware Compiler.",
                    "Challenges and Opportunities for FPGA Platforms.",
                    "Design and Implementation of FPGA Circuits for High Speed Network Monitors.",
                    "Granidt: Towards Gigabit Rate Network Intrusion Detection Technology.",
                    "Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques.",
                    "Field-Programmable Analog Arrays: A Floating-Gate Approach.",
                    "A Generalized Execution Model for Programming on Reconfigurable Architectures and an Architecture Supporting the Model.",
                    "A Framework for Teaching (Re)Configurable Architectures in Student Projects.",
                    "Specialized Hardware for Deep Network Packet Filtering.",
                    "Implementation of a Successive Erasure BCH(16, 7, 6) Decoder and Performance Simulation by Rapid Prototyping.",
                    "U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation.",
                    "UltraSONIC: A Reconfigurable Architecture for Video Image Processing.",
                    "Implementing the Discrete Cosine Transform Using the Xilinx Virtex FPGA.",
                    "Implementation of the JPEG 2000 Standard on a Virtex 1000 FPGA.",
                    "Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices.",
                    "Automating Customisation of Floating-Point Designs.",
                    "Energy-Efficient Matrix Multiplication on FPGAs.",
                    "Run-Time Adaptive Flexible Instruction Processors.",
                    "DARP - A Digital Audio Reconfigurable Processor.",
                    "System-Level Modelling for Performance Estimation of Reconfigurable Coprocessors.",
                    "An FPGA Based SHA-256 Processor.",
                    "Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension.",
                    "On the Set of Target Path Delay Faults in Sequential Subcircuits of LUT-based FPGAs.",
                    "Simulation-Based Analysis of SEU Effects on SRAM-based FPGAs.",
                    "Exploiting Reconfigurability for Effective Testing of Delay Faults in Sequential Subcircuits of LUT-based FPGAs.",
                    "Logarithmic Number System and Floating-Point Arithmetics on FPGA.",
                    "Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture.",
                    "Morphable Multipliers.",
                    "A Library of Parameterized Floating-Point Modules and Their Use.",
                    "Wordlength as an Architectural Parameter for Reconfigurable Computing Devices.",
                    "An Enhanced POLIS Framework for Fast Exploration and Implementation of I/O Subsystems on CSoC Platforms.",
                    "Introducing ReConfigME: An Operating System for Reconfigurable Computing.",
                    "Efficient Metacomputation Using Self-Reconfiguration.",
                    "An FPGA Co-processor for Real-Time Visual Tracking.",
                    "Implementation of 3-D Adaptive LUM Smoother in Reconfigurable Hardware.",
                    "Custom Coprocessor Based Matrix Algorithms for Image and Signal Processing.",
                    "Parallel FPGA Implementation of the Split and Merge Discrete Wavelet Transform.",
                    "Fully Parameterizable Elliptic Curve Cryptography Processor over GF(2).",
                    "8 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm.",
                    "Rijndael Cryptographic Engine on the UltraSONIC Reconfigurable Platform.",
                    "A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation.",
                    "Creating a World of Smart Re-configurable Devices.",
                    "Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs.",
                    "Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System.",
                    "The Case for Fine-Grained Re-configurable Architectures: An Analysis of Conceived Performance.",
                    "An FPGA Implementation of a Multi-comparand Multi-search Associative Processor.",
                    "AES Implementation on FPGA: Time - Flexibility Tradeoff.",
                    "An FPGA Implementation of the Linear Cryptanalysis.",
                    "Compiling Application-Specific Hardware.",
                    "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture.",
                    "Sea Cucumber: A Synthesizing Compiler for FPGAs.",
                    "Practical Considerations in the Synthesis of High Performance Digital Filters for Implementation on FPGAs.",
                    "Low Power High Speed Algebraic Integer Frequency Sampling Filters Using FPLDs.",
                    "High Performance Quadrature Digital Mixers for FPGAs.",
                    "HAGAR: Efficient Multi-context Graph Processors.",
                    "Scalable Implementation of the Discrete Element Method on a Reconfigurable Computing Platform.",
                    "On Computing Transitive-Closure Equivalence Sets Using a Hybrid GA-DP Approach.",
                    "REFLIX: A Processor Core for Reactive Embedded Applications.",
                    "Factors Influencing the Performance of a CPU-RFU Hybrid Architecture.",
                    "Implementing Converters in FPLD.",
                    "A Quantitative Understanding of the Performance of Reconfigurable Coprocessors.",
                    "Integration of Reconfigurable Hardware into System-Level Design.",
                    "A Retargetable Macro Generation Method for the Evaluation of Repetitive Configurable Architectures.",
                    "The Integration of SystemC and Hardware-Assisted Verification.",
                    "Using Design Hierarchy to Improve Quality of Results in FPGAs.",
                    "Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations.",
                    "A General Hardware Design Model for Multicontext FPGAs.",
                    "Dynamically Reconfigurable Hardware - A New Perspective for Neural Network Implementations.",
                    "A Compilation Framework for a Dynamically Reconfigurable Architecture.",
                    "Data Dependent Circuit for Subgraph Isomorphism Problem.",
                    "Exploration of Design Space in ECDSA.",
                    "2D and 3D Computer Graphics Algorithms under MORPHOSYS.",
                    "A HIPERLAN/2 - IEEE 802.11a Reconfigurable System-on-Chip.",
                    "SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor.",
                    "Real-Time Medical Diagnosis on a Multiple FPGA-based System.",
                    "Threshold Element-Based Symmetric Function Generators and Their Functional Extension.",
                    "Hardware Implementation of a Multiuser Detection Scheme Based on Recurrent Neural Networks.",
                    "Building Custom FIR Filters Using System Generator.",
                    "SoC Based Low Cost Design of Digital Audio Broadcasting Transport Network Applications.",
                    "Dynamic Constant Coefficient Convolvers Implemented in FPGAs.",
                    "VIZARD II: An FPGA-based Interactive Volume Rendering System.",
                    "RHiNET/NI: A Reconfigurable Network Interface for Cluster Computing.",
                    "General Purpose Prototyping Platform for Data-Processor Research and Development.",
                    "High Speed Computation of Three Dimensional Cellular Automata with FPGA.",
                    "SOPC-based Embedded Smart Strain Gage Sensor.",
                    "Adding Hardware Support to the HotSpot Virtual Machine for Domain Specific Applications.",
                    "An FPGA-based Node Controller for a High Capacity WDM Optical Packet Network.",
                    "FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms.",
                    "Image Registration of Real-Time Broadcast Video Using the UltraSONIC Reconfigurable Computer.",
                    "A Novel Watermarking Technique for LUT Based FPGA Designs.",
                    "Implementing CSAT Local Search on FPGAs.",
                    "A Reconfigurable Processor Architecture.",
                    "A Reconfigurable System-on-Chip-Based Fast EDM Process Monitor.",
                    "Gene Matching Using JBits.",
                    "Massively Parallel/Reconfigurable Emulation Model for the D-algorithm.",
                    "A Placement/Routing Approach for FPGA Accelerators."
                ]
            }
        ]
    },
    {
        "year": "2001",
        "name": "11th FPL 2001",
        "info": "Belfast, Northern Ireland, UK",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2001",
                "sub_name": "Field-Programmable Logic and Applications, 11th International Conference, FPL 2001, Belfast, Northern Ireland, UK, August 27-29, 2001, Proceedings.",
                "count": 74,
                "papers": [
                    "Technology Trends and Adaptive Computing.",
                    "Prototyping Framework for Reconfigurable Processors.",
                    "An Emulator for Exploring RaPiD Configurable Computing Architectures.",
                    "A New Placement Method for Direct Mapping into LUT-Based FPGAs.",
                    "fGREP - Fast Generic Routing Demand Estimation for Placed FPGA Circuits.",
                    "Macrocell Architectures for Product Term Embedded Memory Arrays.",
                    "Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs.",
                    "Memory Synthesis for FPGA-Based Reconfigurable Computers.",
                    "Implementing a Hidden Markov Model Speech Recognition System in Programmable Logic.",
                    "Implementation of (Normalised) RLS Lattice on Virtex.",
                    "Accelerating Matrix Product on Reconfigurable Hardware for Signal Processing.",
                    "Static Profile-Driven Compilation for FPGAs.",
                    "Synthesizing RTL Hardware from Java Byte Codes.",
                    "PuMA++: From Behavioral Specification to Multi-FPGA-Prototype.",
                    "Secure Configuration of Field Programmable Gate Arrays.",
                    "Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm.",
                    "JBitsTM Implementations of the Advanced Encryption Standard (Rijndael).",
                    "Task-Parallel Programming of Reconfigurable Systems.",
                    "Chip-Based Reconfigurable Task Management.",
                    "Configuration Caching and Swapping.",
                    "Multiple Stereo Matching Using an Extended Architecture.",
                    "Implementation of a NURBS to B\u00e9zier Conversor with Constant Latency.",
                    "Reconfigurable Frame-Grabber for Real-Time Automated Visual Inspection (RT-AVI) Systems.",
                    "Processing Models for the Next Generation Network [Abstract].",
                    "Tightly Integrated Placement and Routing for FPGAs.",
                    "Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays.",
                    "Reconfigurable Router Modules Using Network Protocol Wrappers.",
                    "Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware.",
                    "The MOLEN rho-mu-Coded Processor.",
                    "Run-Time Optimized Reconfiguration Using Instruction Forecasting.",
                    "CRISP: A Template for Reconfigurable Instruction Set Processors.",
                    "Evaluation of an FPGA Implementation of the Discrete Element Method.",
                    "Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers.",
                    "A Reconfigurable Embedded Input Device for Kinetically Challenged Persons.",
                    "Bubble Partitioning for LUT-Based Sequential Circuits.",
                    "Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits.",
                    "Placing, Routing, and Editing Virtual FPGAs.",
                    "Virtex Implementation of Pipelined Adaptive LMS Predictor in Electronic Support Measures Receiver.",
                    "A Music Synthesizer on FPGA.",
                    "Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders.",
                    "Loop Tiling for Reconfigurable Accelerators.",
                    "The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems.",
                    "A n-Bit Reconfigurable Scalar Quantiser.",
                    "Real Time Morphological Image Contrast Enhancement in Virtex FPGA.",
                    "Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing.",
                    "Design and Implementation of an Accelerated Gabor Filter Bank Using Parallel Hardware.",
                    "The Evolution of Programmable Logic: Past, Present, and Future Predictions [Abstract].",
                    "Dynamically Reconfigurable Cores.",
                    "Reconfigurable Breakpoints for Co-debug.",
                    "Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification.",
                    "FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits.",
                    "A Generic Library for Adaptive Computing Environments.",
                    "Generative Development System for FPGA Processors with Active Components.",
                    "Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines.",
                    "System Level Tools for DSP in FPGAs.",
                    "Parameterized Function Evaluation for FPGAs.",
                    "Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures.",
                    "A Digit-Serial Structure for Reconfigurable Multipliers.",
                    "FPGA Resource Reduction Through Truncated Multiplication.",
                    "Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures.",
                    "An FPGA-Based Syntactic Parser for Real-Life Almost Unrestricted Context-Free Grammars.",
                    "Hardware-Software Partitioning: A Reconfigurable and Evolutionary Computing Approach.",
                    "An Approach to Real-Time Visualization of PIV Method with FPGA.",
                    "FPGA-Based Discrete Wavelet Transforms System.",
                    "X-MatchPRO: A ProASIC-Based 200 Mbytes/s Full-Duplex Lossless Data Compressor.",
                    "Arithmetic Operation Oriented Reconfigurable Chip: RHW.",
                    "Initial Analysis of the Proteus Architecture.",
                    "Building Asynchronous Circuits with JBits.",
                    "Case Study of Integration of Reconfigurable Logic as a Coprocessor into a SCI-Cluster under RT-Linux.",
                    "A Reconfigurable Approach to Packet Filtering.",
                    "FPGA-Based Modelling Unit for High Speed Lossless Arithmetic Coding.",
                    "A Data Re-use Based Compiler Optimization for FPGAs.",
                    "Dijkstra's Shortest Path Routing Algorithm in Reconfigurable Hardware.",
                    "A System on Chip for Power Line Communications According to European Home Systems Specifications."
                ]
            }
        ]
    },
    {
        "year": "2000",
        "name": "10th FPL 2000",
        "info": "Villach, Austria",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/2000",
                "sub_name": "Field-Programmable Logic and Applications, The Roadmap to Reconfigurable Computing, 10th International Workshop, FPL 2000, Villach, Austria, August 27-30, 2000, Proceedings.",
                "count": 101,
                "papers": [
                    "The Rising Wave of Field Programmability.",
                    "Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS.",
                    "A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization.",
                    "A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors.",
                    "Reconfigurable Network Processors Based on Field Programmable System Level Integrated Circuits.",
                    "Internet Connected FPL.",
                    "Field Programmable Communication Emulation and Optimization for Embedded System Design.",
                    "FPGA-Based Emulation: Industrial and Custom Prototyping Solutions.",
                    "FPGA-Based Prototyping for Product Definition.",
                    "Implementation of Virtual Circuits by Means of the FIPSOC Devices.",
                    "Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT.",
                    "A Self-Reconfigurable Gate Array Architecture.",
                    "Multitasking on FPGA Coprocessors.",
                    "Design Visualisation for Dynamically Reconfigurable Systems.",
                    "Verification of Dynamically Reconfigurable Logic.",
                    "Design of a Fault Tolerant FPGA.",
                    "Real-Time Face Detection on a Configurable Hardware System.",
                    "Multifunctional Programmable Single-Board CAN Monitoring Module.",
                    "Self-Testing of Linear Segments in User-Programmed FPGAs.",
                    "Implementing a Fieldbus Interface Using an FPGA.",
                    "Area-Optimized Technology Mapping for Hybrid FPGAs.",
                    "CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs.",
                    "Efficient Embedding of Partitioned Circuits onto Multi-FPGA Boards.",
                    "A Placement Algorithm for FPGA Designs with Multiple I/O Standards.",
                    "A Mapping Methodology for Code Trees onto LUT-Based FPGAs.",
                    "Possibilities and Limitations of Applying Evolvable Hardware to Real-World Applications.",
                    "A Co-processor System with a Virtex FPGA for Evolutionary Computation.",
                    "System Design with Genetic Algorithms.",
                    "Implementing Kak Neural Networks on a Reconfigurable Computing Platform.",
                    "Compact Spiking Neural Network Implementation in FPGA.",
                    "Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?",
                    "From Reconfigurability to Evolution in Construction Systems: Spanning the Electronic, Microfluidic and Biomolecular Domains.",
                    "A Specific Test Methodology for Symmetric SRAM-Based FPGAs.",
                    "DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communications Applications.",
                    "Fast Carrier and Phase Synchronization Units for Digital Receivers Based on Re-configurable Logic.",
                    "Software Radio Reconfigurable Hardware System (SHaRe).",
                    "Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform.",
                    "Partial Run-Time Reconfiguration Using JRTR.",
                    "A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems.",
                    "A Hybrid Prototyping Platform for Dynamically Reconfigurable Designs.",
                    "Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer.",
                    "Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures.",
                    "Mapping of DSP Algorithms on Field Programmable Function Arrays.",
                    "On Availability of Bit-Narrow Operations in General-Purpose Applications.",
                    "A Comparison of FPGA Implementations of Bit-Level and Word-Level Matrix Multipliers.",
                    "A New Floorplanning Method for FPGA Architectural Research.",
                    "Efficient Self-Reconfigurable Implementations Using On-chip Memory.",
                    "Design and Implementation of an XC6216 FPGA Model in Verilog.",
                    "Reusable DSP Functions in FPGAs.",
                    "A Parallel Pipelined SAT Solver for FPGAs.",
                    "A Multi-node Dynamic Reconfigurable Computing System with Distributed Reconfiguration Controller.",
                    "A Reconfigurable Stochastic Model Simulator for Analysis of Parallel Systems.",
                    "A CORDIC Arctangent FPGA Implementation for a High-Speed 3D-Camera System.",
                    "Reconfigurable Computing for Speech Recognition: Preliminary Findings.",
                    "Security Upgrade of Existing ISDN Devices by Using Reconfigurable Logic.",
                    "The Fastest Multiplier on FPGAs with Redundant Binary Representation.",
                    "High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs.",
                    "Balancing Logic Utilization and Area Efficiency in FPGAs.",
                    "Performance Penalty for Fault Tolerance in Roving STARs.",
                    "Optimum Functional Decomposition for LUT-Based FPGA Synthesis.",
                    "Optimization of Run-Time Reconfigurable Embedded Systems.",
                    "It's FPL, Jim - But Not as We Know It! Opportunities for the New Commercial Architectures.",
                    "Reconfigurable Systems: New Activities in Asia.",
                    "StReAm: Object-Oriented Programming of Stream Architectures Using PAM-Blox.",
                    "Stream Computations Organized for Reconfigurable Execution (SCORE).",
                    "Memory Access Schemes for Configurable Processors.",
                    "Generating Addresses for Multi-dimensional Array Access in FPGA On-chip Memory.",
                    "Combining Serialisation and Reconfiguration for FPGA Designs.",
                    "Multiple-Wordlength Resource Binding.",
                    "Automatic Temporal Floorplanning with Guaranteed Solution Feasibility.",
                    "A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology.",
                    "Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPFAs.",
                    "Dataflow Partitioning and Scheduling Algorithms for WASMII, a Virtual Hardware.",
                    "Compiling Applications for ConCISe: An Example of Automatic HW/SW Partitioning and Synthesis.",
                    "Behavioural Language Compilation with Virtual Hardware Management.",
                    "Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs.",
                    "Evaluation of Accelerator Designs for Subgraph Isomorphism Problem.",
                    "The Implementation of Synchronous Dataflow Graphs Using Reconfigurable Hardware.",
                    "Multiplexer Based Reconfiguration for Virtex Multipliers.",
                    "Efficient Building of Word Recongnizer in FPGAs for Term-Document Matrices Construction.",
                    "Reconfigurable Computing between Classifications and Metrics - The Approach of Space/Time-Scheduling.",
                    "FPGA Implementation of a Prototype WDM On-Line Scheduler.",
                    "An FPFA Based Scheduling Coprocessor for Dynamic Priority Scheduling in Hard-Time Systems.",
                    "Formal Verification of a Reconfigurable Microprocessor.",
                    "The Role of the Embedded Memories in the Implementation of Artificial Neural Networks.",
                    "Programmable System Level Integration Brings System-on-Chip Design to the Desktop.",
                    "On Applying Software Development Best Practice to FPFAs in Safety Critical Systems.",
                    "Pre-route Assistant: A Routing Tool for Run-Time Reconfiguration.",
                    "High Speed Computation of Lattice gas Automata with FPFA.",
                    "An Implementation of Longest Prefix Matching for IP Router on Plastic Cell Architecture.",
                    "FPGA Implementation of an Extended Binary GCD Algorithm for Systolic Reduction of Rational Numbers.",
                    "Toward Uniform Approach to Design of Evolvable Hardware Based Systems.",
                    "Educational Programmable Hardware Prototyping and Verification System.",
                    "A Stream Processor Architecture Based on the Configurable CEPRA-S.",
                    "An Innovative Approach to Couple EDA Tools with Reconfigurable Hardware.",
                    "FPL Curriculum at Tallinn Technical University.",
                    "The Modular Architecture of SYNTHUP, FPFA Based PCI Board for Real-Time Sound Synthesis and Digital Signal Processing.",
                    "A Rapid Prototyping Environment for Microprocessor Based System-on-Chips and Its Application to the Development of a Network Processor.",
                    "Configuration Prefetching for Non-deterministic Event Driven Multi-context Schedulers.",
                    "Wireless Base Station Design Using a Reconfigurable Communications Processor.",
                    "Placement of Linear Arrays."
                ]
            }
        ]
    },
    {
        "year": "1999",
        "name": "9th FPL 1999",
        "info": "Glasgow, UK",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1999",
                "sub_name": "Field-Programmable Logic and Applications, 9th International Workshop, FPL'99, Glasgow, UK, August 30 - September 1, 1999, Proceedings.",
                "count": 65,
                "papers": [
                    "Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing.",
                    "Auditory Signal Processing in Hardware: A Linear Gammatone Filterbank Design for a Model of the Auditory System.",
                    "SONIC - A Plug-In Architecture for Video Processing.",
                    "DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems.",
                    "Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework.",
                    "Optimal Finite Field Multipliers for FPGAs.",
                    "Memory Access Optimization and RAM Inference for Pipeline Vectorization.",
                    "Analysis and Optimization of 3-D FPGA Design Parameters.",
                    "Tabu Search: Ultra-Fast Placement for FPGAs.",
                    "Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies.",
                    "Hierarchical Interactive Approach to Partition Large Designs into FPGAs.",
                    "Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays.",
                    "DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems.",
                    "A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic.",
                    "Self Controlling Dynamic Reconfiguration: A Case Study.",
                    "An Internet Based Development Framework for Reconfigurable Computing.",
                    "On Tool Integration in High-Performance FPGA Design Flows.",
                    "Hardware-Software Codesign for Dynamically Reconfigurable Architectures.",
                    "Serial Hardware Libraries for Reconfigurable Designs.",
                    "Reconfigurable Computing in Remote and Harsh Environments.",
                    "Communication Synthesis for Reconfigurable Embedded Systems.",
                    "Run-Time Parameterizable Cores.",
                    "Rendering Postscript Fonts on FPGAs.",
                    "Implementing Photoshop Filters in Virtex.",
                    "Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler.",
                    "Quantitative Analysis of Run-Time Reconfigurable Database Search.",
                    "An On-Line Arithmetic Based FPGA for Low-Power Custom Computing.",
                    "A New Switch Block for Segmented FPGAs.",
                    "PulseDSP - A Signal Processing Oriented Programmable Architecture.",
                    "FPGA Viruses.",
                    "Genetic Programming Using Self-Reconfigurable FPGAs.",
                    "Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs.",
                    "Synthia: Synthesis of Interacting Automata Targeting LUT-based FPGAs.",
                    "An FPGA-based Prototyping System for Real-Time Verification of Video Processing Schemes.",
                    "An FPGA Implementation of Goertzel Algorithm.",
                    "Pipelined Multipliers and FPGA Architectures.",
                    "FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding.",
                    "Reconfigurable Multiplier for Virtex FPGA Family.",
                    "Pipelined Floating Point Arithmetic Optimized for FPGA Architectures.",
                    "SL - A Structural Hardware Design Language.",
                    "High-Level Hierachical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules.",
                    "Mapping Applications onto Reconfigurable Kress Arrays.",
                    "Global Routing Models.",
                    "Power Modelling in Field Programmable Gate Arrays (FPGA).",
                    "NEBULA: A Partially and Dynamically Reconfigurable Architecture.",
                    "High Bandwidth Dynamically Reconfigurable Architectures Using Optical Interconnects.",
                    "AHA-GRAPE: Adaptive Hydrodynamic Architecture-GRAvity PipE.",
                    "DIME - The First Module Standard for FPGA Based High Performance Computing.",
                    "The Proteus Processor - A Conventional CPU with Reconfigurable Functionality.",
                    "Logic Circuit Speeding up through Multiplexing.",
                    "A Wildcarding Mechanism for Acceleration of Partial Configurations.",
                    "Hardware Implementation Techniques for Recursive Calls and Loops.",
                    "A HW/SW Codesign-Based Reconfigurable Environment for Telecommunication Network Simulation.",
                    "An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis.",
                    "Reconfigurable Programming in the Large on Extendable Uniform Reconfigurable Computing Array's: An Integrated Approach Based on Reconfigurable Virtual Architectures.",
                    "A Concept for an Evaluation Framework for Reconfigurable Systems.",
                    "Debugging Application-Specific Programmable Products.",
                    "IP Validation for FPGAs Using Hardware Object Technology.",
                    "A Processor for Artificial Life Simulation.",
                    "A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGAs.",
                    "Dynamically Reconfigurable Reduced Crossbar: A Novel Approach to Large Scale Switching.",
                    "A Reconfigurable Architecture for High Speed Computation by Pipeline Processing.",
                    "Seeking (the right) Problems for the Solutions of Reconfigurable Computing.",
                    "A Runtime Reconfigurable Implementation of the GSAT Algorithm.",
                    "Accelerating Boolean Implications with FPGAs."
                ]
            }
        ]
    },
    {
        "year": "1998",
        "name": "8th FPL 1998",
        "info": "Tallinn, Estonia",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1998",
                "sub_name": "Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, 8th International Workshop, FPL'98, Tallinn, Estonia, August 31 - September 3, 1998, Proceedings.",
                "count": 68,
                "papers": [
                    "New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic.",
                    "Pebble: A Language for Parametrised and Reconfigurable Hardware Design.",
                    "Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs.",
                    "Designing for Xilinx XC6200 FPGAs.",
                    "Perspectives of Reconfigurable Computing in Research, Industry and Education.",
                    "Field-Programmable Logic: Catalyst for New Computing Paradigms.",
                    "Run-Time Management of Dynamically Recongigurable Designs.",
                    "Acceleration of Satisfiability Algorithms by Reconfigurable Hardware.",
                    "An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping.",
                    "A Knowledge-Based System for Prototyping on FPFAs.",
                    "JVX - A Rapid Prototyping System Based on Java and FPGAs.",
                    "Prototyping New ILP Architectures Using FPGAs.",
                    "CAD System for ASM and FSM Synthesis.",
                    "Fast Floorplanning for FPGAs.",
                    "SRAM-Based FPGAs: A Fault Model for the Configurable Logig Modules.",
                    "Reconfigurable Hardware as Shared Resource in Multipurpose Computers.",
                    "Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing.",
                    "A Reconfigurable Engine for Real-Time Video Processing.",
                    "An FPFA Implementation of a Magnetic Bearing Controller for Mechatronic Applications.",
                    "Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators.",
                    "Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry.",
                    "REACT: Reactive Environment for Runtime Reconfiguration.",
                    "Evaluation of the XC6200-series Architecture for Cryptographic Applications.",
                    "An FPFA Based Object Recognition Machine.",
                    "PCI-SCI Protocol Translations: Applying Microprogramming Concepts to FPGAs.",
                    "Instruction-Level Parallelism for Reconfigurable Computing.",
                    "A Hardwar/Software Co-design Environment for Reconfigurable Logic Systems.",
                    "Mapping Loops onto Reconfigurable Architectures.",
                    "Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience.",
                    "High-Level Synthesis for Dynamically Reconfigurable Hardware/Software Systems.",
                    "Dynamic Specialisation of XC6200 FPGAs by Parial Evaluation.",
                    "WebScope: A Circuit Debug Tool.",
                    "Computing Goldbach Partitions Using Pseudo-random Bit Generator Operators on a FPFA Systolic Array.",
                    "Solving Boolean Satisfiability with Dynamic Hardware Configurations.",
                    "Modular Exponent Realization on FPGAs.",
                    "Cost Effective 2\u00d72 Inner Product Processors.",
                    "A Field-Programmable Gate-Array System for Evolutionary Computation.",
                    "A Transmutable Telecom System.",
                    "A Survey of Reconfigurable Computing Architectures.",
                    "A Novel Field Programmable Gat Array Architecture for High Speed Arithmetic Processing.",
                    "Accelerating DTP with Reconfigurable Computing Engines.",
                    "Hardware Mapping of a Parallel Algorithm for Matrix-Vector Multiplication Overlapping Communications and Computations.",
                    "An Interactive Datasheet for the Xilinx XC6200.",
                    "Fast Adaptive Image Processing in FPGAs Using Stack Filters.",
                    "Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays.",
                    "A High-Performance Computing Module for a Low Earth Orbit Satellite Using Reconfigurable Logic.",
                    "Maestro-Link: A High Performance Interconnect for PC Cluster.",
                    "A Hardware Implementation of Constraint Satisfaction Problem Based on New Reconfigurable LSI Architecture.",
                    "A Hardwar Operating System for Dynamic Reconfiguration of FPGAs.",
                    "High Speed Low Level Image Processing on FPGAs Using Distributed Arithmetic.",
                    "A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs.",
                    "Implementing Processor Arrays on FPGAs.",
                    "Reconfigurable Hardware - A Study in Codesign.",
                    "Statechart-Based HW/SW-Codesign of a Multi-FPGA-Board and a Microprocessor.",
                    "Simulation of ATM Switches Using Dynamically Reconfigurable FPGAs.",
                    "Fast Prototyping Using System Emulators.",
                    "Space-efficient Mapping of 2D-DCT onto Dynamically Configurable Coarse-Grained Architectures.",
                    "XILINX4000 Architecture-Driven Synthesis for Speed.",
                    "The PLD-Implementation of Boolean Function Characterized by Minimum Delay.",
                    "Reconfigurable PCI-Bus Interface (RPCI).",
                    "Programmabel Prototyping System for Image Processing.",
                    "A Co-simulation Concept for an Efficient Analysis of Complex Logic Designs.",
                    "Programming and Implementation of Reconfigurable Routers.",
                    "Virtual Instruments Based on Reconfigurable Logic.",
                    "The >S<puter: Introducing a Novel Concept for Dispatching Instructions Using Reconfigurable Hardware.",
                    "A 6200 Model and Editor Based on Object Technology.",
                    "Interfacing Hardware and Software.",
                    "Generating Layouts for Self-implementing Modules."
                ]
            }
        ]
    },
    {
        "year": "1997",
        "name": "7th FPL 1997",
        "info": "London, UK",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1997",
                "sub_name": "Field-Programmable Logic and Applications, 7th International Workshop, FPL '97, London, UK, September 1-3, 1997, Proceedings.",
                "count": 51,
                "papers": [
                    "Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor.",
                    "CAD-oriented FPGA and dedicated CAD system for telecommunications.",
                    "Rothko: A three dimensional FPGA architecture, its fabrication, and design tools.",
                    "Extending dynamic circuit switching to meet the challenges of new FPGA architectures.",
                    "Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs.",
                    "Implementation of pipelined multipliers on Xilinx FPGAs.",
                    "The XC6200DS development system.",
                    "Thermal monitoring on FPGAs using ring-oscillators.",
                    "A reconfigurable approach to low cost media processing.",
                    "Riley-2: A flexible platform for codesign and dynamic reconfigurable computing research.",
                    "Stream synthesis for a wormhole run-time reconfigurable platform.",
                    "Pipeline morphing and virtual pipelines.",
                    "Parallel Graph colouring using FPGAs.",
                    "Run-time compaction of FPGA designs.",
                    "Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement.",
                    "A case study of partially evaluated hardware circuits: Key-specific DES.",
                    "Run-time parameterised circuits for the Xilinx XC6200.",
                    "Automatc identification of swappable logic units in XC6200 circuitry.",
                    "Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic.",
                    "Exploiting reconfigurability through domain-specific systems.",
                    "Technology mapping by binate covering.",
                    "VPR: A new packing, placement and routing tool for FPGA research.",
                    "Technology mapping of heterogeneous LUT-based FPGAs.",
                    "Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs.",
                    "Technology mapping of LUT based FPGAs for delay optimisation.",
                    "Automatic mapping of algorithms onto multiple FPGA-SRAM modules.",
                    "FPLD HDL synthesis employing high-level evolutionary algorithm optimisation.",
                    "A hardware/software partitioning algorithm for custom computing machines.",
                    "The Java environment for reconfigurable computing.",
                    "Data scheduling to increase performance of parallel accelerators.",
                    "An operating system for custom computing machines based on the Xputer paradigm.",
                    "Fast parallel implementation of DFT using configurable devices.",
                    "Enhancing fixed point DSP processor performance by adding CPLDs as coprocessing elements.",
                    "A case study of algorithm implementation in reconfigurable hardware and software.",
                    "A reconfigurable data-localised array for morphological algorithms.",
                    "Virtual radix array processors (V-RaAP).",
                    "An FPGA implementation of a matched filter detector for spread spectrum communications systems.",
                    "An NTSC and PAL closed caption processor.",
                    "A 800 Mpixel/sec reconfigurable image correlator on XC6216.",
                    "A reconfigurable coprocessor for a PCI-based real time computer vision system.",
                    "Real-time stereopsis using FPGAs.",
                    "FPGA implementation of a digital IQ demodulator using VHDL.",
                    "Hardware compilation, configurable platforms and ASICs for self-validating sensors.",
                    "PostscriptTM rendering with virtual hardware.",
                    "P4: A platform for FPGA implementation of protocol boosters.",
                    "Satisfiability on reconfigurable hardware.",
                    "Auto-configurable array for GCD computation.",
                    "Structural versus algorithmic approaches for efficient adders on Xilinx 5200 FPGA.",
                    "FPGA implementation of real-time digital controllers using on-line arithmetic.",
                    "A prototyping environment for fuzzy controllers.",
                    "A reconfigurable sensor-data processing system for personal robots."
                ]
            }
        ]
    },
    {
        "year": "1996",
        "name": "6th FPL 1996",
        "info": "Darmstadt, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1996",
                "sub_name": "Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 6th International Workshop on Field-Programmable Logic, FPL '96, Darmstadt, Germany, September 23-25, 1996, Proceedings.",
                "count": 50,
                "papers": [
                    "Portable Pipeline Synthesis for FCCMs.",
                    "Performance-Directed Technology-Mapping for LUT-Based FPGAs - What Role Do Decomposition and Covering Play?",
                    "A Framework for Developing Parameterised FPGA Libraries.",
                    "FACT: Co-evaluation Environment for FPGA Architecture and CAD System.",
                    "A Universal CLA Adder Generator for SRAM-Based FPGAs.",
                    "An Emulation System of the WASMII: A Data Driven Computer on a Virtual Hardware.",
                    "Custom Computing Machines vs. Hardware/Software Codesign: From a globalized point of view.",
                    "The Design of a Coprocessor Board Using Xilinx's XC6200 FPGA - An Experience Report.",
                    "RACE: Reconfigurable and Adaptive Computing Environment.",
                    "Computing 2-D DFTs Using FPGAs.",
                    "CAPpartx: Computer Aided Prototyping Partitioning for Xilinx FPGAs, a Hierarchical Partitioning Tool for Rapid Prototyping.",
                    "Architectural Synthesis and Efficient Circuit Implementation for Field Programmable Gate Arrays.",
                    "RaPiD - Reconfigurable Pipelined Datapath.",
                    "Solving Satisfiability Problems on FPGAs.",
                    "FPGA Implementation of the Block-Matching Algorithm for Motion Estimation in Image Coding.",
                    "Parallel CRC Computation in FPGAs.",
                    "Coherent Demodulation with FPGAs.",
                    "The Trianus System and Its Application to Custom Computing.",
                    "Logic Synthesis for FPGAs Using A Mixed Exclusive-/Inclusive-OR Form.",
                    "Flexible Codesign Target Architecture for Early Prototyping of CMIST Systems.",
                    "ATTEMPT-1: A Reconfigurable Multiprocessor Testbed.",
                    "A Slow Motion Engine for the Analysis of FPGA-Based Prototypes.",
                    "Implementing Reconfigurable Datapaths in FPGAs for Adaptive Filter Design.",
                    "A Fast Constant Coefficient Multiplier for the XC6200.",
                    "Key Issues for User Acceptance of FPGA Design Tools.",
                    "Reconfigurable DSP Demonstrators for the Development of Spacecraft Payload Processors.",
                    "Reconfigurable Logic Based Fibre Channel Network Card With Sub 2 Micro-Second Raw Latency.",
                    "An Asynchronous Transfer Mode (ATM) Stream Demultiplexer and Switch.",
                    "Optically Reconfigurable FPGAs: Is this a Future Trend?",
                    "CCSimP - An Instruction-level Custom-Configurable Processor for FPLDs.",
                    "Architectural Synthesis Techniques for Dynamically Reconfigurable Logic.",
                    "Fast Reconfigurable Crossbar Switching in FPGAs.",
                    "Growable FPGA Macro Generator.",
                    "Architectural Strategies for Implementing an Image Processing Algorithm on XC6000 FPGA.",
                    "A Virtual Hardware Operating System for the Xilinx XC6200.",
                    "An Experimental Programmable Environment for Prototyping Digital Circuits.",
                    "Migration from Schematic-Based Designs to a VHDL Synthesis Environment.",
                    "ASIC Design and FPGA Design: A Unified Design Methodology Applied to Different Technologies.",
                    "FIR Filtering with FPGAs Using Quadrature Sigma-Delta Modulation Encoding.",
                    "A New FPGA Technology Mapping Approach by Cluster Merging.",
                    "An EPLD Based Transient Recorder for Simulation of Video Signal Processing Devices in an VHDL Environment Close to System Level Conditions.",
                    "Convolutional Error Decoding with FPGAs.",
                    "Metastability Characteristics Testing for Programmable Logic Design.",
                    "Implementing Sigma Delta Modulator Prototype Designs on an FPGA.",
                    "Design of a VME Parametrized Library for FPGAs.",
                    "Development of a Telephone Answering Machine in a Lab - FPGAs in Education.",
                    "FPGA Design Migration: Some Remarks.",
                    "Concurrent Design of Hardware/Software Dedicated Systems.",
                    "The Implementation of a Field Programmable Logic Based Co-Processor for the Acceleration of Discrete Event Simulators.",
                    "Computing Weight Distributions of Binary Linear Block Codes on a CCM."
                ]
            }
        ]
    },
    {
        "year": "1995",
        "name": "5th FPL 1995",
        "info": "Oxford, UK",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1995",
                "sub_name": "Field-Programmable Logic and Applications, 5th International Workshop, FPL '95, Oxford, UK, August 29 - September 1, 1995, Proceedings.",
                "count": 46,
                "papers": [
                    "The Design of a New FPGA Architecture.",
                    "Migration of a Dual Granularity Globally Interconnected PLD Architecture to a 0.5 \u00b5m TLM Process.",
                    "Self-Timed FPGA Systems.",
                    "XC6200 FastmapTM Processor Interface.",
                    "The Teramac Configurable Computer Engine.",
                    "Telecommunication-Oriented FPGA and Dedicated CAD System.",
                    "A Configurable Logic Processor for Machine Vision.",
                    "Extending DSP-Boards with FPGA-Based Structures of Interconnection.",
                    "High-Speed Region Detection and Labeling Using an FPGA Based Custom Computing Platform.",
                    "Using FPGAs as Control Support in MIMD Executions.",
                    "Customised Hardware Based on the REDOC III Algorithm for High-Performance Date Ciphering.",
                    "Using Reconfigurable Hardware to Speed up Product Development and Performance.",
                    "Creation of Hardware Objects in a Reconfigurable Computer.",
                    "Rapid Hardware Prototyping of Digital Signal Processing Systems Using FPGAs.",
                    "Delay Minimal Mapping of RTL Structures onto LUT Based FPGAs.",
                    "Some Notes on Power Management on FPGA-Based Systems.",
                    "An Automatic Technique for Realising User Interaction Processing in PLD Based Systems.",
                    "The Proper Use of Hierarchy in HDL-Based High Density FPGA Design.",
                    "Compiling Regular Arrays onto FPGAs.",
                    "Compiling Ruby into FPGAs.",
                    "The CSYN Verilog Compiler and Other Tools.",
                    "A VHDL Design Methodology for FPGAs.",
                    "VHDL-Based Rapid Hardware Prototyping Using FPGA Technology.",
                    "Integer Programming for Partitioning in Software Oriented Codesign.",
                    "Test Standard Serves Dual Role as On-Board Programming Solution.",
                    "Advanced Method for Industry Related Education with an FPGA Design Self-Learning Kit.",
                    "FPGA Implementation of a Rational Adder.",
                    "FPLD Implementation of Computation over Finite Fields GF(2m) with Applications to Error Control Coding.",
                    "Implementation of Fast Fourier Transforms and Discrete Cosine Transforms in FPGAs.",
                    "Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine.",
                    "An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing.",
                    "An FPGA Prototype for a Multiplierless FIR Filter Built Using the Logarithmic Number System.",
                    "BIT-Serial FIR Filters with CSD Coefficients for FPGAs.",
                    "A Self-Validating Temperature Sensor Implemented in FPGAs.",
                    "Developing Interface Libraries for Reconfigurable Data Acquisition Boards.",
                    "Prototype Generation of Application-Specific Embedded Controllers for Microsystems.",
                    "A Hardware Genetic Algorithm for the Travelling Salesman Problem on SPLASH 2.",
                    "Modular Architecture for Real-Time Astronomical Image Processing with FPGAs.",
                    "A Programmable I/O System for Real-Time AC Drive Control Applications.",
                    "Reconfigurable Logic for Fault-Tolerance.",
                    "Supercomputing with Reconfigurable Architectures.",
                    "Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays.",
                    "Prototyping Environment for Dynamically Reconfigurable Logic.",
                    "Implementation Approaches for Reconfigurable Logic Applications.",
                    "Use of Reconfigurability in Variable-Length Code Detection at Video Rates.",
                    "Classification and Performance of Reconfigurable Architectures."
                ]
            }
        ]
    },
    {
        "year": "1994",
        "name": "4th FPL 1994",
        "info": "Prague, Czech Republic",
        "venues": [
            {
                "sub_name_abbr": "conf/fpl/1994",
                "sub_name": "Field-Programmable Logic, Architectures, Synthesis and Applications, 4th International Workshop on Field-Programmable Logic and Applications, FPL '94, Prague, Czech Republic, September 7-9, 1994, Proceedings.",
                "count": 63,
                "papers": [
                    "Fault Modeling and Test Generation for FPGAs.",
                    "A Test Methodology Applied to Cellular Logic Programmable Gate Arrays.",
                    "Integrated Layout Synthesis for FPGAs.",
                    "Influence of Locig Block Layout Architecture on FPGA Performance.",
                    "A Global Routing Heuristic for FPGAs Based on Mean Field Annealing.",
                    "Power Dissipation Driven FPGA Place and Route Under Delay Constraints.",
                    "FPGA Technology Mapping for Power Minimization.",
                    "Specification and Synthesis of Complex Arithmetic Operators for FPGAs.",
                    "A Speed-Up Technique for Synchronous Circuits Realized as LUT-Based FPGAs.",
                    "An Efficient Technique for Mapping RTL Structures onto FPGAs.",
                    "A Testbench Design Method Suitable for FPGA-Based Prototyping of Reactive Systems.",
                    "Using Consensusless Covers for Fast Operating on Boolean Functions.",
                    "Formal Verification of Timing Rules in Design Specifications.",
                    "Optimized Synthesis of Self-Testable Finite State Machines (FSM) Using BIST-PST Structures in Altera Structures.",
                    "A High-Speed Rotation Processor.",
                    "The MD5 Message-Digest Algorithm in the XILINX FPGA.",
                    "A Reprogrammable Processor for Fractal Image Compression.",
                    "Implementing GCD Systolic Arrays on FPGA.",
                    "Formal CAD Techniques for Safety-Critical FPGA Design and Deployment in Embedded Subsystems.",
                    "Direct Sequence Spread Spectrum Digital Radio DSP Prototyping Using Xilinx FPGAs.",
                    "FPGA Based Reconfigurable Architecture for a Compact Vision System.",
                    "A New FPGA Architecture for Word-Oriented Datapaths.",
                    "Image Processing on a Custom Computing Platform.",
                    "A Superscalar and Reconfigurable Processor.",
                    "A Fast FPGA Implementation of a General Purpose Neuron.",
                    "Data-Procedural Languages for FPL-based Machines.",
                    "Implementing On Line Arithmetic on PAM.",
                    "Software Environment for WASMII: a Data Driven Machine with a Virtual Hardware.",
                    "Constraint-based Hierarchical Placement of Parallel Programs.",
                    "ZAREPTA: A Zero Lead-Time, All Reconfigurable System for Emulation, Prototyping and Testing of ASICs.",
                    "Simulating Static and Dynamic Faults in BIST Strucutres with a FPGA Based Emulator.",
                    "FPGA Based Prototyping for Verification and Evaluation in Hardware-Software Cosynthesis.",
                    "FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems.",
                    "FPGA Development Tools: Keeping Pace with Design Complexity.",
                    "Meaningful Benchmarks for Logic Optimization of Table-Lookup FPGAs.",
                    "Educational Use of Field Programmable Gate Arrays.",
                    "HardWire: A Risk-Free FPGA-to-ASIC Migration Path.",
                    "Reconfigurable Hardware from Programmable Logic Devices.",
                    "On some Limits of XILINX Based Control Logic Implementations.",
                    "Experiences of Using XBLOX for Implementing a Digital Filter Algorithm.",
                    "Continuous Interconnect Provides Solution to Density/Performance Trade-Off in Programmable Logic.",
                    "A High Density Complex PLD Family Optimized for Flexibility, Predictability and 100% Routability.",
                    "Design Experience with Fine-Grained FPGAs.",
                    "FPGA Routing Structures from Real Circuits.",
                    "A Tool-Set for Simulating Altera-PLDs Using VHDL.",
                    "A CAD Tool for the Development of an Extra-Fast Fuzzy Logic Controller Based on FPGAs and Memory Modules.",
                    "Performance Characteristics of the Monte-Carlo Clustering Processor (MCCP) - a Field Programmable Logic- based Custom Computing Machine.",
                    "A Design Environment with Emulation of Prototypes for Hardware/Software Systems Using XILINX FPGA.",
                    "DSP Development with Full-Speed Prototyping Based on HW/SW Codesign Techniques.",
                    "The Architecture of a General-Purpose Processor Cell.",
                    "The Design of a Stack-Based Microprocessor.",
                    "Implementation and Performance Evaluation of an Image Pre-Processing Chain on FPGA.",
                    "Signature Testability of PLA.",
                    "A FPL Prototyping Package with a C++ Interface for the PC Bus.",
                    "Design of Safety Systems Using Field Programmable Gate Arrays.",
                    "A Job Dispatcher-Collector Made of FPGAs for a Centralized Voice server.",
                    "An Optoelectronic 3-D Field Programmable Gate Array.",
                    "On Channel Architecture and Routability for FPGAs Under Faulty Conditions.",
                    "Hight-Performance Datapath Implementation on Field-Programmable Multi-Chip Module (FPMCM).",
                    "A Laboratory for a Digital Design Course Using FPGAs.",
                    "COordinate Rotation DIgital Computer (CORDIC) Synthesis for FPGA.",
                    "MARC: A Macintosh NUBUS-Expansion Board Based Reconfigurable Test System for Validating Communication Systems.",
                    "Artificial Neural Network Implementation on a Fine-Grained FPGA."
                ]
            }
        ]
    },
    {
        "year": "1993",
        "name": "3rd FPL 1993",
        "info": "Oxford, UK",
        "venues": []
    },
    {
        "year": "1992",
        "name": "2nd FPL 1992",
        "info": "Vienna, Austria",
        "venues": [
            {
                "sub_name_abbr": "conf/fpga/1992",
                "sub_name": "Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992, Selected Papers.",
                "count": 23,
                "papers": [
                    "Overview of Complex Array-Based PLDs.",
                    "Technologies and Utilization fo Field Programmable Gate Arrays.",
                    "Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design.",
                    "SRAM-Based FPLs Ease System Verification.",
                    "MONTAGNE: An FPL for Synchronous and Asynchronous Circuits.",
                    "ORCA: A New Architecture for High-Performance FPLs.",
                    "Patching Method for Lookup-Table Type FPLs.",
                    "Automatic One-Hot Re-Encoding for FPLs.",
                    "Minimization of Permuted Reed-Muller Trees for Cellular Logic.",
                    "Self-Organizing Kohonen Maps for FPL Placement.",
                    "High Level Synthesis in an FPL-Based Computer Aided Prototyping Environment.",
                    "New Application of FPLs to Programmable Digital Communication Cirucits.",
                    "FPL Based Logic Synthesis of Squarers Using VHDL.",
                    "Optimized Fuzzy Controller Architecture for Field Programmable Gate Arrays.",
                    "A Real-Time Kernel - Rapid Prototyping with VHDL and FPLs.",
                    "JAPROC - An 8 bit Micro Controller Design and Its Test Environment.",
                    "Chameleon: A Workstation of a Different Colour.",
                    "A Highly Parallel FPL-Based Machine and Its Formal Verification.",
                    "FPL Based Self-Test with Deterministic Test Patterns.",
                    "FPGA Implementation of Systolic Sequence Alignment.",
                    "Using FPLs to Prototoype a Self-Timed Computer.",
                    "Using FPLs to Implement a Reconfigurable Highly Parallel Computer.",
                    "Novel High Performance Machine Paradigms and Fast- Turnaround ASIC Design Methods."
                ]
            }
        ]
    },
    {
        "year": "1991",
        "name": "1st FPL 1991",
        "info": "Oxford, UK",
        "venues": []
    }
]