<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Feb  3 15:26:53 2023" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-100t:part0:1.2" DEVICE="7a100t" NAME="delay_channel_1_inst_2" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="23" NAME="delay_0" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_delay">
      <CONNECTIONS>
        <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="delay"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="mix_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mix_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="delay_feedback_0" PORT="mix"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="delay_sample_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_delay_sample_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="delay_sample"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ws_in_0" SIGIS="undef" SIGNAME="External_Ports_ws_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="ws_in"/>
        <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="ws_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="audio_in_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_audio_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="audio_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aclk_0" SIGIS="undef" SIGNAME="External_Ports_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="aclk"/>
        <CONNECTION INSTANCE="filter_stage_fir_compiler_1" PORT="aclk"/>
        <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="aclk"/>
        <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="clka"/>
        <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/delay/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="delay_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="24"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="24"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="65536"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="65536"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="24"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="24"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="65536"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="65536"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="44"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     16.556751 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="24"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="65536"/>
        <PARAMETER NAME="Read_Width_A" VALUE="24"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="24"/>
        <PARAMETER NAME="Read_Width_B" VALUE="24"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="delay_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_write_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="write_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_adress_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="adress_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_data_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="data_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="delay_blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="data_read"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/delay/c_addsub_0" HWVERSION="12.0" INSTANCE="delay_c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_c_addsub_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="24"/>
        <PARAMETER NAME="B_Width" VALUE="24"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="Out_Width" VALUE="24"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="0"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Value" VALUE="000000000000000000000000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="filter_stage_fir_resizer_1_output_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_resizer_1" PORT="output_audio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="delay_feedback_0_audio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_feedback_0" PORT="audio_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="delay_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="audio_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/delay/delay_mem_driver_0" HWVERSION="1.0" INSTANCE="delay_delay_mem_driver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="delay_mem_driver" VLNV="xilinx.com:module_ref:delay_mem_driver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="max_delay" VALUE="44000"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_delay_mem_driver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ws_in" SIGIS="undef" SIGNAME="External_Ports_ws_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ws_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_enable" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_write_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="audio_in" RIGHT="0" SIGIS="undef" SIGNAME="delay_c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adress_out" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_adress_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="data_write" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_data_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="data_read" RIGHT="0" SIGIS="undef" SIGNAME="delay_blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="delay" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_0"/>
            <CONNECTION INSTANCE="delay_feedback_0" PORT="audio_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="delay_sample" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_delay_sample_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="delay_sample_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/delay/feedback_0" HWVERSION="1.0" INSTANCE="delay_feedback_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="feedback" VLNV="xilinx.com:module_ref:feedback:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_feedback_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="audio_in" RIGHT="0" SIGIS="undef" SIGNAME="delay_delay_mem_driver_0_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_delay_mem_driver_0" PORT="delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="audio_out" RIGHT="0" SIGIS="undef" SIGNAME="delay_feedback_0_audio_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mix" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mix_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mix_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/delay/xlconstant_0" HWVERSION="1.1" INSTANCE="delay_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="delay_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/filter_stage/Audio_to_axis_0" HWVERSION="1.0" INSTANCE="filter_stage_Audio_to_axis_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Audio_to_axis" VLNV="xilinx.com:module_ref:Audio_to_axis:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_Audio_to_axis_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="audio_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_audio_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="audio_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_data_tready" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="s_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ws_in" SIGIS="undef" SIGNAME="External_Ports_ws_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ws_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="11289000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="filter_stage_Audio_to_axis_0_m_axis_data" NAME="m_axis_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="11289000"/>
          <PARAMETER NAME="PHASE" VALUE="180"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_data_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/filter_stage/fir_compiler_0" HWVERSION="7.2" INSTANCE="filter_stage_fir_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="delay_channel_1_inst_2_fir_compiler_0_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="delay_channel_1_inst_2_fir_compiler_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="8"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="16"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="41"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="26"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="41"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="1"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="8"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="256"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="256"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="15"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_fir_compiler_0_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../../../../../Gitaar_effect_delay.srcs/lowpass.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.044"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="11.29"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="24"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Truncate_LSBs"/>
        <PARAMETER NAME="Output_Width" VALUE="26"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Data_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Pre_Adder_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Column_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Broadcast_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_LUT_Pipeline" VALUE="false"/>
        <PARAMETER NAME="No_BRAM_Read_First_Mode" VALUE="false"/>
        <PARAMETER NAME="Optimal_Column_Lengths" VALUE="false"/>
        <PARAMETER NAME="Data_Path_Broadcast" VALUE="false"/>
        <PARAMETER NAME="Disable_Half_Band_Centre_Tap" VALUE="false"/>
        <PARAMETER NAME="No_SRL_Attributes" VALUE="false"/>
        <PARAMETER NAME="Other" VALUE="false"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="1"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="11289000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="m_axis_data_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_Audio_to_axis_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_Audio_to_axis_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_1" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_resizer_0" PORT="input_audio"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="filter_stage_Audio_to_axis_0_m_axis_data" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="11289000"/>
          <PARAMETER NAME="PHASE" VALUE="180"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Delay_mclk_in1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="11289000"/>
          <PARAMETER NAME="PHASE" VALUE="180"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Delay_mclk_in1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/filter_stage/fir_compiler_1" HWVERSION="7.2" INSTANCE="filter_stage_fir_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="delay_channel_1_inst_2_fir_compiler_1_0"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="delay_channel_1_inst_2_fir_compiler_1_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="133"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="265"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="24"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="41"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="26"/>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="41"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="1"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="133"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="256"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="256"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="1"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="1"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="1"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="141"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_fir_compiler_1_0"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../../../../../Gitaar_effect_delay.srcs/highpass.coe"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="0.044"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="11.29"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="24"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Truncate_LSBs"/>
        <PARAMETER NAME="Output_Width" VALUE="26"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Data_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Pre_Adder_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Column_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Broadcast_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_LUT_Pipeline" VALUE="false"/>
        <PARAMETER NAME="No_BRAM_Read_First_Mode" VALUE="false"/>
        <PARAMETER NAME="Optimal_Column_Lengths" VALUE="false"/>
        <PARAMETER NAME="Data_Path_Broadcast" VALUE="false"/>
        <PARAMETER NAME="Disable_Half_Band_Centre_Tap" VALUE="false"/>
        <PARAMETER NAME="No_SRL_Attributes" VALUE="false"/>
        <PARAMETER NAME="Other" VALUE="false"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="ColumnConfig" VALUE="1"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="11289000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_data_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_resizer_0_output_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_resizer_0" PORT="output_audio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_resizer_1" PORT="input_audio"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="11289000"/>
          <PARAMETER NAME="PHASE" VALUE="180"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Delay_mclk_in1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_data_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="11289000"/>
          <PARAMETER NAME="PHASE" VALUE="180"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Delay_mclk_in1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 26} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/filter_stage/fir_resizer_0" HWVERSION="1.0" INSTANCE="filter_stage_fir_resizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_resizer" VLNV="xilinx.com:module_ref:fir_resizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_fir_resizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="input_audio" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="output_audio" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_resizer_0_output_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_1" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/filter_stage/fir_resizer_1" HWVERSION="1.0" INSTANCE="filter_stage_fir_resizer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_resizer" VLNV="xilinx.com:module_ref:fir_resizer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="delay_channel_1_inst_2_fir_resizer_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="input_audio" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="filter_stage_fir_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="output_audio" RIGHT="0" SIGIS="undef" SIGNAME="filter_stage_fir_resizer_1_output_audio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="delay_c_addsub_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
