// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        MatA_address0,
        MatA_ce0,
        MatA_q0,
        MatC_address0,
        MatC_ce0,
        MatC_we0,
        MatC_d0,
        MatC_address1,
        MatC_ce1,
        MatC_q1,
        MatB_address0,
        MatB_ce0,
        MatB_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] MatA_address0;
output   MatA_ce0;
input  [2399:0] MatA_q0;
output  [14:0] MatC_address0;
output   MatC_ce0;
output   MatC_we0;
output  [15:0] MatC_d0;
output  [14:0] MatC_address1;
output   MatC_ce1;
input  [15:0] MatC_q1;
output  [7:0] MatB_address0;
output   MatB_ce0;
input  [2399:0] MatB_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln57_fu_715_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] select_ln57_fu_745_p3;
reg   [7:0] select_ln57_reg_5132;
reg   [7:0] select_ln57_reg_5132_pp0_iter1_reg;
wire  signed [15:0] empty_28_fu_796_p1;
reg  signed [15:0] empty_28_reg_5152;
reg  signed [15:0] tmp_4_reg_5167;
reg  signed [15:0] tmp_13_reg_5192;
reg  signed [15:0] tmp_22_reg_5217;
reg  signed [15:0] tmp_27_reg_5232;
reg  signed [15:0] tmp_32_reg_5247;
reg  signed [15:0] tmp_41_reg_5272;
reg  signed [15:0] tmp_46_reg_5287;
reg  signed [15:0] tmp_51_reg_5302;
reg  signed [15:0] tmp_60_reg_5327;
reg  signed [15:0] tmp_65_reg_5342;
reg  signed [15:0] tmp_70_reg_5357;
reg  signed [15:0] tmp_79_reg_5382;
reg  signed [15:0] tmp_84_reg_5397;
reg  signed [15:0] tmp_89_reg_5412;
reg  signed [15:0] tmp_98_reg_5437;
reg  signed [15:0] tmp_103_reg_5452;
reg  signed [15:0] tmp_108_reg_5467;
reg  signed [15:0] tmp_117_reg_5492;
reg  signed [15:0] tmp_122_reg_5507;
reg  signed [15:0] tmp_127_reg_5522;
reg  signed [15:0] tmp_136_reg_5547;
reg  signed [15:0] tmp_141_reg_5562;
reg  signed [15:0] tmp_146_reg_5577;
wire  signed [15:0] trunc_ln63_fu_2290_p1;
reg  signed [15:0] trunc_ln63_reg_5587;
reg  signed [15:0] tmp_153_reg_5602;
reg  signed [15:0] tmp_162_reg_5627;
reg  signed [15:0] tmp_171_reg_5652;
reg  signed [15:0] tmp_176_reg_5667;
reg  signed [15:0] tmp_181_reg_5682;
reg  signed [15:0] tmp_190_reg_5707;
reg  signed [15:0] tmp_195_reg_5722;
reg  signed [15:0] tmp_200_reg_5737;
reg  signed [15:0] tmp_209_reg_5762;
reg  signed [15:0] tmp_214_reg_5777;
reg  signed [15:0] tmp_219_reg_5792;
reg  signed [15:0] tmp_228_reg_5817;
reg  signed [15:0] tmp_233_reg_5832;
reg  signed [15:0] tmp_238_reg_5847;
reg  signed [15:0] tmp_247_reg_5872;
reg  signed [15:0] tmp_252_reg_5887;
reg  signed [15:0] tmp_257_reg_5902;
reg  signed [15:0] tmp_266_reg_5927;
reg  signed [15:0] tmp_271_reg_5942;
reg  signed [15:0] tmp_276_reg_5957;
reg  signed [15:0] tmp_285_reg_5982;
reg  signed [15:0] tmp_290_reg_5997;
reg  signed [15:0] tmp_295_reg_6012;
wire   [15:0] mul_ln63_fu_3784_p2;
reg   [15:0] mul_ln63_reg_6022;
reg   [15:0] mul_ln63_reg_6022_pp0_iter2_reg;
wire   [15:0] mul_ln63_2_fu_3790_p2;
reg   [15:0] mul_ln63_2_reg_6027;
reg   [15:0] mul_ln63_2_reg_6027_pp0_iter2_reg;
wire   [15:0] mul_ln63_3_fu_3796_p2;
reg   [15:0] mul_ln63_3_reg_6032;
reg   [15:0] mul_ln63_3_reg_6032_pp0_iter2_reg;
wire   [15:0] mul_ln63_6_fu_3802_p2;
reg   [15:0] mul_ln63_6_reg_6037;
reg   [15:0] mul_ln63_6_reg_6037_pp0_iter2_reg;
wire   [15:0] mul_ln63_10_fu_3808_p2;
reg   [15:0] mul_ln63_10_reg_6042;
reg   [15:0] mul_ln63_10_reg_6042_pp0_iter2_reg;
wire   [15:0] mul_ln63_12_fu_3814_p2;
reg   [15:0] mul_ln63_12_reg_6047;
reg   [15:0] mul_ln63_12_reg_6047_pp0_iter2_reg;
wire   [15:0] mul_ln63_13_fu_3820_p2;
reg   [15:0] mul_ln63_13_reg_6052;
reg   [15:0] mul_ln63_13_reg_6052_pp0_iter2_reg;
wire   [15:0] mul_ln63_14_fu_3826_p2;
reg   [15:0] mul_ln63_14_reg_6057;
reg   [15:0] mul_ln63_14_reg_6057_pp0_iter2_reg;
wire   [15:0] mul_ln63_17_fu_3832_p2;
reg   [15:0] mul_ln63_17_reg_6062;
reg   [15:0] mul_ln63_17_reg_6062_pp0_iter2_reg;
wire   [15:0] mul_ln63_19_fu_3838_p2;
reg   [15:0] mul_ln63_19_reg_6067;
reg   [15:0] mul_ln63_19_reg_6067_pp0_iter2_reg;
wire   [15:0] mul_ln63_23_fu_3844_p2;
reg   [15:0] mul_ln63_23_reg_6072;
reg   [15:0] mul_ln63_23_reg_6072_pp0_iter2_reg;
wire   [15:0] mul_ln63_24_fu_3850_p2;
reg   [15:0] mul_ln63_24_reg_6077;
reg   [15:0] mul_ln63_24_reg_6077_pp0_iter2_reg;
wire   [15:0] mul_ln63_26_fu_3856_p2;
reg   [15:0] mul_ln63_26_reg_6082;
reg   [15:0] mul_ln63_26_reg_6082_pp0_iter2_reg;
wire   [15:0] mul_ln63_27_fu_3862_p2;
reg   [15:0] mul_ln63_27_reg_6087;
reg   [15:0] mul_ln63_27_reg_6087_pp0_iter2_reg;
wire   [15:0] mul_ln63_28_fu_3868_p2;
reg   [15:0] mul_ln63_28_reg_6092;
reg   [15:0] mul_ln63_28_reg_6092_pp0_iter2_reg;
wire   [15:0] mul_ln63_29_fu_3874_p2;
reg   [15:0] mul_ln63_29_reg_6097;
reg   [15:0] mul_ln63_29_reg_6097_pp0_iter2_reg;
wire   [15:0] mul_ln63_32_fu_3880_p2;
reg   [15:0] mul_ln63_32_reg_6102;
reg   [15:0] mul_ln63_32_reg_6102_pp0_iter2_reg;
wire   [15:0] mul_ln63_39_fu_3886_p2;
reg   [15:0] mul_ln63_39_reg_6107;
reg   [15:0] mul_ln63_39_reg_6107_pp0_iter2_reg;
wire   [15:0] mul_ln63_42_fu_3892_p2;
reg   [15:0] mul_ln63_42_reg_6112;
reg   [15:0] mul_ln63_42_reg_6112_pp0_iter2_reg;
wire   [15:0] mul_ln63_45_fu_3898_p2;
reg   [15:0] mul_ln63_45_reg_6117;
reg   [15:0] mul_ln63_45_reg_6117_pp0_iter2_reg;
wire   [15:0] mul_ln63_46_fu_3904_p2;
reg   [15:0] mul_ln63_46_reg_6122;
reg   [15:0] mul_ln63_46_reg_6122_pp0_iter2_reg;
wire   [15:0] mul_ln63_50_fu_3910_p2;
reg   [15:0] mul_ln63_50_reg_6127;
reg   [15:0] mul_ln63_50_reg_6127_pp0_iter2_reg;
wire   [15:0] mul_ln63_51_fu_3916_p2;
reg   [15:0] mul_ln63_51_reg_6132;
reg   [15:0] mul_ln63_51_reg_6132_pp0_iter2_reg;
wire   [15:0] mul_ln63_54_fu_3922_p2;
reg   [15:0] mul_ln63_54_reg_6137;
reg   [15:0] mul_ln63_54_reg_6137_pp0_iter2_reg;
wire   [15:0] mul_ln63_55_fu_3928_p2;
reg   [15:0] mul_ln63_55_reg_6142;
reg   [15:0] mul_ln63_55_reg_6142_pp0_iter2_reg;
wire   [15:0] mul_ln63_56_fu_3934_p2;
reg   [15:0] mul_ln63_56_reg_6147;
reg   [15:0] mul_ln63_56_reg_6147_pp0_iter2_reg;
wire   [15:0] mul_ln63_62_fu_3940_p2;
reg   [15:0] mul_ln63_62_reg_6152;
reg   [15:0] mul_ln63_62_reg_6152_pp0_iter2_reg;
wire   [15:0] mul_ln63_63_fu_3946_p2;
reg   [15:0] mul_ln63_63_reg_6157;
reg   [15:0] mul_ln63_63_reg_6157_pp0_iter2_reg;
wire   [15:0] mul_ln63_64_fu_3952_p2;
reg   [15:0] mul_ln63_64_reg_6162;
reg   [15:0] mul_ln63_64_reg_6162_pp0_iter2_reg;
wire   [15:0] mul_ln63_66_fu_3958_p2;
reg   [15:0] mul_ln63_66_reg_6167;
reg   [15:0] mul_ln63_66_reg_6167_pp0_iter2_reg;
wire   [15:0] mul_ln63_67_fu_3964_p2;
reg   [15:0] mul_ln63_67_reg_6172;
reg   [15:0] mul_ln63_67_reg_6172_pp0_iter2_reg;
wire   [15:0] mul_ln63_69_fu_3970_p2;
reg   [15:0] mul_ln63_69_reg_6177;
reg   [15:0] mul_ln63_69_reg_6177_pp0_iter2_reg;
wire   [15:0] mul_ln63_70_fu_3976_p2;
reg   [15:0] mul_ln63_70_reg_6182;
reg   [15:0] mul_ln63_70_reg_6182_pp0_iter2_reg;
wire   [15:0] mul_ln63_73_fu_3982_p2;
reg   [15:0] mul_ln63_73_reg_6187;
reg   [15:0] mul_ln63_73_reg_6187_pp0_iter2_reg;
wire   [15:0] mul_ln63_76_fu_3988_p2;
reg   [15:0] mul_ln63_76_reg_6192;
reg   [15:0] mul_ln63_76_reg_6192_pp0_iter2_reg;
wire   [15:0] mul_ln63_77_fu_3994_p2;
reg   [15:0] mul_ln63_77_reg_6197;
reg   [15:0] mul_ln63_77_reg_6197_pp0_iter2_reg;
wire   [15:0] mul_ln63_79_fu_4000_p2;
reg   [15:0] mul_ln63_79_reg_6202;
reg   [15:0] mul_ln63_79_reg_6202_pp0_iter2_reg;
wire   [15:0] mul_ln63_81_fu_4006_p2;
reg   [15:0] mul_ln63_81_reg_6207;
reg   [15:0] mul_ln63_81_reg_6207_pp0_iter2_reg;
wire   [15:0] mul_ln63_85_fu_4012_p2;
reg   [15:0] mul_ln63_85_reg_6212;
reg   [15:0] mul_ln63_85_reg_6212_pp0_iter2_reg;
wire   [15:0] mul_ln63_88_fu_4018_p2;
reg   [15:0] mul_ln63_88_reg_6217;
reg   [15:0] mul_ln63_88_reg_6217_pp0_iter2_reg;
wire   [15:0] mul_ln63_89_fu_4024_p2;
reg   [15:0] mul_ln63_89_reg_6222;
reg   [15:0] mul_ln63_89_reg_6222_pp0_iter2_reg;
wire   [15:0] mul_ln63_92_fu_4030_p2;
reg   [15:0] mul_ln63_92_reg_6227;
reg   [15:0] mul_ln63_92_reg_6227_pp0_iter2_reg;
wire   [15:0] mul_ln63_97_fu_4036_p2;
reg   [15:0] mul_ln63_97_reg_6232;
reg   [15:0] mul_ln63_97_reg_6232_pp0_iter2_reg;
wire   [15:0] mul_ln63_100_fu_4042_p2;
reg   [15:0] mul_ln63_100_reg_6237;
reg   [15:0] mul_ln63_100_reg_6237_pp0_iter2_reg;
wire   [15:0] mul_ln63_102_fu_4048_p2;
reg   [15:0] mul_ln63_102_reg_6242;
reg   [15:0] mul_ln63_102_reg_6242_pp0_iter2_reg;
wire   [15:0] mul_ln63_103_fu_4054_p2;
reg   [15:0] mul_ln63_103_reg_6247;
reg   [15:0] mul_ln63_103_reg_6247_pp0_iter2_reg;
wire   [15:0] mul_ln63_107_fu_4060_p2;
reg   [15:0] mul_ln63_107_reg_6252;
reg   [15:0] mul_ln63_107_reg_6252_pp0_iter2_reg;
wire   [15:0] mul_ln63_110_fu_4066_p2;
reg   [15:0] mul_ln63_110_reg_6257;
reg   [15:0] mul_ln63_110_reg_6257_pp0_iter2_reg;
wire   [15:0] mul_ln63_114_fu_4072_p2;
reg   [15:0] mul_ln63_114_reg_6262;
reg   [15:0] mul_ln63_114_reg_6262_pp0_iter2_reg;
wire   [15:0] mul_ln63_115_fu_4078_p2;
reg   [15:0] mul_ln63_115_reg_6267;
reg   [15:0] mul_ln63_115_reg_6267_pp0_iter2_reg;
wire   [15:0] mul_ln63_116_fu_4084_p2;
reg   [15:0] mul_ln63_116_reg_6272;
reg   [15:0] mul_ln63_116_reg_6272_pp0_iter2_reg;
wire   [15:0] mul_ln63_117_fu_4090_p2;
reg   [15:0] mul_ln63_117_reg_6277;
reg   [15:0] mul_ln63_117_reg_6277_pp0_iter2_reg;
wire   [15:0] mul_ln63_119_fu_4096_p2;
reg   [15:0] mul_ln63_119_reg_6282;
reg   [15:0] mul_ln63_119_reg_6282_pp0_iter2_reg;
wire   [15:0] mul_ln63_120_fu_4102_p2;
reg   [15:0] mul_ln63_120_reg_6287;
reg   [15:0] mul_ln63_120_reg_6287_pp0_iter2_reg;
wire   [15:0] mul_ln63_122_fu_4108_p2;
reg   [15:0] mul_ln63_122_reg_6292;
reg   [15:0] mul_ln63_122_reg_6292_pp0_iter2_reg;
wire   [15:0] mul_ln63_123_fu_4114_p2;
reg   [15:0] mul_ln63_123_reg_6297;
reg   [15:0] mul_ln63_123_reg_6297_pp0_iter2_reg;
wire   [15:0] mul_ln63_124_fu_4120_p2;
reg   [15:0] mul_ln63_124_reg_6302;
reg   [15:0] mul_ln63_124_reg_6302_pp0_iter2_reg;
wire   [15:0] mul_ln63_134_fu_4126_p2;
reg   [15:0] mul_ln63_134_reg_6307;
reg   [15:0] mul_ln63_134_reg_6307_pp0_iter2_reg;
wire   [15:0] mul_ln63_136_fu_4132_p2;
reg   [15:0] mul_ln63_136_reg_6312;
reg   [15:0] mul_ln63_136_reg_6312_pp0_iter2_reg;
wire   [15:0] mul_ln63_137_fu_4138_p2;
reg   [15:0] mul_ln63_137_reg_6317;
reg   [15:0] mul_ln63_137_reg_6317_pp0_iter2_reg;
wire   [15:0] mul_ln63_141_fu_4144_p2;
reg   [15:0] mul_ln63_141_reg_6322;
reg   [15:0] mul_ln63_141_reg_6322_pp0_iter2_reg;
wire   [15:0] mul_ln63_144_fu_4150_p2;
reg   [15:0] mul_ln63_144_reg_6327;
reg   [15:0] mul_ln63_144_reg_6327_pp0_iter2_reg;
wire   [15:0] mul_ln63_146_fu_4156_p2;
reg   [15:0] mul_ln63_146_reg_6332;
reg   [15:0] mul_ln63_146_reg_6332_pp0_iter2_reg;
reg   [14:0] MatC_addr_reg_6342;
reg   [14:0] MatC_addr_reg_6342_pp0_iter4_reg;
wire   [15:0] grp_fu_4804_p3;
reg  signed [15:0] add_ln63_1_reg_6353;
wire   [15:0] grp_fu_4762_p3;
reg  signed [15:0] add_ln63_3_reg_6358;
wire   [15:0] grp_fu_4911_p3;
wire   [15:0] grp_fu_4755_p3;
reg  signed [15:0] add_ln63_8_reg_6368;
wire   [15:0] grp_fu_4495_p3;
reg  signed [15:0] add_ln63_9_reg_6373;
wire   [15:0] grp_fu_4869_p3;
reg  signed [15:0] add_ln63_11_reg_6378;
wire   [15:0] grp_fu_4790_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_19_fu_4169_p2;
reg   [15:0] add_ln63_19_reg_6388;
wire   [15:0] grp_fu_4897_p3;
reg  signed [15:0] add_ln63_20_reg_6393;
wire   [15:0] grp_fu_4653_p3;
wire   [15:0] grp_fu_4783_p3;
reg  signed [15:0] add_ln63_25_reg_6403;
wire   [15:0] grp_fu_4510_p3;
wire   [15:0] grp_fu_4741_p3;
reg  signed [15:0] add_ln63_29_reg_6413;
wire   [15:0] grp_fu_4797_p3;
wire   [15:0] grp_fu_4748_p3;
reg  signed [15:0] add_ln63_36_reg_6423;
wire   [15:0] grp_fu_4488_p3;
reg  signed [15:0] add_ln63_37_reg_6428;
wire   [15:0] grp_fu_4819_p3;
reg  signed [15:0] add_ln63_39_reg_6433;
wire   [15:0] grp_fu_4531_p3;
wire   [15:0] grp_fu_4769_p3;
reg  signed [15:0] add_ln63_44_reg_6443;
wire   [15:0] grp_fu_4776_p3;
wire   [15:0] grp_fu_4706_p3;
reg  signed [15:0] add_ln63_48_reg_6453;
wire   [15:0] grp_fu_4596_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_56_fu_4173_p2;
reg   [15:0] add_ln63_56_reg_6463;
wire   [15:0] grp_fu_4883_p3;
reg  signed [15:0] add_ln63_57_reg_6468;
wire   [15:0] grp_fu_4833_p3;
wire   [15:0] grp_fu_4848_p3;
reg  signed [15:0] add_ln63_62_reg_6478;
wire   [15:0] grp_fu_4720_p3;
wire   [15:0] grp_fu_4568_p3;
reg  signed [15:0] add_ln63_66_reg_6488;
wire   [15:0] grp_fu_4734_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_76_fu_4177_p2;
reg   [15:0] add_ln63_76_reg_6498;
wire   [15:0] grp_fu_4727_p3;
reg  signed [15:0] add_ln63_77_reg_6503;
wire   [15:0] grp_fu_4546_p3;
wire   [15:0] grp_fu_4524_p3;
reg  signed [15:0] add_ln63_82_reg_6513;
wire   [15:0] grp_fu_4890_p3;
wire   [15:0] grp_fu_4667_p3;
reg  signed [15:0] add_ln63_86_reg_6523;
wire   [15:0] grp_fu_4862_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_94_fu_4181_p2;
reg   [15:0] add_ln63_94_reg_6533;
wire   [15:0] grp_fu_4855_p3;
reg  signed [15:0] add_ln63_95_reg_6538;
wire   [15:0] grp_fu_4639_p3;
wire   [15:0] grp_fu_4589_p3;
reg  signed [15:0] add_ln63_100_reg_6548;
wire   [15:0] grp_fu_4876_p3;
wire   [15:0] grp_fu_4582_p3;
reg  signed [15:0] add_ln63_104_reg_6558;
wire   [15:0] grp_fu_4646_p3;
wire   [15:0] grp_fu_4826_p3;
reg  signed [15:0] add_ln63_111_reg_6568;
wire   [15:0] grp_fu_4603_p3;
reg  signed [15:0] add_ln63_112_reg_6573;
wire   [15:0] grp_fu_4517_p3;
reg  signed [15:0] add_ln63_114_reg_6578;
wire   [15:0] grp_fu_4713_p3;
wire   [15:0] grp_fu_4660_p3;
reg  signed [15:0] add_ln63_119_reg_6588;
wire   [15:0] grp_fu_4932_p3;
wire   [15:0] grp_fu_4904_p3;
reg  signed [15:0] add_ln63_123_reg_6598;
wire   [15:0] grp_fu_4632_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_131_fu_4185_p2;
reg   [15:0] add_ln63_131_reg_6608;
wire   [15:0] grp_fu_4575_p3;
reg  signed [15:0] add_ln63_132_reg_6613;
wire   [15:0] grp_fu_4918_p3;
wire   [15:0] grp_fu_4625_p3;
reg  signed [15:0] add_ln63_137_reg_6623;
wire   [15:0] grp_fu_4925_p3;
wire   [15:0] grp_fu_4553_p3;
reg  signed [15:0] add_ln63_141_reg_6633;
wire   [15:0] grp_fu_4618_p3;
wire   [63:0] zext_ln57_fu_761_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln59_fu_770_p1;
wire   [63:0] p_cast_fu_4165_p1;
reg   [7:0] j_fu_642;
wire   [7:0] add_ln59_fu_775_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_j_load;
reg   [6:0] i_fu_646;
wire   [6:0] select_ln57_1_fu_753_p3;
reg   [6:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten21_fu_650;
wire   [14:0] add_ln57_1_fu_721_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten21_load;
reg    MatA_ce0_local;
reg    MatB_ce0_local;
reg    MatC_ce1_local;
reg    MatC_we0_local;
wire   [15:0] add_ln63_149_fu_4472_p2;
reg    MatC_ce0_local;
wire   [0:0] icmp_ln59_fu_739_p2;
wire   [6:0] add_ln57_fu_733_p2;
wire  signed [15:0] mul_ln63_fu_3784_p0;
wire  signed [15:0] mul_ln63_fu_3784_p1;
wire  signed [15:0] mul_ln63_2_fu_3790_p0;
wire  signed [15:0] mul_ln63_2_fu_3790_p1;
wire  signed [15:0] mul_ln63_3_fu_3796_p0;
wire  signed [15:0] mul_ln63_3_fu_3796_p1;
wire  signed [15:0] mul_ln63_6_fu_3802_p0;
wire  signed [15:0] mul_ln63_6_fu_3802_p1;
wire  signed [15:0] mul_ln63_10_fu_3808_p0;
wire  signed [15:0] mul_ln63_10_fu_3808_p1;
wire  signed [15:0] mul_ln63_12_fu_3814_p0;
wire  signed [15:0] mul_ln63_12_fu_3814_p1;
wire  signed [15:0] mul_ln63_13_fu_3820_p0;
wire  signed [15:0] mul_ln63_13_fu_3820_p1;
wire  signed [15:0] mul_ln63_14_fu_3826_p0;
wire  signed [15:0] mul_ln63_14_fu_3826_p1;
wire  signed [15:0] mul_ln63_17_fu_3832_p0;
wire  signed [15:0] mul_ln63_17_fu_3832_p1;
wire  signed [15:0] mul_ln63_19_fu_3838_p0;
wire  signed [15:0] mul_ln63_19_fu_3838_p1;
wire  signed [15:0] mul_ln63_23_fu_3844_p0;
wire  signed [15:0] mul_ln63_23_fu_3844_p1;
wire  signed [15:0] mul_ln63_24_fu_3850_p0;
wire  signed [15:0] mul_ln63_24_fu_3850_p1;
wire  signed [15:0] mul_ln63_26_fu_3856_p0;
wire  signed [15:0] mul_ln63_26_fu_3856_p1;
wire  signed [15:0] mul_ln63_27_fu_3862_p0;
wire  signed [15:0] mul_ln63_27_fu_3862_p1;
wire  signed [15:0] mul_ln63_28_fu_3868_p0;
wire  signed [15:0] mul_ln63_28_fu_3868_p1;
wire  signed [15:0] mul_ln63_29_fu_3874_p0;
wire  signed [15:0] mul_ln63_29_fu_3874_p1;
wire  signed [15:0] mul_ln63_32_fu_3880_p0;
wire  signed [15:0] mul_ln63_32_fu_3880_p1;
wire  signed [15:0] mul_ln63_39_fu_3886_p0;
wire  signed [15:0] mul_ln63_39_fu_3886_p1;
wire  signed [15:0] mul_ln63_42_fu_3892_p0;
wire  signed [15:0] mul_ln63_42_fu_3892_p1;
wire  signed [15:0] mul_ln63_45_fu_3898_p0;
wire  signed [15:0] mul_ln63_45_fu_3898_p1;
wire  signed [15:0] mul_ln63_46_fu_3904_p0;
wire  signed [15:0] mul_ln63_46_fu_3904_p1;
wire  signed [15:0] mul_ln63_50_fu_3910_p0;
wire  signed [15:0] mul_ln63_50_fu_3910_p1;
wire  signed [15:0] mul_ln63_51_fu_3916_p0;
wire  signed [15:0] mul_ln63_51_fu_3916_p1;
wire  signed [15:0] mul_ln63_54_fu_3922_p0;
wire  signed [15:0] mul_ln63_54_fu_3922_p1;
wire  signed [15:0] mul_ln63_55_fu_3928_p0;
wire  signed [15:0] mul_ln63_55_fu_3928_p1;
wire  signed [15:0] mul_ln63_56_fu_3934_p0;
wire  signed [15:0] mul_ln63_56_fu_3934_p1;
wire  signed [15:0] mul_ln63_62_fu_3940_p0;
wire  signed [15:0] mul_ln63_62_fu_3940_p1;
wire  signed [15:0] mul_ln63_63_fu_3946_p0;
wire  signed [15:0] mul_ln63_63_fu_3946_p1;
wire  signed [15:0] mul_ln63_64_fu_3952_p0;
wire  signed [15:0] mul_ln63_64_fu_3952_p1;
wire  signed [15:0] mul_ln63_66_fu_3958_p0;
wire  signed [15:0] mul_ln63_66_fu_3958_p1;
wire  signed [15:0] mul_ln63_67_fu_3964_p0;
wire  signed [15:0] mul_ln63_67_fu_3964_p1;
wire  signed [15:0] mul_ln63_69_fu_3970_p0;
wire  signed [15:0] mul_ln63_69_fu_3970_p1;
wire  signed [15:0] mul_ln63_70_fu_3976_p0;
wire  signed [15:0] mul_ln63_70_fu_3976_p1;
wire  signed [15:0] mul_ln63_73_fu_3982_p0;
wire  signed [15:0] mul_ln63_73_fu_3982_p1;
wire  signed [15:0] mul_ln63_76_fu_3988_p0;
wire  signed [15:0] mul_ln63_76_fu_3988_p1;
wire  signed [15:0] mul_ln63_77_fu_3994_p0;
wire  signed [15:0] mul_ln63_77_fu_3994_p1;
wire  signed [15:0] mul_ln63_79_fu_4000_p0;
wire  signed [15:0] mul_ln63_79_fu_4000_p1;
wire  signed [15:0] mul_ln63_81_fu_4006_p0;
wire  signed [15:0] mul_ln63_81_fu_4006_p1;
wire  signed [15:0] mul_ln63_85_fu_4012_p0;
wire  signed [15:0] mul_ln63_85_fu_4012_p1;
wire  signed [15:0] mul_ln63_88_fu_4018_p0;
wire  signed [15:0] mul_ln63_88_fu_4018_p1;
wire  signed [15:0] mul_ln63_89_fu_4024_p0;
wire  signed [15:0] mul_ln63_89_fu_4024_p1;
wire  signed [15:0] mul_ln63_92_fu_4030_p0;
wire  signed [15:0] mul_ln63_92_fu_4030_p1;
wire  signed [15:0] mul_ln63_97_fu_4036_p0;
wire  signed [15:0] mul_ln63_97_fu_4036_p1;
wire  signed [15:0] mul_ln63_100_fu_4042_p0;
wire  signed [15:0] mul_ln63_100_fu_4042_p1;
wire  signed [15:0] mul_ln63_102_fu_4048_p0;
wire  signed [15:0] mul_ln63_102_fu_4048_p1;
wire  signed [15:0] mul_ln63_103_fu_4054_p0;
wire  signed [15:0] mul_ln63_103_fu_4054_p1;
wire  signed [15:0] mul_ln63_107_fu_4060_p0;
wire  signed [15:0] mul_ln63_107_fu_4060_p1;
wire  signed [15:0] mul_ln63_110_fu_4066_p0;
wire  signed [15:0] mul_ln63_110_fu_4066_p1;
wire  signed [15:0] mul_ln63_114_fu_4072_p0;
wire  signed [15:0] mul_ln63_114_fu_4072_p1;
wire  signed [15:0] mul_ln63_115_fu_4078_p0;
wire  signed [15:0] mul_ln63_115_fu_4078_p1;
wire  signed [15:0] mul_ln63_116_fu_4084_p0;
wire  signed [15:0] mul_ln63_116_fu_4084_p1;
wire  signed [15:0] mul_ln63_117_fu_4090_p0;
wire  signed [15:0] mul_ln63_117_fu_4090_p1;
wire  signed [15:0] mul_ln63_119_fu_4096_p0;
wire  signed [15:0] mul_ln63_119_fu_4096_p1;
wire  signed [15:0] mul_ln63_120_fu_4102_p0;
wire  signed [15:0] mul_ln63_120_fu_4102_p1;
wire  signed [15:0] mul_ln63_122_fu_4108_p0;
wire  signed [15:0] mul_ln63_122_fu_4108_p1;
wire  signed [15:0] mul_ln63_123_fu_4114_p0;
wire  signed [15:0] mul_ln63_123_fu_4114_p1;
wire  signed [15:0] mul_ln63_124_fu_4120_p0;
wire  signed [15:0] mul_ln63_124_fu_4120_p1;
wire  signed [15:0] mul_ln63_134_fu_4126_p0;
wire  signed [15:0] mul_ln63_134_fu_4126_p1;
wire  signed [15:0] mul_ln63_136_fu_4132_p0;
wire  signed [15:0] mul_ln63_136_fu_4132_p1;
wire  signed [15:0] mul_ln63_137_fu_4138_p0;
wire  signed [15:0] mul_ln63_137_fu_4138_p1;
wire  signed [15:0] mul_ln63_141_fu_4144_p0;
wire  signed [15:0] mul_ln63_141_fu_4144_p1;
wire  signed [15:0] mul_ln63_144_fu_4150_p0;
wire  signed [15:0] mul_ln63_144_fu_4150_p1;
wire  signed [15:0] mul_ln63_146_fu_4156_p0;
wire  signed [15:0] mul_ln63_146_fu_4156_p1;
wire   [14:0] grp_fu_4479_p3;
wire  signed [15:0] add_ln63_19_fu_4169_p0;
wire   [15:0] grp_fu_4840_p3;
wire  signed [15:0] add_ln63_19_fu_4169_p1;
wire   [15:0] grp_fu_4690_p3;
wire  signed [15:0] add_ln63_56_fu_4173_p0;
wire   [15:0] grp_fu_4674_p3;
wire  signed [15:0] add_ln63_56_fu_4173_p1;
wire   [15:0] grp_fu_4502_p3;
wire  signed [15:0] add_ln63_76_fu_4177_p0;
wire   [15:0] grp_fu_4538_p3;
wire  signed [15:0] add_ln63_76_fu_4177_p1;
wire   [15:0] grp_fu_4811_p3;
wire  signed [15:0] add_ln63_94_fu_4181_p0;
wire   [15:0] grp_fu_4560_p3;
wire  signed [15:0] add_ln63_94_fu_4181_p1;
wire   [15:0] grp_fu_4698_p3;
wire  signed [15:0] add_ln63_131_fu_4185_p0;
wire   [15:0] grp_fu_4610_p3;
wire  signed [15:0] add_ln63_131_fu_4185_p1;
wire   [15:0] grp_fu_4682_p3;
wire  signed [15:0] add_ln63_2_fu_4189_p1;
wire   [15:0] grp_fu_5009_p3;
wire  signed [15:0] add_ln63_6_fu_4193_p0;
wire   [15:0] grp_fu_4939_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_6_fu_4193_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_2_fu_4189_p2;
wire  signed [15:0] add_ln63_14_fu_4207_p0;
wire   [15:0] grp_fu_5058_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_14_fu_4207_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_10_fu_4203_p2;
wire   [15:0] add_ln63_15_fu_4211_p2;
wire   [15:0] add_ln63_7_fu_4197_p2;
wire  signed [15:0] add_ln63_23_fu_4223_p0;
wire   [15:0] grp_fu_5030_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_23_fu_4223_p2;
wire  signed [15:0] add_ln63_28_fu_4232_p0;
wire   [15:0] grp_fu_4967_p3;
wire  signed [15:0] add_ln63_32_fu_4236_p0;
wire   [15:0] grp_fu_4953_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_32_fu_4236_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_28_fu_4232_p2;
wire   [15:0] add_ln63_33_fu_4240_p2;
wire   [15:0] add_ln63_24_fu_4227_p2;
wire   [15:0] add_ln63_34_fu_4246_p2;
wire   [15:0] add_ln63_16_fu_4217_p2;
wire  signed [15:0] add_ln63_42_fu_4262_p0;
wire   [15:0] grp_fu_5002_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_42_fu_4262_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_38_fu_4258_p2;
wire  signed [15:0] add_ln63_47_fu_4272_p0;
wire   [15:0] grp_fu_4974_p3;
wire  signed [15:0] add_ln63_51_fu_4276_p0;
wire   [15:0] grp_fu_5079_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_51_fu_4276_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_47_fu_4272_p2;
wire   [15:0] add_ln63_52_fu_4280_p2;
wire   [15:0] add_ln63_43_fu_4266_p2;
wire  signed [15:0] add_ln63_60_fu_4292_p0;
wire   [15:0] grp_fu_5072_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_60_fu_4292_p2;
wire  signed [15:0] add_ln63_65_fu_4301_p0;
wire   [15:0] grp_fu_5093_p3;
wire  signed [15:0] add_ln63_69_fu_4305_p0;
wire   [15:0] grp_fu_5051_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_69_fu_4305_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_65_fu_4301_p2;
wire   [15:0] add_ln63_70_fu_4309_p2;
wire   [15:0] add_ln63_61_fu_4296_p2;
wire   [15:0] add_ln63_71_fu_4315_p2;
wire   [15:0] add_ln63_53_fu_4286_p2;
wire   [15:0] add_ln63_72_fu_4321_p2;
wire   [15:0] add_ln63_35_fu_4252_p2;
wire  signed [15:0] add_ln63_80_fu_4333_p0;
wire   [15:0] grp_fu_5023_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_80_fu_4333_p2;
wire  signed [15:0] add_ln63_85_fu_4342_p0;
wire   [15:0] grp_fu_5086_p3;
wire  signed [15:0] add_ln63_89_fu_4346_p0;
wire   [15:0] grp_fu_5037_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_89_fu_4346_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_85_fu_4342_p2;
wire   [15:0] add_ln63_90_fu_4350_p2;
wire   [15:0] add_ln63_81_fu_4337_p2;
wire  signed [15:0] add_ln63_98_fu_4362_p0;
wire   [15:0] grp_fu_5016_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_98_fu_4362_p2;
wire  signed [15:0] add_ln63_103_fu_4371_p0;
wire   [15:0] grp_fu_4988_p3;
wire  signed [15:0] add_ln63_107_fu_4375_p0;
wire   [15:0] grp_fu_4946_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_107_fu_4375_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_103_fu_4371_p2;
wire   [15:0] add_ln63_108_fu_4379_p2;
wire   [15:0] add_ln63_99_fu_4366_p2;
wire   [15:0] add_ln63_109_fu_4385_p2;
wire   [15:0] add_ln63_91_fu_4356_p2;
wire  signed [15:0] add_ln63_117_fu_4401_p0;
wire   [15:0] grp_fu_4981_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_117_fu_4401_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_113_fu_4397_p2;
wire  signed [15:0] add_ln63_122_fu_4411_p0;
wire   [15:0] grp_fu_4995_p3;
wire  signed [15:0] add_ln63_126_fu_4415_p0;
wire   [15:0] grp_fu_5100_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_126_fu_4415_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_122_fu_4411_p2;
wire   [15:0] add_ln63_127_fu_4419_p2;
wire   [15:0] add_ln63_118_fu_4405_p2;
wire  signed [15:0] add_ln63_135_fu_4431_p0;
wire   [15:0] grp_fu_5044_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_135_fu_4431_p2;
wire  signed [15:0] add_ln63_140_fu_4440_p0;
wire   [15:0] grp_fu_4960_p3;
wire  signed [15:0] add_ln63_144_fu_4444_p0;
wire   [15:0] grp_fu_5065_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_144_fu_4444_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln63_140_fu_4440_p2;
wire   [15:0] add_ln63_145_fu_4448_p2;
wire   [15:0] add_ln63_136_fu_4435_p2;
wire   [15:0] add_ln63_146_fu_4454_p2;
wire   [15:0] add_ln63_128_fu_4425_p2;
wire   [15:0] add_ln63_147_fu_4460_p2;
wire   [15:0] add_ln63_110_fu_4391_p2;
wire   [15:0] add_ln63_148_fu_4466_p2;
wire   [15:0] add_ln63_73_fu_4327_p2;
wire   [7:0] grp_fu_4479_p0;
wire   [6:0] grp_fu_4479_p1;
wire   [7:0] grp_fu_4479_p2;
wire  signed [15:0] grp_fu_4488_p0;
wire  signed [15:0] grp_fu_4488_p1;
wire  signed [15:0] grp_fu_4495_p0;
wire  signed [15:0] grp_fu_4495_p1;
wire  signed [15:0] grp_fu_4502_p0;
wire  signed [15:0] grp_fu_4502_p1;
wire  signed [15:0] grp_fu_4510_p0;
wire  signed [15:0] grp_fu_4510_p1;
wire  signed [15:0] grp_fu_4517_p0;
wire  signed [15:0] grp_fu_4517_p1;
wire  signed [15:0] grp_fu_4524_p0;
wire  signed [15:0] grp_fu_4524_p1;
wire  signed [15:0] grp_fu_4531_p0;
wire  signed [15:0] grp_fu_4531_p1;
wire  signed [15:0] grp_fu_4538_p0;
wire  signed [15:0] grp_fu_4538_p1;
wire  signed [15:0] grp_fu_4546_p0;
wire  signed [15:0] grp_fu_4546_p1;
wire  signed [15:0] grp_fu_4553_p0;
wire  signed [15:0] grp_fu_4553_p1;
wire  signed [15:0] grp_fu_4560_p0;
wire  signed [15:0] grp_fu_4560_p1;
wire  signed [15:0] grp_fu_4568_p0;
wire  signed [15:0] grp_fu_4568_p1;
wire  signed [15:0] grp_fu_4575_p0;
wire  signed [15:0] grp_fu_4575_p1;
wire  signed [15:0] grp_fu_4582_p0;
wire  signed [15:0] grp_fu_4582_p1;
wire  signed [15:0] grp_fu_4589_p0;
wire  signed [15:0] grp_fu_4589_p1;
wire  signed [15:0] grp_fu_4596_p0;
wire  signed [15:0] grp_fu_4596_p1;
wire  signed [15:0] grp_fu_4603_p0;
wire  signed [15:0] grp_fu_4603_p1;
wire  signed [15:0] grp_fu_4610_p0;
wire  signed [15:0] grp_fu_4610_p1;
wire  signed [15:0] grp_fu_4618_p0;
wire  signed [15:0] grp_fu_4618_p1;
wire  signed [15:0] grp_fu_4625_p0;
wire  signed [15:0] grp_fu_4625_p1;
wire  signed [15:0] grp_fu_4632_p0;
wire  signed [15:0] grp_fu_4632_p1;
wire  signed [15:0] grp_fu_4639_p0;
wire  signed [15:0] grp_fu_4639_p1;
wire  signed [15:0] grp_fu_4646_p0;
wire  signed [15:0] grp_fu_4646_p1;
wire  signed [15:0] grp_fu_4653_p0;
wire  signed [15:0] grp_fu_4653_p1;
wire  signed [15:0] grp_fu_4660_p0;
wire  signed [15:0] grp_fu_4660_p1;
wire  signed [15:0] grp_fu_4667_p0;
wire  signed [15:0] grp_fu_4667_p1;
wire  signed [15:0] grp_fu_4674_p0;
wire  signed [15:0] grp_fu_4674_p1;
wire  signed [15:0] grp_fu_4682_p0;
wire  signed [15:0] grp_fu_4682_p1;
wire  signed [15:0] grp_fu_4690_p0;
wire  signed [15:0] grp_fu_4690_p1;
wire  signed [15:0] grp_fu_4698_p0;
wire  signed [15:0] grp_fu_4698_p1;
wire  signed [15:0] grp_fu_4706_p0;
wire  signed [15:0] grp_fu_4706_p1;
wire  signed [15:0] grp_fu_4713_p0;
wire  signed [15:0] grp_fu_4713_p1;
wire  signed [15:0] grp_fu_4720_p0;
wire  signed [15:0] grp_fu_4720_p1;
wire  signed [15:0] grp_fu_4727_p0;
wire  signed [15:0] grp_fu_4727_p1;
wire  signed [15:0] grp_fu_4734_p0;
wire  signed [15:0] grp_fu_4734_p1;
wire  signed [15:0] grp_fu_4741_p0;
wire  signed [15:0] grp_fu_4741_p1;
wire  signed [15:0] grp_fu_4748_p0;
wire  signed [15:0] grp_fu_4748_p1;
wire  signed [15:0] grp_fu_4755_p0;
wire  signed [15:0] grp_fu_4755_p1;
wire  signed [15:0] grp_fu_4762_p0;
wire  signed [15:0] grp_fu_4762_p1;
wire  signed [15:0] grp_fu_4769_p0;
wire  signed [15:0] grp_fu_4769_p1;
wire  signed [15:0] grp_fu_4776_p0;
wire  signed [15:0] grp_fu_4776_p1;
wire  signed [15:0] grp_fu_4783_p0;
wire  signed [15:0] grp_fu_4783_p1;
wire  signed [15:0] grp_fu_4790_p0;
wire  signed [15:0] grp_fu_4790_p1;
wire  signed [15:0] grp_fu_4797_p0;
wire  signed [15:0] grp_fu_4797_p1;
wire  signed [15:0] grp_fu_4804_p0;
wire  signed [15:0] grp_fu_4804_p1;
wire  signed [15:0] grp_fu_4811_p0;
wire  signed [15:0] grp_fu_4811_p1;
wire  signed [15:0] grp_fu_4819_p0;
wire  signed [15:0] grp_fu_4819_p1;
wire  signed [15:0] grp_fu_4826_p0;
wire  signed [15:0] grp_fu_4826_p1;
wire  signed [15:0] grp_fu_4833_p0;
wire  signed [15:0] grp_fu_4833_p1;
wire  signed [15:0] grp_fu_4840_p0;
wire  signed [15:0] grp_fu_4840_p1;
wire  signed [15:0] grp_fu_4848_p0;
wire  signed [15:0] grp_fu_4848_p1;
wire  signed [15:0] grp_fu_4855_p0;
wire  signed [15:0] grp_fu_4855_p1;
wire  signed [15:0] grp_fu_4862_p0;
wire  signed [15:0] grp_fu_4862_p1;
wire  signed [15:0] grp_fu_4869_p0;
wire  signed [15:0] grp_fu_4869_p1;
wire  signed [15:0] grp_fu_4876_p0;
wire  signed [15:0] grp_fu_4876_p1;
wire  signed [15:0] grp_fu_4883_p0;
wire  signed [15:0] grp_fu_4883_p1;
wire  signed [15:0] grp_fu_4890_p0;
wire  signed [15:0] grp_fu_4890_p1;
wire  signed [15:0] grp_fu_4897_p0;
wire  signed [15:0] grp_fu_4897_p1;
wire  signed [15:0] grp_fu_4904_p0;
wire  signed [15:0] grp_fu_4904_p1;
wire  signed [15:0] grp_fu_4911_p0;
wire  signed [15:0] grp_fu_4911_p1;
wire  signed [15:0] grp_fu_4918_p0;
wire  signed [15:0] grp_fu_4918_p1;
wire  signed [15:0] grp_fu_4925_p0;
wire  signed [15:0] grp_fu_4925_p1;
wire  signed [15:0] grp_fu_4932_p0;
wire  signed [15:0] grp_fu_4932_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [14:0] grp_fu_4479_p10;
wire   [14:0] grp_fu_4479_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 j_fu_642 = 8'd0;
#0 i_fu_646 = 7'd0;
#0 indvar_flatten21_fu_650 = 15'd0;
#0 ap_done_reg = 1'b0;
end

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U12(
    .din0(mul_ln63_fu_3784_p0),
    .din1(mul_ln63_fu_3784_p1),
    .dout(mul_ln63_fu_3784_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U13(
    .din0(mul_ln63_2_fu_3790_p0),
    .din1(mul_ln63_2_fu_3790_p1),
    .dout(mul_ln63_2_fu_3790_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U14(
    .din0(mul_ln63_3_fu_3796_p0),
    .din1(mul_ln63_3_fu_3796_p1),
    .dout(mul_ln63_3_fu_3796_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U15(
    .din0(mul_ln63_6_fu_3802_p0),
    .din1(mul_ln63_6_fu_3802_p1),
    .dout(mul_ln63_6_fu_3802_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U16(
    .din0(mul_ln63_10_fu_3808_p0),
    .din1(mul_ln63_10_fu_3808_p1),
    .dout(mul_ln63_10_fu_3808_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U17(
    .din0(mul_ln63_12_fu_3814_p0),
    .din1(mul_ln63_12_fu_3814_p1),
    .dout(mul_ln63_12_fu_3814_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U18(
    .din0(mul_ln63_13_fu_3820_p0),
    .din1(mul_ln63_13_fu_3820_p1),
    .dout(mul_ln63_13_fu_3820_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U19(
    .din0(mul_ln63_14_fu_3826_p0),
    .din1(mul_ln63_14_fu_3826_p1),
    .dout(mul_ln63_14_fu_3826_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U20(
    .din0(mul_ln63_17_fu_3832_p0),
    .din1(mul_ln63_17_fu_3832_p1),
    .dout(mul_ln63_17_fu_3832_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U21(
    .din0(mul_ln63_19_fu_3838_p0),
    .din1(mul_ln63_19_fu_3838_p1),
    .dout(mul_ln63_19_fu_3838_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U22(
    .din0(mul_ln63_23_fu_3844_p0),
    .din1(mul_ln63_23_fu_3844_p1),
    .dout(mul_ln63_23_fu_3844_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U23(
    .din0(mul_ln63_24_fu_3850_p0),
    .din1(mul_ln63_24_fu_3850_p1),
    .dout(mul_ln63_24_fu_3850_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U24(
    .din0(mul_ln63_26_fu_3856_p0),
    .din1(mul_ln63_26_fu_3856_p1),
    .dout(mul_ln63_26_fu_3856_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U25(
    .din0(mul_ln63_27_fu_3862_p0),
    .din1(mul_ln63_27_fu_3862_p1),
    .dout(mul_ln63_27_fu_3862_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U26(
    .din0(mul_ln63_28_fu_3868_p0),
    .din1(mul_ln63_28_fu_3868_p1),
    .dout(mul_ln63_28_fu_3868_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U27(
    .din0(mul_ln63_29_fu_3874_p0),
    .din1(mul_ln63_29_fu_3874_p1),
    .dout(mul_ln63_29_fu_3874_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U28(
    .din0(mul_ln63_32_fu_3880_p0),
    .din1(mul_ln63_32_fu_3880_p1),
    .dout(mul_ln63_32_fu_3880_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U29(
    .din0(mul_ln63_39_fu_3886_p0),
    .din1(mul_ln63_39_fu_3886_p1),
    .dout(mul_ln63_39_fu_3886_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U30(
    .din0(mul_ln63_42_fu_3892_p0),
    .din1(mul_ln63_42_fu_3892_p1),
    .dout(mul_ln63_42_fu_3892_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U31(
    .din0(mul_ln63_45_fu_3898_p0),
    .din1(mul_ln63_45_fu_3898_p1),
    .dout(mul_ln63_45_fu_3898_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U32(
    .din0(mul_ln63_46_fu_3904_p0),
    .din1(mul_ln63_46_fu_3904_p1),
    .dout(mul_ln63_46_fu_3904_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U33(
    .din0(mul_ln63_50_fu_3910_p0),
    .din1(mul_ln63_50_fu_3910_p1),
    .dout(mul_ln63_50_fu_3910_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U34(
    .din0(mul_ln63_51_fu_3916_p0),
    .din1(mul_ln63_51_fu_3916_p1),
    .dout(mul_ln63_51_fu_3916_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U35(
    .din0(mul_ln63_54_fu_3922_p0),
    .din1(mul_ln63_54_fu_3922_p1),
    .dout(mul_ln63_54_fu_3922_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U36(
    .din0(mul_ln63_55_fu_3928_p0),
    .din1(mul_ln63_55_fu_3928_p1),
    .dout(mul_ln63_55_fu_3928_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U37(
    .din0(mul_ln63_56_fu_3934_p0),
    .din1(mul_ln63_56_fu_3934_p1),
    .dout(mul_ln63_56_fu_3934_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U38(
    .din0(mul_ln63_62_fu_3940_p0),
    .din1(mul_ln63_62_fu_3940_p1),
    .dout(mul_ln63_62_fu_3940_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U39(
    .din0(mul_ln63_63_fu_3946_p0),
    .din1(mul_ln63_63_fu_3946_p1),
    .dout(mul_ln63_63_fu_3946_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U40(
    .din0(mul_ln63_64_fu_3952_p0),
    .din1(mul_ln63_64_fu_3952_p1),
    .dout(mul_ln63_64_fu_3952_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U41(
    .din0(mul_ln63_66_fu_3958_p0),
    .din1(mul_ln63_66_fu_3958_p1),
    .dout(mul_ln63_66_fu_3958_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U42(
    .din0(mul_ln63_67_fu_3964_p0),
    .din1(mul_ln63_67_fu_3964_p1),
    .dout(mul_ln63_67_fu_3964_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U43(
    .din0(mul_ln63_69_fu_3970_p0),
    .din1(mul_ln63_69_fu_3970_p1),
    .dout(mul_ln63_69_fu_3970_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U44(
    .din0(mul_ln63_70_fu_3976_p0),
    .din1(mul_ln63_70_fu_3976_p1),
    .dout(mul_ln63_70_fu_3976_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U45(
    .din0(mul_ln63_73_fu_3982_p0),
    .din1(mul_ln63_73_fu_3982_p1),
    .dout(mul_ln63_73_fu_3982_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U46(
    .din0(mul_ln63_76_fu_3988_p0),
    .din1(mul_ln63_76_fu_3988_p1),
    .dout(mul_ln63_76_fu_3988_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U47(
    .din0(mul_ln63_77_fu_3994_p0),
    .din1(mul_ln63_77_fu_3994_p1),
    .dout(mul_ln63_77_fu_3994_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U48(
    .din0(mul_ln63_79_fu_4000_p0),
    .din1(mul_ln63_79_fu_4000_p1),
    .dout(mul_ln63_79_fu_4000_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U49(
    .din0(mul_ln63_81_fu_4006_p0),
    .din1(mul_ln63_81_fu_4006_p1),
    .dout(mul_ln63_81_fu_4006_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U50(
    .din0(mul_ln63_85_fu_4012_p0),
    .din1(mul_ln63_85_fu_4012_p1),
    .dout(mul_ln63_85_fu_4012_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U51(
    .din0(mul_ln63_88_fu_4018_p0),
    .din1(mul_ln63_88_fu_4018_p1),
    .dout(mul_ln63_88_fu_4018_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U52(
    .din0(mul_ln63_89_fu_4024_p0),
    .din1(mul_ln63_89_fu_4024_p1),
    .dout(mul_ln63_89_fu_4024_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U53(
    .din0(mul_ln63_92_fu_4030_p0),
    .din1(mul_ln63_92_fu_4030_p1),
    .dout(mul_ln63_92_fu_4030_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U54(
    .din0(mul_ln63_97_fu_4036_p0),
    .din1(mul_ln63_97_fu_4036_p1),
    .dout(mul_ln63_97_fu_4036_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U55(
    .din0(mul_ln63_100_fu_4042_p0),
    .din1(mul_ln63_100_fu_4042_p1),
    .dout(mul_ln63_100_fu_4042_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U56(
    .din0(mul_ln63_102_fu_4048_p0),
    .din1(mul_ln63_102_fu_4048_p1),
    .dout(mul_ln63_102_fu_4048_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U57(
    .din0(mul_ln63_103_fu_4054_p0),
    .din1(mul_ln63_103_fu_4054_p1),
    .dout(mul_ln63_103_fu_4054_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U58(
    .din0(mul_ln63_107_fu_4060_p0),
    .din1(mul_ln63_107_fu_4060_p1),
    .dout(mul_ln63_107_fu_4060_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U59(
    .din0(mul_ln63_110_fu_4066_p0),
    .din1(mul_ln63_110_fu_4066_p1),
    .dout(mul_ln63_110_fu_4066_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U60(
    .din0(mul_ln63_114_fu_4072_p0),
    .din1(mul_ln63_114_fu_4072_p1),
    .dout(mul_ln63_114_fu_4072_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U61(
    .din0(mul_ln63_115_fu_4078_p0),
    .din1(mul_ln63_115_fu_4078_p1),
    .dout(mul_ln63_115_fu_4078_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U62(
    .din0(mul_ln63_116_fu_4084_p0),
    .din1(mul_ln63_116_fu_4084_p1),
    .dout(mul_ln63_116_fu_4084_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U63(
    .din0(mul_ln63_117_fu_4090_p0),
    .din1(mul_ln63_117_fu_4090_p1),
    .dout(mul_ln63_117_fu_4090_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U64(
    .din0(mul_ln63_119_fu_4096_p0),
    .din1(mul_ln63_119_fu_4096_p1),
    .dout(mul_ln63_119_fu_4096_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U65(
    .din0(mul_ln63_120_fu_4102_p0),
    .din1(mul_ln63_120_fu_4102_p1),
    .dout(mul_ln63_120_fu_4102_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U66(
    .din0(mul_ln63_122_fu_4108_p0),
    .din1(mul_ln63_122_fu_4108_p1),
    .dout(mul_ln63_122_fu_4108_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U67(
    .din0(mul_ln63_123_fu_4114_p0),
    .din1(mul_ln63_123_fu_4114_p1),
    .dout(mul_ln63_123_fu_4114_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U68(
    .din0(mul_ln63_124_fu_4120_p0),
    .din1(mul_ln63_124_fu_4120_p1),
    .dout(mul_ln63_124_fu_4120_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U69(
    .din0(mul_ln63_134_fu_4126_p0),
    .din1(mul_ln63_134_fu_4126_p1),
    .dout(mul_ln63_134_fu_4126_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U70(
    .din0(mul_ln63_136_fu_4132_p0),
    .din1(mul_ln63_136_fu_4132_p1),
    .dout(mul_ln63_136_fu_4132_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U71(
    .din0(mul_ln63_137_fu_4138_p0),
    .din1(mul_ln63_137_fu_4138_p1),
    .dout(mul_ln63_137_fu_4138_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U72(
    .din0(mul_ln63_141_fu_4144_p0),
    .din1(mul_ln63_141_fu_4144_p1),
    .dout(mul_ln63_141_fu_4144_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U73(
    .din0(mul_ln63_144_fu_4150_p0),
    .din1(mul_ln63_144_fu_4150_p1),
    .dout(mul_ln63_144_fu_4150_p2)
);

real_matmul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U74(
    .din0(mul_ln63_146_fu_4156_p0),
    .din1(mul_ln63_146_fu_4156_p1),
    .dout(mul_ln63_146_fu_4156_p2)
);

real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_8ns_15_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4479_p0),
    .din1(grp_fu_4479_p1),
    .din2(grp_fu_4479_p2),
    .ce(1'b1),
    .dout(grp_fu_4479_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4488_p0),
    .din1(grp_fu_4488_p1),
    .din2(mul_ln63_92_reg_6227_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4488_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4495_p0),
    .din1(grp_fu_4495_p1),
    .din2(mul_ln63_97_reg_6232_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4495_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4502_p0),
    .din1(grp_fu_4502_p1),
    .din2(mul_ln63_12_reg_6047_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4502_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4510_p0),
    .din1(grp_fu_4510_p1),
    .din2(mul_ln63_26_reg_6082_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4510_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4517_p0),
    .din1(grp_fu_4517_p1),
    .din2(mul_ln63_24_reg_6077_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4517_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4524_p0),
    .din1(grp_fu_4524_p1),
    .din2(mul_ln63_136_reg_6312_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4524_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4531_p0),
    .din1(grp_fu_4531_p1),
    .din2(mul_ln63_114_reg_6262_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4531_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4538_p0),
    .din1(grp_fu_4538_p1),
    .din2(mul_ln63_62_reg_6152_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4538_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4546_p0),
    .din1(grp_fu_4546_p1),
    .din2(mul_ln63_50_reg_6127_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4546_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4553_p0),
    .din1(grp_fu_4553_p1),
    .din2(mul_ln63_79_reg_6202_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4553_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4560_p0),
    .din1(grp_fu_4560_p1),
    .din2(mul_ln63_120_reg_6287_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4560_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4568_p0),
    .din1(grp_fu_4568_p1),
    .din2(mul_ln63_46_reg_6122_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4568_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4575_p0),
    .din1(grp_fu_4575_p1),
    .din2(mul_ln63_13_reg_6052_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4575_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4582_p0),
    .din1(grp_fu_4582_p1),
    .din2(mul_ln63_107_reg_6252_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4582_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4589_p0),
    .din1(grp_fu_4589_p1),
    .din2(mul_ln63_117_reg_6277_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4589_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4596_p0),
    .din1(grp_fu_4596_p1),
    .din2(mul_ln63_103_reg_6247_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4596_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4603_p0),
    .din1(grp_fu_4603_p1),
    .din2(mul_ln63_102_reg_6242_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4603_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4610_p0),
    .din1(grp_fu_4610_p1),
    .din2(mul_ln63_77_reg_6197_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4610_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4618_p0),
    .din1(grp_fu_4618_p1),
    .din2(mul_ln63_2_reg_6027_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4618_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4625_p0),
    .din1(grp_fu_4625_p1),
    .din2(mul_ln63_69_reg_6177_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4625_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4632_p0),
    .din1(grp_fu_4632_p1),
    .din2(mul_ln63_146_reg_6332_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4632_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4639_p0),
    .din1(grp_fu_4639_p1),
    .din2(mul_ln63_42_reg_6112_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4639_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4646_p0),
    .din1(grp_fu_4646_p1),
    .din2(mul_ln63_85_reg_6212_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4646_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4653_p0),
    .din1(grp_fu_4653_p1),
    .din2(mul_ln63_89_reg_6222_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4653_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4660_p0),
    .din1(grp_fu_4660_p1),
    .din2(mul_ln63_66_reg_6167_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4660_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4667_p0),
    .din1(grp_fu_4667_p1),
    .din2(mul_ln63_29_reg_6097_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4667_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4674_p0),
    .din1(grp_fu_4674_p1),
    .din2(mul_ln63_76_reg_6192_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4674_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4682_p0),
    .din1(grp_fu_4682_p1),
    .din2(mul_ln63_56_reg_6147_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4682_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4690_p0),
    .din1(grp_fu_4690_p1),
    .din2(mul_ln63_119_reg_6282_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4690_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4698_p0),
    .din1(grp_fu_4698_p1),
    .din2(mul_ln63_28_reg_6092_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4698_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4706_p0),
    .din1(grp_fu_4706_p1),
    .din2(mul_ln63_10_reg_6042_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4706_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4713_p0),
    .din1(grp_fu_4713_p1),
    .din2(mul_ln63_88_reg_6217_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4713_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4720_p0),
    .din1(grp_fu_4720_p1),
    .din2(mul_ln63_54_reg_6137_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4720_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4727_p0),
    .din1(grp_fu_4727_p1),
    .din2(mul_ln63_116_reg_6272_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4727_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4734_p0),
    .din1(grp_fu_4734_p1),
    .din2(mul_ln63_137_reg_6317_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4734_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4741_p0),
    .din1(grp_fu_4741_p1),
    .din2(mul_ln63_81_reg_6207_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4741_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4748_p0),
    .din1(grp_fu_4748_p1),
    .din2(mul_ln63_55_reg_6142_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4748_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4755_p0),
    .din1(grp_fu_4755_p1),
    .din2(mul_ln63_63_reg_6157_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4755_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4762_p0),
    .din1(grp_fu_4762_p1),
    .din2(mul_ln63_32_reg_6102_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4762_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4769_p0),
    .din1(grp_fu_4769_p1),
    .din2(mul_ln63_51_reg_6132_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4769_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4776_p0),
    .din1(grp_fu_4776_p1),
    .din2(mul_ln63_141_reg_6322_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4776_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4783_p0),
    .din1(grp_fu_4783_p1),
    .din2(mul_ln63_110_reg_6257_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4783_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4790_p0),
    .din1(grp_fu_4790_p1),
    .din2(mul_ln63_100_reg_6237_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4790_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4797_p0),
    .din1(grp_fu_4797_p1),
    .din2(mul_ln63_39_reg_6107_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4797_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4804_p0),
    .din1(grp_fu_4804_p1),
    .din2(mul_ln63_19_reg_6067_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4804_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4811_p0),
    .din1(grp_fu_4811_p1),
    .din2(mul_ln63_23_reg_6072_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4811_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4819_p0),
    .din1(grp_fu_4819_p1),
    .din2(mul_ln63_14_reg_6057_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4819_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4826_p0),
    .din1(grp_fu_4826_p1),
    .din2(mul_ln63_134_reg_6307_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4826_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4833_p0),
    .din1(grp_fu_4833_p1),
    .din2(mul_ln63_123_reg_6297_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4833_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4840_p0),
    .din1(grp_fu_4840_p1),
    .din2(mul_ln63_27_reg_6087_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4840_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4848_p0),
    .din1(grp_fu_4848_p1),
    .din2(mul_ln63_122_reg_6292_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4848_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4855_p0),
    .din1(grp_fu_4855_p1),
    .din2(mul_ln63_73_reg_6187_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4855_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4862_p0),
    .din1(grp_fu_4862_p1),
    .din2(mul_ln63_6_reg_6037_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4862_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4869_p0),
    .din1(grp_fu_4869_p1),
    .din2(mul_ln63_67_reg_6172_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4869_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4876_p0),
    .din1(grp_fu_4876_p1),
    .din2(mul_ln63_64_reg_6162_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4876_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4883_p0),
    .din1(grp_fu_4883_p1),
    .din2(mul_ln63_reg_6022_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4883_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4890_p0),
    .din1(grp_fu_4890_p1),
    .din2(mul_ln63_17_reg_6062_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4890_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4897_p0),
    .din1(grp_fu_4897_p1),
    .din2(mul_ln63_45_reg_6117_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4897_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4904_p0),
    .din1(grp_fu_4904_p1),
    .din2(mul_ln63_144_reg_6327_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4904_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4911_p0),
    .din1(grp_fu_4911_p1),
    .din2(mul_ln63_70_reg_6182_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4911_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4918_p0),
    .din1(grp_fu_4918_p1),
    .din2(mul_ln63_124_reg_6302_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4918_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4925_p0),
    .din1(grp_fu_4925_p1),
    .din2(mul_ln63_115_reg_6267_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4925_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4932_p0),
    .din1(grp_fu_4932_p1),
    .din2(mul_ln63_3_reg_6032_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_4932_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_153_reg_5602),
    .din1(tmp_4_reg_5167),
    .din2(grp_fu_4911_p3),
    .ce(1'b1),
    .dout(grp_fu_4939_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_257_reg_5902),
    .din1(tmp_108_reg_5467),
    .din2(grp_fu_4646_p3),
    .ce(1'b1),
    .dout(grp_fu_4946_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_181_reg_5682),
    .din1(tmp_32_reg_5247),
    .din2(grp_fu_4797_p3),
    .ce(1'b1),
    .dout(grp_fu_4953_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_290_reg_5997),
    .din1(tmp_141_reg_5562),
    .din2(grp_fu_4925_p3),
    .ce(1'b1),
    .dout(grp_fu_4960_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_176_reg_5667),
    .din1(tmp_27_reg_5232),
    .din2(grp_fu_4510_p3),
    .ce(1'b1),
    .dout(grp_fu_4967_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_195_reg_5722),
    .din1(tmp_46_reg_5287),
    .din2(grp_fu_4776_p3),
    .ce(1'b1),
    .dout(grp_fu_4974_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_266_reg_5927),
    .din1(tmp_117_reg_5492),
    .din2(grp_fu_4713_p3),
    .ce(1'b1),
    .dout(grp_fu_4981_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_252_reg_5887),
    .din1(tmp_103_reg_5452),
    .din2(grp_fu_4876_p3),
    .ce(1'b1),
    .dout(grp_fu_4988_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_271_reg_5942),
    .din1(tmp_122_reg_5507),
    .din2(grp_fu_4932_p3),
    .ce(1'b1),
    .dout(grp_fu_4995_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_190_reg_5707),
    .din1(tmp_41_reg_5272),
    .din2(grp_fu_4531_p3),
    .ce(1'b1),
    .dout(grp_fu_5002_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln63_reg_5587),
    .din1(empty_28_reg_5152),
    .din2(MatC_q1),
    .ce(1'b1),
    .dout(grp_fu_5009_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_247_reg_5872),
    .din1(tmp_98_reg_5437),
    .din2(grp_fu_4639_p3),
    .ce(1'b1),
    .dout(grp_fu_5016_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_228_reg_5817),
    .din1(tmp_79_reg_5382),
    .din2(grp_fu_4546_p3),
    .ce(1'b1),
    .dout(grp_fu_5023_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_171_reg_5652),
    .din1(tmp_22_reg_5217),
    .din2(grp_fu_4653_p3),
    .ce(1'b1),
    .dout(grp_fu_5030_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_238_reg_5847),
    .din1(tmp_89_reg_5412),
    .din2(grp_fu_4862_p3),
    .ce(1'b1),
    .dout(grp_fu_5037_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_285_reg_5982),
    .din1(tmp_136_reg_5547),
    .din2(grp_fu_4918_p3),
    .ce(1'b1),
    .dout(grp_fu_5044_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_219_reg_5792),
    .din1(tmp_70_reg_5357),
    .din2(grp_fu_4734_p3),
    .ce(1'b1),
    .dout(grp_fu_5051_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_162_reg_5627),
    .din1(tmp_13_reg_5192),
    .din2(grp_fu_4790_p3),
    .ce(1'b1),
    .dout(grp_fu_5058_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_295_reg_6012),
    .din1(tmp_146_reg_5577),
    .din2(grp_fu_4618_p3),
    .ce(1'b1),
    .dout(grp_fu_5065_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_209_reg_5762),
    .din1(tmp_60_reg_5327),
    .din2(grp_fu_4833_p3),
    .ce(1'b1),
    .dout(grp_fu_5072_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_200_reg_5737),
    .din1(tmp_51_reg_5302),
    .din2(grp_fu_4596_p3),
    .ce(1'b1),
    .dout(grp_fu_5079_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_233_reg_5832),
    .din1(tmp_84_reg_5397),
    .din2(grp_fu_4890_p3),
    .ce(1'b1),
    .dout(grp_fu_5086_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_214_reg_5777),
    .din1(tmp_65_reg_5342),
    .din2(grp_fu_4720_p3),
    .ce(1'b1),
    .dout(grp_fu_5093_p3)
);

real_matmul_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_276_reg_5957),
    .din1(tmp_127_reg_5522),
    .din2(grp_fu_4632_p3),
    .ce(1'b1),
    .dout(grp_fu_5100_p3)
);

real_matmul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_715_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_646 <= select_ln57_1_fu_753_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_646 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_715_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten21_fu_650 <= add_ln57_1_fu_721_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten21_fu_650 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_715_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_642 <= add_ln59_fu_775_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_642 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        MatC_addr_reg_6342 <= p_cast_fu_4165_p1;
        MatC_addr_reg_6342_pp0_iter4_reg <= MatC_addr_reg_6342;
        add_ln63_131_reg_6608 <= add_ln63_131_fu_4185_p2;
        add_ln63_19_reg_6388 <= add_ln63_19_fu_4169_p2;
        add_ln63_56_reg_6463 <= add_ln63_56_fu_4173_p2;
        add_ln63_76_reg_6498 <= add_ln63_76_fu_4177_p2;
        add_ln63_94_reg_6533 <= add_ln63_94_fu_4181_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        mul_ln63_100_reg_6237_pp0_iter2_reg <= mul_ln63_100_reg_6237;
        mul_ln63_102_reg_6242_pp0_iter2_reg <= mul_ln63_102_reg_6242;
        mul_ln63_103_reg_6247_pp0_iter2_reg <= mul_ln63_103_reg_6247;
        mul_ln63_107_reg_6252_pp0_iter2_reg <= mul_ln63_107_reg_6252;
        mul_ln63_10_reg_6042_pp0_iter2_reg <= mul_ln63_10_reg_6042;
        mul_ln63_110_reg_6257_pp0_iter2_reg <= mul_ln63_110_reg_6257;
        mul_ln63_114_reg_6262_pp0_iter2_reg <= mul_ln63_114_reg_6262;
        mul_ln63_115_reg_6267_pp0_iter2_reg <= mul_ln63_115_reg_6267;
        mul_ln63_116_reg_6272_pp0_iter2_reg <= mul_ln63_116_reg_6272;
        mul_ln63_117_reg_6277_pp0_iter2_reg <= mul_ln63_117_reg_6277;
        mul_ln63_119_reg_6282_pp0_iter2_reg <= mul_ln63_119_reg_6282;
        mul_ln63_120_reg_6287_pp0_iter2_reg <= mul_ln63_120_reg_6287;
        mul_ln63_122_reg_6292_pp0_iter2_reg <= mul_ln63_122_reg_6292;
        mul_ln63_123_reg_6297_pp0_iter2_reg <= mul_ln63_123_reg_6297;
        mul_ln63_124_reg_6302_pp0_iter2_reg <= mul_ln63_124_reg_6302;
        mul_ln63_12_reg_6047_pp0_iter2_reg <= mul_ln63_12_reg_6047;
        mul_ln63_134_reg_6307_pp0_iter2_reg <= mul_ln63_134_reg_6307;
        mul_ln63_136_reg_6312_pp0_iter2_reg <= mul_ln63_136_reg_6312;
        mul_ln63_137_reg_6317_pp0_iter2_reg <= mul_ln63_137_reg_6317;
        mul_ln63_13_reg_6052_pp0_iter2_reg <= mul_ln63_13_reg_6052;
        mul_ln63_141_reg_6322_pp0_iter2_reg <= mul_ln63_141_reg_6322;
        mul_ln63_144_reg_6327_pp0_iter2_reg <= mul_ln63_144_reg_6327;
        mul_ln63_146_reg_6332_pp0_iter2_reg <= mul_ln63_146_reg_6332;
        mul_ln63_14_reg_6057_pp0_iter2_reg <= mul_ln63_14_reg_6057;
        mul_ln63_17_reg_6062_pp0_iter2_reg <= mul_ln63_17_reg_6062;
        mul_ln63_19_reg_6067_pp0_iter2_reg <= mul_ln63_19_reg_6067;
        mul_ln63_23_reg_6072_pp0_iter2_reg <= mul_ln63_23_reg_6072;
        mul_ln63_24_reg_6077_pp0_iter2_reg <= mul_ln63_24_reg_6077;
        mul_ln63_26_reg_6082_pp0_iter2_reg <= mul_ln63_26_reg_6082;
        mul_ln63_27_reg_6087_pp0_iter2_reg <= mul_ln63_27_reg_6087;
        mul_ln63_28_reg_6092_pp0_iter2_reg <= mul_ln63_28_reg_6092;
        mul_ln63_29_reg_6097_pp0_iter2_reg <= mul_ln63_29_reg_6097;
        mul_ln63_2_reg_6027_pp0_iter2_reg <= mul_ln63_2_reg_6027;
        mul_ln63_32_reg_6102_pp0_iter2_reg <= mul_ln63_32_reg_6102;
        mul_ln63_39_reg_6107_pp0_iter2_reg <= mul_ln63_39_reg_6107;
        mul_ln63_3_reg_6032_pp0_iter2_reg <= mul_ln63_3_reg_6032;
        mul_ln63_42_reg_6112_pp0_iter2_reg <= mul_ln63_42_reg_6112;
        mul_ln63_45_reg_6117_pp0_iter2_reg <= mul_ln63_45_reg_6117;
        mul_ln63_46_reg_6122_pp0_iter2_reg <= mul_ln63_46_reg_6122;
        mul_ln63_50_reg_6127_pp0_iter2_reg <= mul_ln63_50_reg_6127;
        mul_ln63_51_reg_6132_pp0_iter2_reg <= mul_ln63_51_reg_6132;
        mul_ln63_54_reg_6137_pp0_iter2_reg <= mul_ln63_54_reg_6137;
        mul_ln63_55_reg_6142_pp0_iter2_reg <= mul_ln63_55_reg_6142;
        mul_ln63_56_reg_6147_pp0_iter2_reg <= mul_ln63_56_reg_6147;
        mul_ln63_62_reg_6152_pp0_iter2_reg <= mul_ln63_62_reg_6152;
        mul_ln63_63_reg_6157_pp0_iter2_reg <= mul_ln63_63_reg_6157;
        mul_ln63_64_reg_6162_pp0_iter2_reg <= mul_ln63_64_reg_6162;
        mul_ln63_66_reg_6167_pp0_iter2_reg <= mul_ln63_66_reg_6167;
        mul_ln63_67_reg_6172_pp0_iter2_reg <= mul_ln63_67_reg_6172;
        mul_ln63_69_reg_6177_pp0_iter2_reg <= mul_ln63_69_reg_6177;
        mul_ln63_6_reg_6037_pp0_iter2_reg <= mul_ln63_6_reg_6037;
        mul_ln63_70_reg_6182_pp0_iter2_reg <= mul_ln63_70_reg_6182;
        mul_ln63_73_reg_6187_pp0_iter2_reg <= mul_ln63_73_reg_6187;
        mul_ln63_76_reg_6192_pp0_iter2_reg <= mul_ln63_76_reg_6192;
        mul_ln63_77_reg_6197_pp0_iter2_reg <= mul_ln63_77_reg_6197;
        mul_ln63_79_reg_6202_pp0_iter2_reg <= mul_ln63_79_reg_6202;
        mul_ln63_81_reg_6207_pp0_iter2_reg <= mul_ln63_81_reg_6207;
        mul_ln63_85_reg_6212_pp0_iter2_reg <= mul_ln63_85_reg_6212;
        mul_ln63_88_reg_6217_pp0_iter2_reg <= mul_ln63_88_reg_6217;
        mul_ln63_89_reg_6222_pp0_iter2_reg <= mul_ln63_89_reg_6222;
        mul_ln63_92_reg_6227_pp0_iter2_reg <= mul_ln63_92_reg_6227;
        mul_ln63_97_reg_6232_pp0_iter2_reg <= mul_ln63_97_reg_6232;
        mul_ln63_reg_6022_pp0_iter2_reg <= mul_ln63_reg_6022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        add_ln63_100_reg_6548 <= grp_fu_4589_p3;
        add_ln63_104_reg_6558 <= grp_fu_4582_p3;
        add_ln63_111_reg_6568 <= grp_fu_4826_p3;
        add_ln63_112_reg_6573 <= grp_fu_4603_p3;
        add_ln63_114_reg_6578 <= grp_fu_4517_p3;
        add_ln63_119_reg_6588 <= grp_fu_4660_p3;
        add_ln63_11_reg_6378 <= grp_fu_4869_p3;
        add_ln63_123_reg_6598 <= grp_fu_4904_p3;
        add_ln63_132_reg_6613 <= grp_fu_4575_p3;
        add_ln63_137_reg_6623 <= grp_fu_4625_p3;
        add_ln63_141_reg_6633 <= grp_fu_4553_p3;
        add_ln63_1_reg_6353 <= grp_fu_4804_p3;
        add_ln63_20_reg_6393 <= grp_fu_4897_p3;
        add_ln63_25_reg_6403 <= grp_fu_4783_p3;
        add_ln63_29_reg_6413 <= grp_fu_4741_p3;
        add_ln63_36_reg_6423 <= grp_fu_4748_p3;
        add_ln63_37_reg_6428 <= grp_fu_4488_p3;
        add_ln63_39_reg_6433 <= grp_fu_4819_p3;
        add_ln63_3_reg_6358 <= grp_fu_4762_p3;
        add_ln63_44_reg_6443 <= grp_fu_4769_p3;
        add_ln63_48_reg_6453 <= grp_fu_4706_p3;
        add_ln63_57_reg_6468 <= grp_fu_4883_p3;
        add_ln63_62_reg_6478 <= grp_fu_4848_p3;
        add_ln63_66_reg_6488 <= grp_fu_4568_p3;
        add_ln63_77_reg_6503 <= grp_fu_4727_p3;
        add_ln63_82_reg_6513 <= grp_fu_4524_p3;
        add_ln63_86_reg_6523 <= grp_fu_4667_p3;
        add_ln63_8_reg_6368 <= grp_fu_4755_p3;
        add_ln63_95_reg_6538 <= grp_fu_4855_p3;
        add_ln63_9_reg_6373 <= grp_fu_4495_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_28_reg_5152 <= empty_28_fu_796_p1;
        mul_ln63_100_reg_6237 <= mul_ln63_100_fu_4042_p2;
        mul_ln63_102_reg_6242 <= mul_ln63_102_fu_4048_p2;
        mul_ln63_103_reg_6247 <= mul_ln63_103_fu_4054_p2;
        mul_ln63_107_reg_6252 <= mul_ln63_107_fu_4060_p2;
        mul_ln63_10_reg_6042 <= mul_ln63_10_fu_3808_p2;
        mul_ln63_110_reg_6257 <= mul_ln63_110_fu_4066_p2;
        mul_ln63_114_reg_6262 <= mul_ln63_114_fu_4072_p2;
        mul_ln63_115_reg_6267 <= mul_ln63_115_fu_4078_p2;
        mul_ln63_116_reg_6272 <= mul_ln63_116_fu_4084_p2;
        mul_ln63_117_reg_6277 <= mul_ln63_117_fu_4090_p2;
        mul_ln63_119_reg_6282 <= mul_ln63_119_fu_4096_p2;
        mul_ln63_120_reg_6287 <= mul_ln63_120_fu_4102_p2;
        mul_ln63_122_reg_6292 <= mul_ln63_122_fu_4108_p2;
        mul_ln63_123_reg_6297 <= mul_ln63_123_fu_4114_p2;
        mul_ln63_124_reg_6302 <= mul_ln63_124_fu_4120_p2;
        mul_ln63_12_reg_6047 <= mul_ln63_12_fu_3814_p2;
        mul_ln63_134_reg_6307 <= mul_ln63_134_fu_4126_p2;
        mul_ln63_136_reg_6312 <= mul_ln63_136_fu_4132_p2;
        mul_ln63_137_reg_6317 <= mul_ln63_137_fu_4138_p2;
        mul_ln63_13_reg_6052 <= mul_ln63_13_fu_3820_p2;
        mul_ln63_141_reg_6322 <= mul_ln63_141_fu_4144_p2;
        mul_ln63_144_reg_6327 <= mul_ln63_144_fu_4150_p2;
        mul_ln63_146_reg_6332 <= mul_ln63_146_fu_4156_p2;
        mul_ln63_14_reg_6057 <= mul_ln63_14_fu_3826_p2;
        mul_ln63_17_reg_6062 <= mul_ln63_17_fu_3832_p2;
        mul_ln63_19_reg_6067 <= mul_ln63_19_fu_3838_p2;
        mul_ln63_23_reg_6072 <= mul_ln63_23_fu_3844_p2;
        mul_ln63_24_reg_6077 <= mul_ln63_24_fu_3850_p2;
        mul_ln63_26_reg_6082 <= mul_ln63_26_fu_3856_p2;
        mul_ln63_27_reg_6087 <= mul_ln63_27_fu_3862_p2;
        mul_ln63_28_reg_6092 <= mul_ln63_28_fu_3868_p2;
        mul_ln63_29_reg_6097 <= mul_ln63_29_fu_3874_p2;
        mul_ln63_2_reg_6027 <= mul_ln63_2_fu_3790_p2;
        mul_ln63_32_reg_6102 <= mul_ln63_32_fu_3880_p2;
        mul_ln63_39_reg_6107 <= mul_ln63_39_fu_3886_p2;
        mul_ln63_3_reg_6032 <= mul_ln63_3_fu_3796_p2;
        mul_ln63_42_reg_6112 <= mul_ln63_42_fu_3892_p2;
        mul_ln63_45_reg_6117 <= mul_ln63_45_fu_3898_p2;
        mul_ln63_46_reg_6122 <= mul_ln63_46_fu_3904_p2;
        mul_ln63_50_reg_6127 <= mul_ln63_50_fu_3910_p2;
        mul_ln63_51_reg_6132 <= mul_ln63_51_fu_3916_p2;
        mul_ln63_54_reg_6137 <= mul_ln63_54_fu_3922_p2;
        mul_ln63_55_reg_6142 <= mul_ln63_55_fu_3928_p2;
        mul_ln63_56_reg_6147 <= mul_ln63_56_fu_3934_p2;
        mul_ln63_62_reg_6152 <= mul_ln63_62_fu_3940_p2;
        mul_ln63_63_reg_6157 <= mul_ln63_63_fu_3946_p2;
        mul_ln63_64_reg_6162 <= mul_ln63_64_fu_3952_p2;
        mul_ln63_66_reg_6167 <= mul_ln63_66_fu_3958_p2;
        mul_ln63_67_reg_6172 <= mul_ln63_67_fu_3964_p2;
        mul_ln63_69_reg_6177 <= mul_ln63_69_fu_3970_p2;
        mul_ln63_6_reg_6037 <= mul_ln63_6_fu_3802_p2;
        mul_ln63_70_reg_6182 <= mul_ln63_70_fu_3976_p2;
        mul_ln63_73_reg_6187 <= mul_ln63_73_fu_3982_p2;
        mul_ln63_76_reg_6192 <= mul_ln63_76_fu_3988_p2;
        mul_ln63_77_reg_6197 <= mul_ln63_77_fu_3994_p2;
        mul_ln63_79_reg_6202 <= mul_ln63_79_fu_4000_p2;
        mul_ln63_81_reg_6207 <= mul_ln63_81_fu_4006_p2;
        mul_ln63_85_reg_6212 <= mul_ln63_85_fu_4012_p2;
        mul_ln63_88_reg_6217 <= mul_ln63_88_fu_4018_p2;
        mul_ln63_89_reg_6222 <= mul_ln63_89_fu_4024_p2;
        mul_ln63_92_reg_6227 <= mul_ln63_92_fu_4030_p2;
        mul_ln63_97_reg_6232 <= mul_ln63_97_fu_4036_p2;
        mul_ln63_reg_6022 <= mul_ln63_fu_3784_p2;
        select_ln57_reg_5132 <= select_ln57_fu_745_p3;
        select_ln57_reg_5132_pp0_iter1_reg <= select_ln57_reg_5132;
        tmp_103_reg_5452 <= {{MatA_q0[1679:1664]}};
        tmp_108_reg_5467 <= {{MatA_q0[1759:1744]}};
        tmp_117_reg_5492 <= {{MatA_q0[1903:1888]}};
        tmp_122_reg_5507 <= {{MatA_q0[1983:1968]}};
        tmp_127_reg_5522 <= {{MatA_q0[2063:2048]}};
        tmp_136_reg_5547 <= {{MatA_q0[2207:2192]}};
        tmp_13_reg_5192 <= {{MatA_q0[239:224]}};
        tmp_141_reg_5562 <= {{MatA_q0[2287:2272]}};
        tmp_146_reg_5577 <= {{MatA_q0[2367:2352]}};
        tmp_153_reg_5602 <= {{MatB_q0[95:80]}};
        tmp_162_reg_5627 <= {{MatB_q0[239:224]}};
        tmp_171_reg_5652 <= {{MatB_q0[383:368]}};
        tmp_176_reg_5667 <= {{MatB_q0[463:448]}};
        tmp_181_reg_5682 <= {{MatB_q0[543:528]}};
        tmp_190_reg_5707 <= {{MatB_q0[687:672]}};
        tmp_195_reg_5722 <= {{MatB_q0[767:752]}};
        tmp_200_reg_5737 <= {{MatB_q0[847:832]}};
        tmp_209_reg_5762 <= {{MatB_q0[991:976]}};
        tmp_214_reg_5777 <= {{MatB_q0[1071:1056]}};
        tmp_219_reg_5792 <= {{MatB_q0[1151:1136]}};
        tmp_228_reg_5817 <= {{MatB_q0[1295:1280]}};
        tmp_22_reg_5217 <= {{MatA_q0[383:368]}};
        tmp_233_reg_5832 <= {{MatB_q0[1375:1360]}};
        tmp_238_reg_5847 <= {{MatB_q0[1455:1440]}};
        tmp_247_reg_5872 <= {{MatB_q0[1599:1584]}};
        tmp_252_reg_5887 <= {{MatB_q0[1679:1664]}};
        tmp_257_reg_5902 <= {{MatB_q0[1759:1744]}};
        tmp_266_reg_5927 <= {{MatB_q0[1903:1888]}};
        tmp_271_reg_5942 <= {{MatB_q0[1983:1968]}};
        tmp_276_reg_5957 <= {{MatB_q0[2063:2048]}};
        tmp_27_reg_5232 <= {{MatA_q0[463:448]}};
        tmp_285_reg_5982 <= {{MatB_q0[2207:2192]}};
        tmp_290_reg_5997 <= {{MatB_q0[2287:2272]}};
        tmp_295_reg_6012 <= {{MatB_q0[2367:2352]}};
        tmp_32_reg_5247 <= {{MatA_q0[543:528]}};
        tmp_41_reg_5272 <= {{MatA_q0[687:672]}};
        tmp_46_reg_5287 <= {{MatA_q0[767:752]}};
        tmp_4_reg_5167 <= {{MatA_q0[95:80]}};
        tmp_51_reg_5302 <= {{MatA_q0[847:832]}};
        tmp_60_reg_5327 <= {{MatA_q0[991:976]}};
        tmp_65_reg_5342 <= {{MatA_q0[1071:1056]}};
        tmp_70_reg_5357 <= {{MatA_q0[1151:1136]}};
        tmp_79_reg_5382 <= {{MatA_q0[1295:1280]}};
        tmp_84_reg_5397 <= {{MatA_q0[1375:1360]}};
        tmp_89_reg_5412 <= {{MatA_q0[1455:1440]}};
        tmp_98_reg_5437 <= {{MatA_q0[1599:1584]}};
        trunc_ln63_reg_5587 <= trunc_ln63_fu_2290_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MatA_ce0_local = 1'b1;
    end else begin
        MatA_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MatB_ce0_local = 1'b1;
    end else begin
        MatB_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        MatC_ce0_local = 1'b1;
    end else begin
        MatC_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        MatC_ce1_local = 1'b1;
    end else begin
        MatC_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        MatC_we0_local = 1'b1;
    end else begin
        MatC_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_715_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_646;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten21_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten21_load = indvar_flatten21_fu_650;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 8'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_642;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MatA_address0 = zext_ln57_fu_761_p1;

assign MatA_ce0 = MatA_ce0_local;

assign MatB_address0 = zext_ln59_fu_770_p1;

assign MatB_ce0 = MatB_ce0_local;

assign MatC_address0 = MatC_addr_reg_6342_pp0_iter4_reg;

assign MatC_address1 = p_cast_fu_4165_p1;

assign MatC_ce0 = MatC_ce0_local;

assign MatC_ce1 = MatC_ce1_local;

assign MatC_d0 = add_ln63_149_fu_4472_p2;

assign MatC_we0 = MatC_we0_local;

assign add_ln57_1_fu_721_p2 = (ap_sig_allocacmp_indvar_flatten21_load + 15'd1);

assign add_ln57_fu_733_p2 = (ap_sig_allocacmp_i_load + 7'd1);

assign add_ln59_fu_775_p2 = (select_ln57_fu_745_p3 + 8'd1);

assign add_ln63_103_fu_4371_p0 = grp_fu_4988_p3;

assign add_ln63_103_fu_4371_p2 = ($signed(add_ln63_103_fu_4371_p0) + $signed(add_ln63_100_reg_6548));

assign add_ln63_107_fu_4375_p0 = grp_fu_4946_p3;

assign add_ln63_107_fu_4375_p2 = ($signed(add_ln63_107_fu_4375_p0) + $signed(add_ln63_104_reg_6558));

assign add_ln63_108_fu_4379_p2 = (add_ln63_107_fu_4375_p2 + add_ln63_103_fu_4371_p2);

assign add_ln63_109_fu_4385_p2 = (add_ln63_108_fu_4379_p2 + add_ln63_99_fu_4366_p2);

assign add_ln63_10_fu_4203_p2 = ($signed(add_ln63_9_reg_6373) + $signed(add_ln63_8_reg_6368));

assign add_ln63_110_fu_4391_p2 = (add_ln63_109_fu_4385_p2 + add_ln63_91_fu_4356_p2);

assign add_ln63_113_fu_4397_p2 = ($signed(add_ln63_112_reg_6573) + $signed(add_ln63_111_reg_6568));

assign add_ln63_117_fu_4401_p0 = grp_fu_4981_p3;

assign add_ln63_117_fu_4401_p2 = ($signed(add_ln63_117_fu_4401_p0) + $signed(add_ln63_114_reg_6578));

assign add_ln63_118_fu_4405_p2 = (add_ln63_117_fu_4401_p2 + add_ln63_113_fu_4397_p2);

assign add_ln63_122_fu_4411_p0 = grp_fu_4995_p3;

assign add_ln63_122_fu_4411_p2 = ($signed(add_ln63_122_fu_4411_p0) + $signed(add_ln63_119_reg_6588));

assign add_ln63_126_fu_4415_p0 = grp_fu_5100_p3;

assign add_ln63_126_fu_4415_p2 = ($signed(add_ln63_126_fu_4415_p0) + $signed(add_ln63_123_reg_6598));

assign add_ln63_127_fu_4419_p2 = (add_ln63_126_fu_4415_p2 + add_ln63_122_fu_4411_p2);

assign add_ln63_128_fu_4425_p2 = (add_ln63_127_fu_4419_p2 + add_ln63_118_fu_4405_p2);

assign add_ln63_131_fu_4185_p0 = grp_fu_4610_p3;

assign add_ln63_131_fu_4185_p1 = grp_fu_4682_p3;

assign add_ln63_131_fu_4185_p2 = ($signed(add_ln63_131_fu_4185_p0) + $signed(add_ln63_131_fu_4185_p1));

assign add_ln63_135_fu_4431_p0 = grp_fu_5044_p3;

assign add_ln63_135_fu_4431_p2 = ($signed(add_ln63_135_fu_4431_p0) + $signed(add_ln63_132_reg_6613));

assign add_ln63_136_fu_4435_p2 = (add_ln63_135_fu_4431_p2 + add_ln63_131_reg_6608);

assign add_ln63_140_fu_4440_p0 = grp_fu_4960_p3;

assign add_ln63_140_fu_4440_p2 = ($signed(add_ln63_140_fu_4440_p0) + $signed(add_ln63_137_reg_6623));

assign add_ln63_144_fu_4444_p0 = grp_fu_5065_p3;

assign add_ln63_144_fu_4444_p2 = ($signed(add_ln63_144_fu_4444_p0) + $signed(add_ln63_141_reg_6633));

assign add_ln63_145_fu_4448_p2 = (add_ln63_144_fu_4444_p2 + add_ln63_140_fu_4440_p2);

assign add_ln63_146_fu_4454_p2 = (add_ln63_145_fu_4448_p2 + add_ln63_136_fu_4435_p2);

assign add_ln63_147_fu_4460_p2 = (add_ln63_146_fu_4454_p2 + add_ln63_128_fu_4425_p2);

assign add_ln63_148_fu_4466_p2 = (add_ln63_147_fu_4460_p2 + add_ln63_110_fu_4391_p2);

assign add_ln63_149_fu_4472_p2 = (add_ln63_148_fu_4466_p2 + add_ln63_73_fu_4327_p2);

assign add_ln63_14_fu_4207_p0 = grp_fu_5058_p3;

assign add_ln63_14_fu_4207_p2 = ($signed(add_ln63_14_fu_4207_p0) + $signed(add_ln63_11_reg_6378));

assign add_ln63_15_fu_4211_p2 = (add_ln63_14_fu_4207_p2 + add_ln63_10_fu_4203_p2);

assign add_ln63_16_fu_4217_p2 = (add_ln63_15_fu_4211_p2 + add_ln63_7_fu_4197_p2);

assign add_ln63_19_fu_4169_p0 = grp_fu_4840_p3;

assign add_ln63_19_fu_4169_p1 = grp_fu_4690_p3;

assign add_ln63_19_fu_4169_p2 = ($signed(add_ln63_19_fu_4169_p0) + $signed(add_ln63_19_fu_4169_p1));

assign add_ln63_23_fu_4223_p0 = grp_fu_5030_p3;

assign add_ln63_23_fu_4223_p2 = ($signed(add_ln63_23_fu_4223_p0) + $signed(add_ln63_20_reg_6393));

assign add_ln63_24_fu_4227_p2 = (add_ln63_23_fu_4223_p2 + add_ln63_19_reg_6388);

assign add_ln63_28_fu_4232_p0 = grp_fu_4967_p3;

assign add_ln63_28_fu_4232_p2 = ($signed(add_ln63_28_fu_4232_p0) + $signed(add_ln63_25_reg_6403));

assign add_ln63_2_fu_4189_p1 = grp_fu_5009_p3;

assign add_ln63_2_fu_4189_p2 = ($signed(add_ln63_1_reg_6353) + $signed(add_ln63_2_fu_4189_p1));

assign add_ln63_32_fu_4236_p0 = grp_fu_4953_p3;

assign add_ln63_32_fu_4236_p2 = ($signed(add_ln63_32_fu_4236_p0) + $signed(add_ln63_29_reg_6413));

assign add_ln63_33_fu_4240_p2 = (add_ln63_32_fu_4236_p2 + add_ln63_28_fu_4232_p2);

assign add_ln63_34_fu_4246_p2 = (add_ln63_33_fu_4240_p2 + add_ln63_24_fu_4227_p2);

assign add_ln63_35_fu_4252_p2 = (add_ln63_34_fu_4246_p2 + add_ln63_16_fu_4217_p2);

assign add_ln63_38_fu_4258_p2 = ($signed(add_ln63_37_reg_6428) + $signed(add_ln63_36_reg_6423));

assign add_ln63_42_fu_4262_p0 = grp_fu_5002_p3;

assign add_ln63_42_fu_4262_p2 = ($signed(add_ln63_42_fu_4262_p0) + $signed(add_ln63_39_reg_6433));

assign add_ln63_43_fu_4266_p2 = (add_ln63_42_fu_4262_p2 + add_ln63_38_fu_4258_p2);

assign add_ln63_47_fu_4272_p0 = grp_fu_4974_p3;

assign add_ln63_47_fu_4272_p2 = ($signed(add_ln63_47_fu_4272_p0) + $signed(add_ln63_44_reg_6443));

assign add_ln63_51_fu_4276_p0 = grp_fu_5079_p3;

assign add_ln63_51_fu_4276_p2 = ($signed(add_ln63_51_fu_4276_p0) + $signed(add_ln63_48_reg_6453));

assign add_ln63_52_fu_4280_p2 = (add_ln63_51_fu_4276_p2 + add_ln63_47_fu_4272_p2);

assign add_ln63_53_fu_4286_p2 = (add_ln63_52_fu_4280_p2 + add_ln63_43_fu_4266_p2);

assign add_ln63_56_fu_4173_p0 = grp_fu_4674_p3;

assign add_ln63_56_fu_4173_p1 = grp_fu_4502_p3;

assign add_ln63_56_fu_4173_p2 = ($signed(add_ln63_56_fu_4173_p0) + $signed(add_ln63_56_fu_4173_p1));

assign add_ln63_60_fu_4292_p0 = grp_fu_5072_p3;

assign add_ln63_60_fu_4292_p2 = ($signed(add_ln63_60_fu_4292_p0) + $signed(add_ln63_57_reg_6468));

assign add_ln63_61_fu_4296_p2 = (add_ln63_60_fu_4292_p2 + add_ln63_56_reg_6463);

assign add_ln63_65_fu_4301_p0 = grp_fu_5093_p3;

assign add_ln63_65_fu_4301_p2 = ($signed(add_ln63_65_fu_4301_p0) + $signed(add_ln63_62_reg_6478));

assign add_ln63_69_fu_4305_p0 = grp_fu_5051_p3;

assign add_ln63_69_fu_4305_p2 = ($signed(add_ln63_69_fu_4305_p0) + $signed(add_ln63_66_reg_6488));

assign add_ln63_6_fu_4193_p0 = grp_fu_4939_p3;

assign add_ln63_6_fu_4193_p2 = ($signed(add_ln63_6_fu_4193_p0) + $signed(add_ln63_3_reg_6358));

assign add_ln63_70_fu_4309_p2 = (add_ln63_69_fu_4305_p2 + add_ln63_65_fu_4301_p2);

assign add_ln63_71_fu_4315_p2 = (add_ln63_70_fu_4309_p2 + add_ln63_61_fu_4296_p2);

assign add_ln63_72_fu_4321_p2 = (add_ln63_71_fu_4315_p2 + add_ln63_53_fu_4286_p2);

assign add_ln63_73_fu_4327_p2 = (add_ln63_72_fu_4321_p2 + add_ln63_35_fu_4252_p2);

assign add_ln63_76_fu_4177_p0 = grp_fu_4538_p3;

assign add_ln63_76_fu_4177_p1 = grp_fu_4811_p3;

assign add_ln63_76_fu_4177_p2 = ($signed(add_ln63_76_fu_4177_p0) + $signed(add_ln63_76_fu_4177_p1));

assign add_ln63_7_fu_4197_p2 = (add_ln63_6_fu_4193_p2 + add_ln63_2_fu_4189_p2);

assign add_ln63_80_fu_4333_p0 = grp_fu_5023_p3;

assign add_ln63_80_fu_4333_p2 = ($signed(add_ln63_80_fu_4333_p0) + $signed(add_ln63_77_reg_6503));

assign add_ln63_81_fu_4337_p2 = (add_ln63_80_fu_4333_p2 + add_ln63_76_reg_6498);

assign add_ln63_85_fu_4342_p0 = grp_fu_5086_p3;

assign add_ln63_85_fu_4342_p2 = ($signed(add_ln63_85_fu_4342_p0) + $signed(add_ln63_82_reg_6513));

assign add_ln63_89_fu_4346_p0 = grp_fu_5037_p3;

assign add_ln63_89_fu_4346_p2 = ($signed(add_ln63_89_fu_4346_p0) + $signed(add_ln63_86_reg_6523));

assign add_ln63_90_fu_4350_p2 = (add_ln63_89_fu_4346_p2 + add_ln63_85_fu_4342_p2);

assign add_ln63_91_fu_4356_p2 = (add_ln63_90_fu_4350_p2 + add_ln63_81_fu_4337_p2);

assign add_ln63_94_fu_4181_p0 = grp_fu_4560_p3;

assign add_ln63_94_fu_4181_p1 = grp_fu_4698_p3;

assign add_ln63_94_fu_4181_p2 = ($signed(add_ln63_94_fu_4181_p0) + $signed(add_ln63_94_fu_4181_p1));

assign add_ln63_98_fu_4362_p0 = grp_fu_5016_p3;

assign add_ln63_98_fu_4362_p2 = ($signed(add_ln63_98_fu_4362_p0) + $signed(add_ln63_95_reg_6538));

assign add_ln63_99_fu_4366_p2 = (add_ln63_98_fu_4362_p2 + add_ln63_94_reg_6533);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_28_fu_796_p1 = MatA_q0[15:0];

assign grp_fu_4479_p0 = 15'd200;

assign grp_fu_4479_p1 = grp_fu_4479_p10;

assign grp_fu_4479_p10 = select_ln57_1_fu_753_p3;

assign grp_fu_4479_p2 = grp_fu_4479_p20;

assign grp_fu_4479_p20 = select_ln57_reg_5132_pp0_iter1_reg;

assign grp_fu_4488_p0 = {{MatB_q0[639:624]}};

assign grp_fu_4488_p1 = {{MatA_q0[639:624]}};

assign grp_fu_4495_p0 = {{MatB_q0[191:176]}};

assign grp_fu_4495_p1 = {{MatA_q0[191:176]}};

assign grp_fu_4502_p0 = {{MatB_q0[911:896]}};

assign grp_fu_4502_p1 = {{MatA_q0[911:896]}};

assign grp_fu_4510_p0 = {{MatB_q0[495:480]}};

assign grp_fu_4510_p1 = {{MatA_q0[495:480]}};

assign grp_fu_4517_p0 = {{MatB_q0[1887:1872]}};

assign grp_fu_4517_p1 = {{MatA_q0[1887:1872]}};

assign grp_fu_4524_p0 = {{MatB_q0[1359:1344]}};

assign grp_fu_4524_p1 = {{MatA_q0[1359:1344]}};

assign grp_fu_4531_p0 = {{MatB_q0[719:704]}};

assign grp_fu_4531_p1 = {{MatA_q0[719:704]}};

assign grp_fu_4538_p0 = {{MatB_q0[1247:1232]}};

assign grp_fu_4538_p1 = {{MatA_q0[1247:1232]}};

assign grp_fu_4546_p0 = {{MatB_q0[1327:1312]}};

assign grp_fu_4546_p1 = {{MatA_q0[1327:1312]}};

assign grp_fu_4553_p0 = {{MatB_q0[2351:2336]}};

assign grp_fu_4553_p1 = {{MatA_q0[2351:2336]}};

assign grp_fu_4560_p0 = {{MatB_q0[1551:1536]}};

assign grp_fu_4560_p1 = {{MatA_q0[1551:1536]}};

assign grp_fu_4568_p0 = {{MatB_q0[1135:1120]}};

assign grp_fu_4568_p1 = {{MatA_q0[1135:1120]}};

assign grp_fu_4575_p0 = {{MatB_q0[2191:2176]}};

assign grp_fu_4575_p1 = {{MatA_q0[2191:2176]}};

assign grp_fu_4582_p0 = {{MatB_q0[1743:1728]}};

assign grp_fu_4582_p1 = {{MatA_q0[1743:1728]}};

assign grp_fu_4589_p0 = {{MatB_q0[1663:1648]}};

assign grp_fu_4589_p1 = {{MatA_q0[1663:1648]}};

assign grp_fu_4596_p0 = {{MatB_q0[879:864]}};

assign grp_fu_4596_p1 = {{MatA_q0[879:864]}};

assign grp_fu_4603_p0 = {{MatB_q0[1855:1840]}};

assign grp_fu_4603_p1 = {{MatA_q0[1855:1840]}};

assign grp_fu_4610_p0 = {{MatB_q0[2159:2144]}};

assign grp_fu_4610_p1 = {{MatA_q0[2159:2144]}};

assign grp_fu_4618_p0 = {{MatB_q0[2399:2384]}};

assign grp_fu_4618_p1 = {{MatA_q0[2399:2384]}};

assign grp_fu_4625_p0 = {{MatB_q0[2271:2256]}};

assign grp_fu_4625_p1 = {{MatA_q0[2271:2256]}};

assign grp_fu_4632_p0 = {{MatB_q0[2095:2080]}};

assign grp_fu_4632_p1 = {{MatA_q0[2095:2080]}};

assign grp_fu_4639_p0 = {{MatB_q0[1631:1616]}};

assign grp_fu_4639_p1 = {{MatA_q0[1631:1616]}};

assign grp_fu_4646_p0 = {{MatB_q0[1791:1776]}};

assign grp_fu_4646_p1 = {{MatA_q0[1791:1776]}};

assign grp_fu_4653_p0 = {{MatB_q0[415:400]}};

assign grp_fu_4653_p1 = {{MatA_q0[415:400]}};

assign grp_fu_4660_p0 = {{MatB_q0[1967:1952]}};

assign grp_fu_4660_p1 = {{MatA_q0[1967:1952]}};

assign grp_fu_4667_p0 = {{MatB_q0[1439:1424]}};

assign grp_fu_4667_p1 = {{MatA_q0[1439:1424]}};

assign grp_fu_4674_p0 = {{MatB_q0[943:928]}};

assign grp_fu_4674_p1 = {{MatA_q0[943:928]}};

assign grp_fu_4682_p0 = {{MatB_q0[2127:2112]}};

assign grp_fu_4682_p1 = {{MatA_q0[2127:2112]}};

assign grp_fu_4690_p0 = {{MatB_q0[303:288]}};

assign grp_fu_4690_p1 = {{MatA_q0[303:288]}};

assign grp_fu_4698_p0 = {{MatB_q0[1519:1504]}};

assign grp_fu_4698_p1 = {{MatA_q0[1519:1504]}};

assign grp_fu_4706_p0 = {{MatB_q0[831:816]}};

assign grp_fu_4706_p1 = {{MatA_q0[831:816]}};

assign grp_fu_4713_p0 = {{MatB_q0[1935:1920]}};

assign grp_fu_4713_p1 = {{MatA_q0[1935:1920]}};

assign grp_fu_4720_p0 = {{MatB_q0[1103:1088]}};

assign grp_fu_4720_p1 = {{MatA_q0[1103:1088]}};

assign grp_fu_4727_p0 = {{MatB_q0[1279:1264]}};

assign grp_fu_4727_p1 = {{MatA_q0[1279:1264]}};

assign grp_fu_4734_p0 = {{MatB_q0[1183:1168]}};

assign grp_fu_4734_p1 = {{MatA_q0[1183:1168]}};

assign grp_fu_4741_p0 = {{MatB_q0[527:512]}};

assign grp_fu_4741_p1 = {{MatA_q0[527:512]}};

assign grp_fu_4748_p0 = {{MatB_q0[607:592]}};

assign grp_fu_4748_p1 = {{MatA_q0[607:592]}};

assign grp_fu_4755_p0 = {{MatB_q0[159:144]}};

assign grp_fu_4755_p1 = {{MatA_q0[159:144]}};

assign grp_fu_4762_p0 = {{MatB_q0[79:64]}};

assign grp_fu_4762_p1 = {{MatA_q0[79:64]}};

assign grp_fu_4769_p0 = {{MatB_q0[751:736]}};

assign grp_fu_4769_p1 = {{MatA_q0[751:736]}};

assign grp_fu_4776_p0 = {{MatB_q0[799:784]}};

assign grp_fu_4776_p1 = {{MatA_q0[799:784]}};

assign grp_fu_4783_p0 = {{MatB_q0[447:432]}};

assign grp_fu_4783_p1 = {{MatA_q0[447:432]}};

assign grp_fu_4790_p0 = {{MatB_q0[271:256]}};

assign grp_fu_4790_p1 = {{MatA_q0[271:256]}};

assign grp_fu_4797_p0 = {{MatB_q0[575:560]}};

assign grp_fu_4797_p1 = {{MatA_q0[575:560]}};

assign grp_fu_4804_p0 = {{MatB_q0[47:32]}};

assign grp_fu_4804_p1 = {{MatA_q0[47:32]}};

assign grp_fu_4811_p0 = {{MatB_q0[1215:1200]}};

assign grp_fu_4811_p1 = {{MatA_q0[1215:1200]}};

assign grp_fu_4819_p0 = {{MatB_q0[671:656]}};

assign grp_fu_4819_p1 = {{MatA_q0[671:656]}};

assign grp_fu_4826_p0 = {{MatB_q0[1823:1808]}};

assign grp_fu_4826_p1 = {{MatA_q0[1823:1808]}};

assign grp_fu_4833_p0 = {{MatB_q0[1023:1008]}};

assign grp_fu_4833_p1 = {{MatA_q0[1023:1008]}};

assign grp_fu_4840_p0 = {{MatB_q0[335:320]}};

assign grp_fu_4840_p1 = {{MatA_q0[335:320]}};

assign grp_fu_4848_p0 = {{MatB_q0[1055:1040]}};

assign grp_fu_4848_p1 = {{MatA_q0[1055:1040]}};

assign grp_fu_4855_p0 = {{MatB_q0[1583:1568]}};

assign grp_fu_4855_p1 = {{MatA_q0[1583:1568]}};

assign grp_fu_4862_p0 = {{MatB_q0[1487:1472]}};

assign grp_fu_4862_p1 = {{MatA_q0[1487:1472]}};

assign grp_fu_4869_p0 = {{MatB_q0[223:208]}};

assign grp_fu_4869_p1 = {{MatA_q0[223:208]}};

assign grp_fu_4876_p0 = {{MatB_q0[1711:1696]}};

assign grp_fu_4876_p1 = {{MatA_q0[1711:1696]}};

assign grp_fu_4883_p0 = {{MatB_q0[975:960]}};

assign grp_fu_4883_p1 = {{MatA_q0[975:960]}};

assign grp_fu_4890_p0 = {{MatB_q0[1407:1392]}};

assign grp_fu_4890_p1 = {{MatA_q0[1407:1392]}};

assign grp_fu_4897_p0 = {{MatB_q0[367:352]}};

assign grp_fu_4897_p1 = {{MatA_q0[367:352]}};

assign grp_fu_4904_p0 = {{MatB_q0[2047:2032]}};

assign grp_fu_4904_p1 = {{MatA_q0[2047:2032]}};

assign grp_fu_4911_p0 = {{MatB_q0[127:112]}};

assign grp_fu_4911_p1 = {{MatA_q0[127:112]}};

assign grp_fu_4918_p0 = {{MatB_q0[2239:2224]}};

assign grp_fu_4918_p1 = {{MatA_q0[2239:2224]}};

assign grp_fu_4925_p0 = {{MatB_q0[2319:2304]}};

assign grp_fu_4925_p1 = {{MatA_q0[2319:2304]}};

assign grp_fu_4932_p0 = {{MatB_q0[2015:2000]}};

assign grp_fu_4932_p1 = {{MatA_q0[2015:2000]}};

assign icmp_ln57_fu_715_p2 = ((ap_sig_allocacmp_indvar_flatten21_load == 15'd20000) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_739_p2 = ((ap_sig_allocacmp_j_load == 8'd200) ? 1'b1 : 1'b0);

assign mul_ln63_100_fu_4042_p0 = {{MatB_q0[255:240]}};

assign mul_ln63_100_fu_4042_p1 = {{MatA_q0[255:240]}};

assign mul_ln63_102_fu_4048_p0 = {{MatB_q0[1839:1824]}};

assign mul_ln63_102_fu_4048_p1 = {{MatA_q0[1839:1824]}};

assign mul_ln63_103_fu_4054_p0 = {{MatB_q0[863:848]}};

assign mul_ln63_103_fu_4054_p1 = {{MatA_q0[863:848]}};

assign mul_ln63_107_fu_4060_p0 = {{MatB_q0[1727:1712]}};

assign mul_ln63_107_fu_4060_p1 = {{MatA_q0[1727:1712]}};

assign mul_ln63_10_fu_3808_p0 = {{MatB_q0[815:800]}};

assign mul_ln63_10_fu_3808_p1 = {{MatA_q0[815:800]}};

assign mul_ln63_110_fu_4066_p0 = {{MatB_q0[431:416]}};

assign mul_ln63_110_fu_4066_p1 = {{MatA_q0[431:416]}};

assign mul_ln63_114_fu_4072_p0 = {{MatB_q0[703:688]}};

assign mul_ln63_114_fu_4072_p1 = {{MatA_q0[703:688]}};

assign mul_ln63_115_fu_4078_p0 = {{MatB_q0[2303:2288]}};

assign mul_ln63_115_fu_4078_p1 = {{MatA_q0[2303:2288]}};

assign mul_ln63_116_fu_4084_p0 = {{MatB_q0[1263:1248]}};

assign mul_ln63_116_fu_4084_p1 = {{MatA_q0[1263:1248]}};

assign mul_ln63_117_fu_4090_p0 = {{MatB_q0[1647:1632]}};

assign mul_ln63_117_fu_4090_p1 = {{MatA_q0[1647:1632]}};

assign mul_ln63_119_fu_4096_p0 = {{MatB_q0[287:272]}};

assign mul_ln63_119_fu_4096_p1 = {{MatA_q0[287:272]}};

assign mul_ln63_120_fu_4102_p0 = {{MatB_q0[1535:1520]}};

assign mul_ln63_120_fu_4102_p1 = {{MatA_q0[1535:1520]}};

assign mul_ln63_122_fu_4108_p0 = {{MatB_q0[1039:1024]}};

assign mul_ln63_122_fu_4108_p1 = {{MatA_q0[1039:1024]}};

assign mul_ln63_123_fu_4114_p0 = {{MatB_q0[1007:992]}};

assign mul_ln63_123_fu_4114_p1 = {{MatA_q0[1007:992]}};

assign mul_ln63_124_fu_4120_p0 = {{MatB_q0[2223:2208]}};

assign mul_ln63_124_fu_4120_p1 = {{MatA_q0[2223:2208]}};

assign mul_ln63_12_fu_3814_p0 = {{MatB_q0[895:880]}};

assign mul_ln63_12_fu_3814_p1 = {{MatA_q0[895:880]}};

assign mul_ln63_134_fu_4126_p0 = {{MatB_q0[1807:1792]}};

assign mul_ln63_134_fu_4126_p1 = {{MatA_q0[1807:1792]}};

assign mul_ln63_136_fu_4132_p0 = {{MatB_q0[1343:1328]}};

assign mul_ln63_136_fu_4132_p1 = {{MatA_q0[1343:1328]}};

assign mul_ln63_137_fu_4138_p0 = {{MatB_q0[1167:1152]}};

assign mul_ln63_137_fu_4138_p1 = {{MatA_q0[1167:1152]}};

assign mul_ln63_13_fu_3820_p0 = {{MatB_q0[2175:2160]}};

assign mul_ln63_13_fu_3820_p1 = {{MatA_q0[2175:2160]}};

assign mul_ln63_141_fu_4144_p0 = {{MatB_q0[783:768]}};

assign mul_ln63_141_fu_4144_p1 = {{MatA_q0[783:768]}};

assign mul_ln63_144_fu_4150_p0 = {{MatB_q0[2031:2016]}};

assign mul_ln63_144_fu_4150_p1 = {{MatA_q0[2031:2016]}};

assign mul_ln63_146_fu_4156_p0 = {{MatB_q0[2079:2064]}};

assign mul_ln63_146_fu_4156_p1 = {{MatA_q0[2079:2064]}};

assign mul_ln63_14_fu_3826_p0 = {{MatB_q0[655:640]}};

assign mul_ln63_14_fu_3826_p1 = {{MatA_q0[655:640]}};

assign mul_ln63_17_fu_3832_p0 = {{MatB_q0[1391:1376]}};

assign mul_ln63_17_fu_3832_p1 = {{MatA_q0[1391:1376]}};

assign mul_ln63_19_fu_3838_p0 = {{MatB_q0[31:16]}};

assign mul_ln63_19_fu_3838_p1 = {{MatA_q0[31:16]}};

assign mul_ln63_23_fu_3844_p0 = {{MatB_q0[1199:1184]}};

assign mul_ln63_23_fu_3844_p1 = {{MatA_q0[1199:1184]}};

assign mul_ln63_24_fu_3850_p0 = {{MatB_q0[1871:1856]}};

assign mul_ln63_24_fu_3850_p1 = {{MatA_q0[1871:1856]}};

assign mul_ln63_26_fu_3856_p0 = {{MatB_q0[479:464]}};

assign mul_ln63_26_fu_3856_p1 = {{MatA_q0[479:464]}};

assign mul_ln63_27_fu_3862_p0 = {{MatB_q0[319:304]}};

assign mul_ln63_27_fu_3862_p1 = {{MatA_q0[319:304]}};

assign mul_ln63_28_fu_3868_p0 = {{MatB_q0[1503:1488]}};

assign mul_ln63_28_fu_3868_p1 = {{MatA_q0[1503:1488]}};

assign mul_ln63_29_fu_3874_p0 = {{MatB_q0[1423:1408]}};

assign mul_ln63_29_fu_3874_p1 = {{MatA_q0[1423:1408]}};

assign mul_ln63_2_fu_3790_p0 = {{MatB_q0[2383:2368]}};

assign mul_ln63_2_fu_3790_p1 = {{MatA_q0[2383:2368]}};

assign mul_ln63_32_fu_3880_p0 = {{MatB_q0[63:48]}};

assign mul_ln63_32_fu_3880_p1 = {{MatA_q0[63:48]}};

assign mul_ln63_39_fu_3886_p0 = {{MatB_q0[559:544]}};

assign mul_ln63_39_fu_3886_p1 = {{MatA_q0[559:544]}};

assign mul_ln63_3_fu_3796_p0 = {{MatB_q0[1999:1984]}};

assign mul_ln63_3_fu_3796_p1 = {{MatA_q0[1999:1984]}};

assign mul_ln63_42_fu_3892_p0 = {{MatB_q0[1615:1600]}};

assign mul_ln63_42_fu_3892_p1 = {{MatA_q0[1615:1600]}};

assign mul_ln63_45_fu_3898_p0 = {{MatB_q0[351:336]}};

assign mul_ln63_45_fu_3898_p1 = {{MatA_q0[351:336]}};

assign mul_ln63_46_fu_3904_p0 = {{MatB_q0[1119:1104]}};

assign mul_ln63_46_fu_3904_p1 = {{MatA_q0[1119:1104]}};

assign mul_ln63_50_fu_3910_p0 = {{MatB_q0[1311:1296]}};

assign mul_ln63_50_fu_3910_p1 = {{MatA_q0[1311:1296]}};

assign mul_ln63_51_fu_3916_p0 = {{MatB_q0[735:720]}};

assign mul_ln63_51_fu_3916_p1 = {{MatA_q0[735:720]}};

assign mul_ln63_54_fu_3922_p0 = {{MatB_q0[1087:1072]}};

assign mul_ln63_54_fu_3922_p1 = {{MatA_q0[1087:1072]}};

assign mul_ln63_55_fu_3928_p0 = {{MatB_q0[591:576]}};

assign mul_ln63_55_fu_3928_p1 = {{MatA_q0[591:576]}};

assign mul_ln63_56_fu_3934_p0 = {{MatB_q0[2111:2096]}};

assign mul_ln63_56_fu_3934_p1 = {{MatA_q0[2111:2096]}};

assign mul_ln63_62_fu_3940_p0 = {{MatB_q0[1231:1216]}};

assign mul_ln63_62_fu_3940_p1 = {{MatA_q0[1231:1216]}};

assign mul_ln63_63_fu_3946_p0 = {{MatB_q0[143:128]}};

assign mul_ln63_63_fu_3946_p1 = {{MatA_q0[143:128]}};

assign mul_ln63_64_fu_3952_p0 = {{MatB_q0[1695:1680]}};

assign mul_ln63_64_fu_3952_p1 = {{MatA_q0[1695:1680]}};

assign mul_ln63_66_fu_3958_p0 = {{MatB_q0[1951:1936]}};

assign mul_ln63_66_fu_3958_p1 = {{MatA_q0[1951:1936]}};

assign mul_ln63_67_fu_3964_p0 = {{MatB_q0[207:192]}};

assign mul_ln63_67_fu_3964_p1 = {{MatA_q0[207:192]}};

assign mul_ln63_69_fu_3970_p0 = {{MatB_q0[2255:2240]}};

assign mul_ln63_69_fu_3970_p1 = {{MatA_q0[2255:2240]}};

assign mul_ln63_6_fu_3802_p0 = {{MatB_q0[1471:1456]}};

assign mul_ln63_6_fu_3802_p1 = {{MatA_q0[1471:1456]}};

assign mul_ln63_70_fu_3976_p0 = {{MatB_q0[111:96]}};

assign mul_ln63_70_fu_3976_p1 = {{MatA_q0[111:96]}};

assign mul_ln63_73_fu_3982_p0 = {{MatB_q0[1567:1552]}};

assign mul_ln63_73_fu_3982_p1 = {{MatA_q0[1567:1552]}};

assign mul_ln63_76_fu_3988_p0 = {{MatB_q0[927:912]}};

assign mul_ln63_76_fu_3988_p1 = {{MatA_q0[927:912]}};

assign mul_ln63_77_fu_3994_p0 = {{MatB_q0[2143:2128]}};

assign mul_ln63_77_fu_3994_p1 = {{MatA_q0[2143:2128]}};

assign mul_ln63_79_fu_4000_p0 = {{MatB_q0[2335:2320]}};

assign mul_ln63_79_fu_4000_p1 = {{MatA_q0[2335:2320]}};

assign mul_ln63_81_fu_4006_p0 = {{MatB_q0[511:496]}};

assign mul_ln63_81_fu_4006_p1 = {{MatA_q0[511:496]}};

assign mul_ln63_85_fu_4012_p0 = {{MatB_q0[1775:1760]}};

assign mul_ln63_85_fu_4012_p1 = {{MatA_q0[1775:1760]}};

assign mul_ln63_88_fu_4018_p0 = {{MatB_q0[1919:1904]}};

assign mul_ln63_88_fu_4018_p1 = {{MatA_q0[1919:1904]}};

assign mul_ln63_89_fu_4024_p0 = {{MatB_q0[399:384]}};

assign mul_ln63_89_fu_4024_p1 = {{MatA_q0[399:384]}};

assign mul_ln63_92_fu_4030_p0 = {{MatB_q0[623:608]}};

assign mul_ln63_92_fu_4030_p1 = {{MatA_q0[623:608]}};

assign mul_ln63_97_fu_4036_p0 = {{MatB_q0[175:160]}};

assign mul_ln63_97_fu_4036_p1 = {{MatA_q0[175:160]}};

assign mul_ln63_fu_3784_p0 = {{MatB_q0[959:944]}};

assign mul_ln63_fu_3784_p1 = {{MatA_q0[959:944]}};

assign p_cast_fu_4165_p1 = grp_fu_4479_p3;

assign select_ln57_1_fu_753_p3 = ((icmp_ln59_fu_739_p2[0:0] == 1'b1) ? add_ln57_fu_733_p2 : ap_sig_allocacmp_i_load);

assign select_ln57_fu_745_p3 = ((icmp_ln59_fu_739_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_j_load);

assign trunc_ln63_fu_2290_p1 = MatB_q0[15:0];

assign zext_ln57_fu_761_p1 = select_ln57_1_fu_753_p3;

assign zext_ln59_fu_770_p1 = select_ln57_fu_745_p3;

endmodule //real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS
