#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 21 16:14:50 2025
# Process ID         : 14624
# Current directory  : D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.runs/synth_1
# Command line       : vivado.exe -log DispNumber_sch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DispNumber_sch.tcl
# Log file           : D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.runs/synth_1/DispNumber_sch.vds
# Journal file       : D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.runs/synth_1\vivado.jou
# Running On         : LAPTOP-6I7OJEUU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16779 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33959 MB
# Available Virtual  : 19968 MB
#-----------------------------------------------------------
source DispNumber_sch.tcl -notrace
Command: synth_design -top DispNumber_sch -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1047.117 ; gain = 467.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DispNumber_sch' [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/sources_1/new/DispNumber_sch.v:21]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/DispNumber_sch/MyMC14495.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/DispNumber_sch/MyMC14495.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DispNumber_sch' (0#1) [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/sources_1/new/DispNumber_sch.v:21]
WARNING: [Synth 8-7129] Port SW[13] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module DispNumber_sch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.766 ; gain = 572.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.766 ; gain = 572.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.766 ; gain = 572.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'SW[7:4]=AN[3:0]' is not supported in the xdc constraint file. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'SW[3:0]=D3D2D1D0' is not supported in the xdc constraint file. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'SW[14]=LE' is not supported in the xdc constraint file. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'SW[15]=point' is not supported in the xdc constraint file. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'SW12]'. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.srcs/constrs_1/imports/new/K7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DispNumber_sch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DispNumber_sch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1241.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.203 ; gain = 661.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.203 ; gain = 661.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.203 ; gain = 661.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.203 ; gain = 661.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SW[13] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module DispNumber_sch is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module DispNumber_sch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.203 ; gain = 661.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.504 ; gain = 765.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.578 ; gain = 765.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.211 ; gain = 774.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT5 |     7|
|3     |IBUF |    10|
|4     |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1571.094 ; gain = 902.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1571.094 ; gain = 991.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: efb328ef
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 14 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1571.094 ; gain = 1203.996
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Project/experiment_six/DispNumber_sch/DispNumber_sch.runs/synth_1/DispNumber_sch.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file DispNumber_sch_utilization_synth.rpt -pb DispNumber_sch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 16:15:14 2025...
