// Seed: 994899830
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri0 id_5,
    output wand id_6,
    input wire id_7
    , id_15,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10
    , id_16,
    input supply0 id_11,
    input uwire id_12,
    output supply1 id_13
);
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output logic id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output logic id_6,
    output supply1 id_7,
    output supply1 id_8
);
  always @(id_5 or posedge 1)
    if (1) id_2 <= 1;
    else id_6 <= ~id_5;
  module_0(
      id_3, id_1, id_1, id_8, id_8, id_8, id_7, id_1, id_3, id_4, id_4, id_5, id_5, id_0
  );
endmodule
