{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531487269059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487269066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:07:48 2018 " "Processing started: Fri Jul 13 10:07:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487269066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CoreBassier -c CoreBassier " "Command: quartus_sta CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1531487269269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487269866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "TimeQuest Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CoreBassier.sdc " "Synopsys Design Constraints File file not found: 'CoreBassier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq:div\|clockOut divfreq:div\|clockOut " "create_clock -period 1.000 -name divfreq:div\|clockOut divfreq:div\|clockOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487270835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487270835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531487270835 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\] " "From: InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  to: instructionsMemory\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487270860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: dataa  to: combout " "Cell: controlUnit\|branch~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487270860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datab  to: combout " "Cell: controlUnit\|branch~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487270860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datac  to: combout " "Cell: controlUnit\|branch~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487270860 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controlUnit\|branch~2  from: datad  to: combout " "Cell: controlUnit\|branch~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531487270860 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270860 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487270890 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1531487270894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1531487272109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -156.203 " "Worst-case setup slack is -156.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -156.203           -7014.235 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " " -156.203           -7014.235 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.002          -23242.565 divfreq:div\|clockOut  " "  -34.002          -23242.565 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.260            -147.503 clock  " "  -18.260            -147.503 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -16.245 " "Worst-case hold slack is -16.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.245            -962.079 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " "  -16.245            -962.079 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848              -2.848 clock  " "   -2.848              -2.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 divfreq:div\|clockOut  " "    0.404               0.000 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.076 " "Worst-case minimum pulse width slack is -8.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.076           -3742.196 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.076           -3742.196 InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.741 clock  " "   -3.000             -41.741 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1369.017 divfreq:div\|clockOut  " "   -2.693           -1369.017 divfreq:div\|clockOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531487272358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487272358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487303413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487303618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487304031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:08:24 2018 " "Processing ended: Fri Jul 13 10:08:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487304031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487304031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487304031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531487304031 ""}
