(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h22):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire42;
  wire signed [(3'h4):(1'h0)] wire40;
  wire signed [(4'ha):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  wire signed [(2'h3):(1'h0)] wire4;
  assign y = {wire42, wire40, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire0[(3'h4):(3'h4)];
  assign wire5 = ((((-(8'hac)) ? $unsigned(wire4) : $unsigned((8'h9f))) ?
                     $signed(wire1[(1'h1):(1'h1)]) : wire1) >>> $unsigned((~|(wire0 ?
                     wire0 : wire0))));
  assign wire6 = (^~wire1);
  module7 #() modinst41 (.wire10(wire2), .wire8(wire5), .wire11(wire6), .wire9(wire3), .clk(clk), .y(wire40));
  module7 #() modinst43 (.wire10(wire6), .clk(clk), .wire8(wire2), .y(wire42), .wire9(wire5), .wire11(wire0));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h29):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire11;
  input wire signed [(4'ha):(1'h0)] wire10;
  input wire [(4'ha):(1'h0)] wire9;
  input wire signed [(4'h9):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire39;
  wire [(3'h4):(1'h0)] wire37;
  wire [(4'ha):(1'h0)] wire27;
  wire [(4'ha):(1'h0)] wire25;
  wire signed [(3'h6):(1'h0)] wire12;
  assign y = {wire39, wire37, wire27, wire25, wire12, (1'h0)};
  assign wire12 = wire9;
  module13 #() modinst26 (wire25, clk, wire10, wire9, wire12, wire8);
  assign wire27 = $signed((($unsigned(wire10) ?
                          (^wire10) : wire10[(3'h7):(3'h6)]) ?
                      {(wire25 > wire11)} : (8'ha7)));
  module28 #() modinst38 (wire37, clk, wire12, wire11, wire8, wire27);
  assign wire39 = $signed($unsigned(wire25));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module28  (y, clk, wire32, wire31, wire30, wire29);
  output wire [(32'h1a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire32;
  input wire signed [(4'ha):(1'h0)] wire31;
  input wire [(2'h2):(1'h0)] wire30;
  input wire signed [(3'h6):(1'h0)] wire29;
  wire signed [(3'h4):(1'h0)] wire36;
  wire [(4'h8):(1'h0)] wire35;
  wire [(4'hb):(1'h0)] wire34;
  wire signed [(2'h2):(1'h0)] wire33;
  assign y = {wire36, wire35, wire34, wire33, (1'h0)};
  assign wire33 = $unsigned(({(^wire29)} ?
                      {wire30} : ((wire32 & wire31) ^~ (wire29 ?
                          wire32 : wire29))));
  assign wire34 = ((8'ha1) >>> $signed((wire33 + $signed(wire29))));
  assign wire35 = ((^~wire32[(2'h2):(1'h1)]) != wire34[(1'h1):(1'h1)]);
  assign wire36 = wire35;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module13
#(parameter param24 = (~|(^(+(!(8'had))))))
(y, clk, wire17, wire16, wire15, wire14);
  output wire [(32'h1c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire17;
  input wire signed [(4'ha):(1'h0)] wire16;
  input wire signed [(3'h4):(1'h0)] wire15;
  input wire [(4'h9):(1'h0)] wire14;
  wire signed [(3'h4):(1'h0)] wire23;
  wire [(2'h2):(1'h0)] wire22;
  wire signed [(2'h3):(1'h0)] wire21;
  wire signed [(4'h8):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  wire [(3'h5):(1'h0)] wire18;
  assign y = {wire23, wire22, wire21, wire20, wire19, wire18, (1'h0)};
  assign wire18 = $unsigned(wire16[(2'h2):(1'h0)]);
  assign wire19 = wire14;
  assign wire20 = $signed(((8'haf) ^ (wire14 ? wire15 : (~|wire19))));
  assign wire21 = {{{(wire19 + (8'hb0))}}};
  assign wire22 = wire20[(3'h4):(2'h2)];
  assign wire23 = ((wire17[(3'h5):(1'h1)] ?
                      (^~$signed((8'ha9))) : wire18[(3'h5):(2'h2)]) & $unsigned((&(|wire21))));
endmodule