<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: dev/x86/intdev.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5fc0168d11760b9445bd29fa15d9290f.html">dev</a></li><li class="navelem"><a class="el" href="dir_7952526e61710923cdc480eaf8d33c5a.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">intdev.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="intdev_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2008 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __DEV_X86_INTDEV_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __DEV_X86_INTDEV_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;functional&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tport_8hh.html">mem/tport.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Device&gt;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntSlavePort.html">   57</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntSlavePort.html">IntSlavePort</a> : <span class="keyword">public</span> <a class="code" href="classSimpleTimingPort.html">SimpleTimingPort</a></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntSlavePort.html#a9d5fd4b45b66925cb33ba1bb2f35c5e0">   59</a></span>&#160;    Device * <a class="code" href="classX86ISA_1_1IntSlavePort.html#a9d5fd4b45b66925cb33ba1bb2f35c5e0">device</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntSlavePort.html#afbdff2e4365b3833f05d7a8595080ee9">   62</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntSlavePort.html#afbdff2e4365b3833f05d7a8595080ee9">IntSlavePort</a>(<span class="keyword">const</span> std::string&amp; _name, <a class="code" href="classSimObject.html">SimObject</a>* _parent,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                 Device* dev) :</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="classSimpleTimingPort.html">SimpleTimingPort</a>(_name, _parent), device(dev)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntSlavePort.html#a43b3de2a94e82d6a90fd12761d8adf75">   69</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntSlavePort.html#a43b3de2a94e82d6a90fd12761d8adf75">getAddrRanges</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">return</span> device-&gt;getIntAddrRange();</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntSlavePort.html#a1fd4d087466d8143fb3895ed76a1f005">   75</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntSlavePort.html#a1fd4d087466d8143fb3895ed76a1f005">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> != <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                <span class="stringliteral">&quot;%s received unexpected command %s from %s.\n&quot;</span>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                <a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>(), pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a>.<a class="code" href="classMemCmd.html#aa697c21a8bb84ed4e78086269aa60bca">toString</a>(), <a class="code" href="classPort.html#a9cd77776b50963679fbd3a6c4ec793ea">getPeer</a>());</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> = pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">return</span> device-&gt;recvMessage(pkt);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="classPacket.html">PacketPtr</a></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a22bfdd2a9a1c2bc48389e7aa89b945a0">   87</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a22bfdd2a9a1c2bc48389e7aa89b945a0">buildIntPacket</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, T payload)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> req = std::make_shared&lt;Request&gt;(</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <span class="keyword">sizeof</span>(T), <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>, <a class="code" href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a5a2d8145bd8a1a0623bfabe02cf0434b">Request::intMasterId</a>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(req, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717">allocate</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#adda4d98dcf9f9948996fa2e98f1ab1c3">setRaw</a>&lt;T&gt;(payload);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span> pkt;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Device&gt;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html">   98</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1IntMasterPort.html">IntMasterPort</a> : <span class="keyword">public</span> <a class="code" href="classQueuedMasterPort.html">QueuedMasterPort</a></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#a4f139aec2dea31e1db090ed253f12155">  101</a></span>&#160;    <a class="code" href="classReqPacketQueue.html">ReqPacketQueue</a> <a class="code" href="classX86ISA_1_1IntMasterPort.html#a4f139aec2dea31e1db090ed253f12155">reqQueue</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#acac4d62cecbf6ba82495b8e6ffcb117a">  102</a></span>&#160;    <a class="code" href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a> <a class="code" href="classX86ISA_1_1IntMasterPort.html#acac4d62cecbf6ba82495b8e6ffcb117a">snoopRespQueue</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#a0643e15d031665c87dde9ea05a920fc9">  104</a></span>&#160;    Device* <a class="code" href="classX86ISA_1_1IntMasterPort.html#a0643e15d031665c87dde9ea05a920fc9">device</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#a02940a726f84309ef39f2d1ce74ddc77">  105</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1IntMasterPort.html#a02940a726f84309ef39f2d1ce74ddc77">latency</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#ab821cb47bbaa3c687655926d488a012a">  107</a></span>&#160;    <span class="keyword">typedef</span> std::function&lt;void(PacketPtr)&gt; <a class="code" href="classX86ISA_1_1IntMasterPort.html#ab821cb47bbaa3c687655926d488a012a">OnCompletionFunc</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#ae423a4d309b6f8a4a352a89a9afd2f6f">  108</a></span>&#160;    OnCompletionFunc onCompletion = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// If nothing extra needs to happen, just clean up the packet.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#aeede2e7a1938bfd1080cb28b89f9ec85">  110</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1IntMasterPort.html#aeede2e7a1938bfd1080cb28b89f9ec85">defaultOnCompletion</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) { <span class="keyword">delete</span> pkt; }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#a50d49c2258ab6c47abd31accb45ac7c9">  113</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntMasterPort.html#a50d49c2258ab6c47abd31accb45ac7c9">IntMasterPort</a>(<span class="keyword">const</span> std::string&amp; _name, <a class="code" href="classSimObject.html">SimObject</a>* _parent,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                  Device* dev, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> _latency) :</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="classQueuedMasterPort.html">QueuedMasterPort</a>(_name, _parent, reqQueue, snoopRespQueue),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        reqQueue(*_parent, *this), snoopRespQueue(*_parent, *this),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        device(dev), latency(_latency)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">  122</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)<span class="keyword"> override</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        onCompletion(pkt);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        onCompletion = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classX86ISA_1_1IntMasterPort.html#a0b16a846c99de1bbdcb8879b5fe59356">  131</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntMasterPort.html#a0b16a846c99de1bbdcb8879b5fe59356">sendMessage</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">bool</span> timing,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            OnCompletionFunc func=defaultOnCompletion)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">if</span> (timing) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            onCompletion = func;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            schedTimingReq(pkt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + latency);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <span class="comment">// The target handles cleaning up the packet in timing mode.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <span class="comment">// ignore the latency involved in the atomic transaction</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            sendAtomic(pkt);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            func(pkt);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;};</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif //__DEV_X86_INTDEV_HH__</span></div><div class="ttc" id="classRequest_html_a18a3c9464dbc6480509587b2c21b2b89a5a2d8145bd8a1a0623bfabe02cf0434b"><div class="ttname"><a href="classRequest.html#a18a3c9464dbc6480509587b2c21b2b89a5a2d8145bd8a1a0623bfabe02cf0434b">Request::intMasterId</a></div><div class="ttdoc">This master id is used for message signaled interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00219">request.hh:219</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_acac4d62cecbf6ba82495b8e6ffcb117a"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#acac4d62cecbf6ba82495b8e6ffcb117a">X86ISA::IntMasterPort::snoopRespQueue</a></div><div class="ttdeci">SnoopRespPacketQueue snoopRespQueue</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00102">intdev.hh:102</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_a50d49c2258ab6c47abd31accb45ac7c9"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#a50d49c2258ab6c47abd31accb45ac7c9">X86ISA::IntMasterPort::IntMasterPort</a></div><div class="ttdeci">IntMasterPort(const std::string &amp;_name, SimObject *_parent, Device *dev, Tick _latency)</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00113">intdev.hh:113</a></div></div>
<div class="ttc" id="classPort_html_a9cd77776b50963679fbd3a6c4ec793ea"><div class="ttname"><a href="classPort.html#a9cd77776b50963679fbd3a6c4ec793ea">Port::getPeer</a></div><div class="ttdeci">Port &amp; getPeer()</div><div class="ttdoc">Return a reference to this port&amp;#39;s peer. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00103">port.hh:103</a></div></div>
<div class="ttc" id="classMemCmd_html_aa697c21a8bb84ed4e78086269aa60bca"><div class="ttname"><a href="classMemCmd.html#aa697c21a8bb84ed4e78086269aa60bca">MemCmd::toString</a></div><div class="ttdeci">const std::string &amp; toString() const</div><div class="ttdoc">Return the string to a cmd given by idx. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00237">packet.hh:237</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classQueuedMasterPort_html"><div class="ttname"><a href="classQueuedMasterPort.html">QueuedMasterPort</a></div><div class="ttdoc">The QueuedMasterPort combines two queues, a request queue and a snoop response queue, that both share the same port. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00108">qport.hh:108</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a22bfdd2a9a1c2bc48389e7aa89b945a0"><div class="ttname"><a href="namespaceX86ISA.html#a22bfdd2a9a1c2bc48389e7aa89b945a0">X86ISA::buildIntPacket</a></div><div class="ttdeci">PacketPtr buildIntPacket(Addr addr, T payload)</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00087">intdev.hh:87</a></div></div>
<div class="ttc" id="classPacket_html_adda4d98dcf9f9948996fa2e98f1ab1c3"><div class="ttname"><a href="classPacket.html#adda4d98dcf9f9948996fa2e98f1ab1c3">Packet::setRaw</a></div><div class="ttdeci">void setRaw(T v)</div><div class="ttdoc">Set the value in the data pointer to v without byte swapping. </div><div class="ttdef"><b>Definition:</b> <a href="packet__access_8hh_source.html#l00062">packet_access.hh:62</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00090">packet.hh:90</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_a0643e15d031665c87dde9ea05a920fc9"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#a0643e15d031665c87dde9ea05a920fc9">X86ISA::IntMasterPort::device</a></div><div class="ttdeci">Device * device</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00104">intdev.hh:104</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_a4f139aec2dea31e1db090ed253f12155"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#a4f139aec2dea31e1db090ed253f12155">X86ISA::IntMasterPort::reqQueue</a></div><div class="ttdeci">ReqPacketQueue reqQueue</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00101">intdev.hh:101</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html_afbdff2e4365b3833f05d7a8595080ee9"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html#afbdff2e4365b3833f05d7a8595080ee9">X86ISA::IntSlavePort::IntSlavePort</a></div><div class="ttdeci">IntSlavePort(const std::string &amp;_name, SimObject *_parent, Device *dev)</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00062">intdev.hh:62</a></div></div>
<div class="ttc" id="classSnoopRespPacketQueue_html"><div class="ttname"><a href="classSnoopRespPacketQueue.html">SnoopRespPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00261">packet_queue.hh:261</a></div></div>
<div class="ttc" id="classSimpleTimingPort_html"><div class="ttname"><a href="classSimpleTimingPort.html">SimpleTimingPort</a></div><div class="ttdoc">The simple timing port uses a queued port to implement recvFunctional and recvTimingReq through recvA...</div><div class="ttdef"><b>Definition:</b> <a href="tport_8hh_source.html#l00062">tport.hh:62</a></div></div>
<div class="ttc" id="tport_8hh_html"><div class="ttname"><a href="tport_8hh.html">tport.hh</a></div><div class="ttdoc">Declaration of SimpleTimingPort. </div></div>
<div class="ttc" id="classReqPacketQueue_html"><div class="ttname"><a href="classReqPacketQueue.html">ReqPacketQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8hh_source.html#l00225">packet_queue.hh:225</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classPacket_html_ae035c719eee7a7713ab831a11e9e7406"><div class="ttname"><a href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">Packet::headerDelay</a></div><div class="ttdeci">uint32_t headerDelay</div><div class="ttdoc">The extra delay from seeing the packet until the header is transmitted. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00366">packet.hh:366</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classPacket_html_ae116431868d1c7f6b0dd127bbb7faeab"><div class="ttname"><a href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">Packet::isResponse</a></div><div class="ttdeci">bool isResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00532">packet.hh:532</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_a0b16a846c99de1bbdcb8879b5fe59356"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#a0b16a846c99de1bbdcb8879b5fe59356">X86ISA::IntMasterPort::sendMessage</a></div><div class="ttdeci">void sendMessage(PacketPtr pkt, bool timing, OnCompletionFunc func=defaultOnCompletion)</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00131">intdev.hh:131</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html_a43b3de2a94e82d6a90fd12761d8adf75"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html#a43b3de2a94e82d6a90fd12761d8adf75">X86ISA::IntSlavePort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00069">intdev.hh:69</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html">X86ISA::IntMasterPort</a></div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00098">intdev.hh:98</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html_a672f63108880c72376276d9ed01b3fc3"><div class="ttname"><a href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">Packet::payloadDelay</a></div><div class="ttdeci">uint32_t payloadDelay</div><div class="ttdoc">The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00384">packet.hh:384</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_ab821cb47bbaa3c687655926d488a012a"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#ab821cb47bbaa3c687655926d488a012a">X86ISA::IntMasterPort::OnCompletionFunc</a></div><div class="ttdeci">std::function&lt; void(PacketPtr)&gt; OnCompletionFunc</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00107">intdev.hh:107</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html_a9d5fd4b45b66925cb33ba1bb2f35c5e0"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html#a9d5fd4b45b66925cb33ba1bb2f35c5e0">X86ISA::IntSlavePort::device</a></div><div class="ttdeci">Device * device</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00059">intdev.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classPacket_html_ade61bff6cd470a7ce6376f3c85bdd3ae"><div class="ttname"><a href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">Packet::cmd</a></div><div class="ttdeci">MemCmd cmd</div><div class="ttdoc">The command field of the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00322">packet.hh:322</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_aeede2e7a1938bfd1080cb28b89f9ec85"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#aeede2e7a1938bfd1080cb28b89f9ec85">X86ISA::IntMasterPort::defaultOnCompletion</a></div><div class="ttdeci">static void defaultOnCompletion(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00110">intdev.hh:110</a></div></div>
<div class="ttc" id="classPort_html_a18a1938a97583fef5c9cb8433df30ceb"><div class="ttname"><a href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdoc">Return port name (for DPRINTF). </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00106">port.hh:106</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html_a1fd4d087466d8143fb3895ed76a1f005"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html#a1fd4d087466d8143fb3895ed76a1f005">X86ISA::IntSlavePort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00075">intdev.hh:75</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_a02940a726f84309ef39f2d1ce74ddc77"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#a02940a726f84309ef39f2d1ce74ddc77">X86ISA::IntMasterPort::latency</a></div><div class="ttdeci">Tick latency</div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00105">intdev.hh:105</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html">X86ISA::IntSlavePort</a></div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00057">intdev.hh:57</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html_ac8420726b78b8222d385ff790fc123e5"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">X86ISA::IntMasterPort::recvTimingResp</a></div><div class="ttdeci">bool recvTimingResp(PacketPtr pkt) override</div><div class="ttdoc">Receive a timing response from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00122">intdev.hh:122</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classPacket_html_aaa5d4a16d37597168dcff5857d9c6717"><div class="ttname"><a href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717">Packet::allocate</a></div><div class="ttdeci">void allocate()</div><div class="ttdoc">Allocate memory for the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01232">packet.hh:1232</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
