// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_102 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_424_p2;
reg   [0:0] icmp_ln86_reg_1412;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1945_fu_430_p2;
reg   [0:0] icmp_ln86_1945_reg_1423;
wire   [0:0] icmp_ln86_1946_fu_436_p2;
reg   [0:0] icmp_ln86_1946_reg_1428;
reg   [0:0] icmp_ln86_1946_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1946_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1947_fu_442_p2;
reg   [0:0] icmp_ln86_1947_reg_1434;
wire   [0:0] icmp_ln86_1948_fu_448_p2;
reg   [0:0] icmp_ln86_1948_reg_1440;
reg   [0:0] icmp_ln86_1948_reg_1440_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1949_fu_454_p2;
reg   [0:0] icmp_ln86_1949_reg_1446;
reg   [0:0] icmp_ln86_1949_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1949_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1949_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1950_fu_460_p2;
reg   [0:0] icmp_ln86_1950_reg_1452;
reg   [0:0] icmp_ln86_1950_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1950_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1950_reg_1452_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1951_fu_466_p2;
reg   [0:0] icmp_ln86_1951_reg_1458;
wire   [0:0] icmp_ln86_1952_fu_472_p2;
reg   [0:0] icmp_ln86_1952_reg_1464;
reg   [0:0] icmp_ln86_1952_reg_1464_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1953_fu_478_p2;
reg   [0:0] icmp_ln86_1953_reg_1470;
reg   [0:0] icmp_ln86_1953_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1953_reg_1470_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1954_fu_484_p2;
reg   [0:0] icmp_ln86_1954_reg_1476;
reg   [0:0] icmp_ln86_1954_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1954_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1954_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1955_fu_490_p2;
reg   [0:0] icmp_ln86_1955_reg_1482;
reg   [0:0] icmp_ln86_1955_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1955_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1955_reg_1482_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1956_fu_496_p2;
reg   [0:0] icmp_ln86_1956_reg_1488;
reg   [0:0] icmp_ln86_1956_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1956_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1956_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1956_reg_1488_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1957_fu_502_p2;
reg   [0:0] icmp_ln86_1957_reg_1494;
reg   [0:0] icmp_ln86_1957_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1957_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1957_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1957_reg_1494_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1957_reg_1494_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1958_fu_508_p2;
reg   [0:0] icmp_ln86_1958_reg_1500;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1958_reg_1500_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1959_fu_514_p2;
reg   [0:0] icmp_ln86_1959_reg_1506;
reg   [0:0] icmp_ln86_1959_reg_1506_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1960_fu_520_p2;
reg   [0:0] icmp_ln86_1960_reg_1511;
wire   [0:0] icmp_ln86_1961_fu_526_p2;
reg   [0:0] icmp_ln86_1961_reg_1516;
reg   [0:0] icmp_ln86_1961_reg_1516_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1962_fu_532_p2;
reg   [0:0] icmp_ln86_1962_reg_1521;
reg   [0:0] icmp_ln86_1962_reg_1521_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1963_fu_538_p2;
reg   [0:0] icmp_ln86_1963_reg_1526;
reg   [0:0] icmp_ln86_1963_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1963_reg_1526_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1964_fu_544_p2;
reg   [0:0] icmp_ln86_1964_reg_1531;
reg   [0:0] icmp_ln86_1964_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1964_reg_1531_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1965_fu_550_p2;
reg   [0:0] icmp_ln86_1965_reg_1536;
reg   [0:0] icmp_ln86_1965_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1965_reg_1536_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1966_fu_556_p2;
reg   [0:0] icmp_ln86_1966_reg_1541;
reg   [0:0] icmp_ln86_1966_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1966_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1966_reg_1541_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1967_fu_562_p2;
reg   [0:0] icmp_ln86_1967_reg_1546;
reg   [0:0] icmp_ln86_1967_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1967_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1967_reg_1546_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1968_fu_568_p2;
reg   [0:0] icmp_ln86_1968_reg_1551;
reg   [0:0] icmp_ln86_1968_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1968_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1968_reg_1551_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1969_fu_574_p2;
reg   [0:0] icmp_ln86_1969_reg_1556;
reg   [0:0] icmp_ln86_1969_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1969_reg_1556_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1969_reg_1556_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1969_reg_1556_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1970_fu_580_p2;
reg   [0:0] icmp_ln86_1970_reg_1561;
reg   [0:0] icmp_ln86_1970_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1970_reg_1561_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1970_reg_1561_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1970_reg_1561_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1971_fu_586_p2;
reg   [0:0] icmp_ln86_1971_reg_1566;
reg   [0:0] icmp_ln86_1971_reg_1566_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1971_reg_1566_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1971_reg_1566_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1971_reg_1566_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1972_fu_592_p2;
reg   [0:0] icmp_ln86_1972_reg_1571;
reg   [0:0] icmp_ln86_1972_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1972_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1972_reg_1571_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1972_reg_1571_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1972_reg_1571_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1973_fu_598_p2;
reg   [0:0] icmp_ln86_1973_reg_1576;
reg   [0:0] icmp_ln86_1973_reg_1576_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1973_reg_1576_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1973_reg_1576_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1973_reg_1576_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1973_reg_1576_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1974_fu_604_p2;
reg   [0:0] icmp_ln86_1974_reg_1581;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1974_reg_1581_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_610_p2;
reg   [0:0] and_ln102_reg_1586;
reg   [0:0] and_ln102_reg_1586_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1586_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_621_p2;
reg   [0:0] and_ln104_reg_1596;
wire   [0:0] and_ln102_2198_fu_626_p2;
reg   [0:0] and_ln102_2198_reg_1602;
wire   [0:0] and_ln104_369_fu_635_p2;
reg   [0:0] and_ln104_369_reg_1609;
wire   [0:0] and_ln102_2202_fu_640_p2;
reg   [0:0] and_ln102_2202_reg_1614;
wire   [0:0] and_ln102_2203_fu_650_p2;
reg   [0:0] and_ln102_2203_reg_1620;
wire   [0:0] or_ln117_fu_666_p2;
reg   [0:0] or_ln117_reg_1626;
wire   [0:0] xor_ln104_fu_672_p2;
reg   [0:0] xor_ln104_reg_1631;
wire   [0:0] and_ln102_2199_fu_677_p2;
reg   [0:0] and_ln102_2199_reg_1637;
wire   [0:0] and_ln104_370_fu_686_p2;
reg   [0:0] and_ln104_370_reg_1643;
reg   [0:0] and_ln104_370_reg_1643_pp0_iter3_reg;
wire   [0:0] and_ln102_2204_fu_696_p2;
reg   [0:0] and_ln102_2204_reg_1649;
wire   [3:0] select_ln117_1896_fu_797_p3;
reg   [3:0] select_ln117_1896_reg_1654;
wire   [0:0] or_ln117_1777_fu_804_p2;
reg   [0:0] or_ln117_1777_reg_1659;
wire   [0:0] and_ln102_2197_fu_809_p2;
reg   [0:0] and_ln102_2197_reg_1665;
wire   [0:0] and_ln104_368_fu_818_p2;
reg   [0:0] and_ln104_368_reg_1671;
wire   [0:0] and_ln102_2200_fu_823_p2;
reg   [0:0] and_ln102_2200_reg_1677;
wire   [0:0] and_ln102_2206_fu_837_p2;
reg   [0:0] and_ln102_2206_reg_1683;
wire   [0:0] or_ln117_1781_fu_911_p2;
reg   [0:0] or_ln117_1781_reg_1689;
wire   [3:0] select_ln117_1902_fu_925_p3;
reg   [3:0] select_ln117_1902_reg_1694;
wire   [0:0] and_ln104_371_fu_938_p2;
reg   [0:0] and_ln104_371_reg_1699;
wire   [0:0] and_ln102_2201_fu_943_p2;
reg   [0:0] and_ln102_2201_reg_1704;
reg   [0:0] and_ln102_2201_reg_1704_pp0_iter5_reg;
wire   [0:0] and_ln104_372_fu_952_p2;
reg   [0:0] and_ln104_372_reg_1711;
reg   [0:0] and_ln104_372_reg_1711_pp0_iter5_reg;
reg   [0:0] and_ln104_372_reg_1711_pp0_iter6_reg;
wire   [0:0] and_ln102_2207_fu_967_p2;
reg   [0:0] and_ln102_2207_reg_1717;
wire   [0:0] or_ln117_1786_fu_1050_p2;
reg   [0:0] or_ln117_1786_reg_1722;
wire   [4:0] select_ln117_1908_fu_1062_p3;
reg   [4:0] select_ln117_1908_reg_1727;
wire   [0:0] or_ln117_1788_fu_1070_p2;
reg   [0:0] or_ln117_1788_reg_1732;
wire   [0:0] or_ln117_1790_fu_1076_p2;
reg   [0:0] or_ln117_1790_reg_1738;
reg   [0:0] or_ln117_1790_reg_1738_pp0_iter5_reg;
wire   [0:0] or_ln117_1792_fu_1152_p2;
reg   [0:0] or_ln117_1792_reg_1746;
wire   [4:0] select_ln117_1914_fu_1165_p3;
reg   [4:0] select_ln117_1914_reg_1751;
wire   [0:0] or_ln117_1796_fu_1227_p2;
reg   [0:0] or_ln117_1796_reg_1756;
wire   [4:0] select_ln117_1918_fu_1241_p3;
reg   [4:0] select_ln117_1918_reg_1761;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_931_fu_616_p2;
wire   [0:0] xor_ln104_933_fu_630_p2;
wire   [0:0] xor_ln104_937_fu_645_p2;
wire   [0:0] and_ln102_2211_fu_655_p2;
wire   [0:0] and_ln102_2212_fu_660_p2;
wire   [0:0] xor_ln104_934_fu_681_p2;
wire   [0:0] xor_ln104_938_fu_691_p2;
wire   [0:0] and_ln102_2214_fu_709_p2;
wire   [0:0] and_ln102_2210_fu_701_p2;
wire   [0:0] xor_ln117_fu_719_p2;
wire   [1:0] zext_ln117_fu_725_p1;
wire   [1:0] select_ln117_fu_729_p3;
wire   [1:0] select_ln117_1891_fu_736_p3;
wire   [0:0] and_ln102_2213_fu_705_p2;
wire   [2:0] zext_ln117_211_fu_743_p1;
wire   [0:0] or_ln117_1773_fu_747_p2;
wire   [2:0] select_ln117_1892_fu_752_p3;
wire   [0:0] or_ln117_1774_fu_759_p2;
wire   [0:0] and_ln102_2215_fu_714_p2;
wire   [2:0] select_ln117_1893_fu_763_p3;
wire   [0:0] or_ln117_1775_fu_771_p2;
wire   [2:0] select_ln117_1894_fu_777_p3;
wire   [2:0] select_ln117_1895_fu_785_p3;
wire   [3:0] zext_ln117_212_fu_793_p1;
wire   [0:0] xor_ln104_932_fu_813_p2;
wire   [0:0] xor_ln104_939_fu_828_p2;
wire   [0:0] and_ln102_2217_fu_846_p2;
wire   [0:0] and_ln102_2205_fu_833_p2;
wire   [0:0] and_ln102_2216_fu_842_p2;
wire   [0:0] or_ln117_1776_fu_861_p2;
wire   [0:0] and_ln102_2218_fu_851_p2;
wire   [3:0] select_ln117_1897_fu_866_p3;
wire   [0:0] or_ln117_1778_fu_873_p2;
wire   [3:0] select_ln117_1898_fu_878_p3;
wire   [0:0] or_ln117_1779_fu_885_p2;
wire   [0:0] and_ln102_2219_fu_856_p2;
wire   [3:0] select_ln117_1899_fu_889_p3;
wire   [0:0] or_ln117_1780_fu_897_p2;
wire   [3:0] select_ln117_1900_fu_903_p3;
wire   [3:0] select_ln117_1901_fu_917_p3;
wire   [0:0] xor_ln104_935_fu_933_p2;
wire   [0:0] xor_ln104_936_fu_947_p2;
wire   [0:0] xor_ln104_940_fu_957_p2;
wire   [0:0] and_ln102_2220_fu_972_p2;
wire   [0:0] xor_ln104_941_fu_962_p2;
wire   [0:0] and_ln102_2223_fu_986_p2;
wire   [0:0] and_ln102_2221_fu_977_p2;
wire   [0:0] or_ln117_1782_fu_996_p2;
wire   [3:0] select_ln117_1903_fu_1001_p3;
wire   [0:0] and_ln102_2222_fu_982_p2;
wire   [4:0] zext_ln117_213_fu_1008_p1;
wire   [0:0] or_ln117_1783_fu_1012_p2;
wire   [4:0] select_ln117_1904_fu_1017_p3;
wire   [0:0] or_ln117_1784_fu_1024_p2;
wire   [0:0] and_ln102_2224_fu_991_p2;
wire   [4:0] select_ln117_1905_fu_1028_p3;
wire   [0:0] or_ln117_1785_fu_1036_p2;
wire   [4:0] select_ln117_1906_fu_1042_p3;
wire   [4:0] select_ln117_1907_fu_1054_p3;
wire   [0:0] xor_ln104_942_fu_1080_p2;
wire   [0:0] and_ln102_2226_fu_1093_p2;
wire   [0:0] and_ln102_2208_fu_1085_p2;
wire   [0:0] and_ln102_2225_fu_1089_p2;
wire   [0:0] or_ln117_1787_fu_1108_p2;
wire   [0:0] and_ln102_2227_fu_1098_p2;
wire   [4:0] select_ln117_1909_fu_1113_p3;
wire   [0:0] or_ln117_1789_fu_1120_p2;
wire   [4:0] select_ln117_1910_fu_1125_p3;
wire   [0:0] and_ln102_2228_fu_1103_p2;
wire   [4:0] select_ln117_1911_fu_1132_p3;
wire   [0:0] or_ln117_1791_fu_1140_p2;
wire   [4:0] select_ln117_1912_fu_1145_p3;
wire   [4:0] select_ln117_1913_fu_1157_p3;
wire   [0:0] xor_ln104_943_fu_1173_p2;
wire   [0:0] and_ln102_2229_fu_1182_p2;
wire   [0:0] and_ln102_2209_fu_1178_p2;
wire   [0:0] and_ln102_2230_fu_1187_p2;
wire   [0:0] or_ln117_1793_fu_1197_p2;
wire   [0:0] or_ln117_1794_fu_1202_p2;
wire   [0:0] and_ln102_2231_fu_1192_p2;
wire   [4:0] select_ln117_1915_fu_1206_p3;
wire   [0:0] or_ln117_1795_fu_1213_p2;
wire   [4:0] select_ln117_1916_fu_1219_p3;
wire   [4:0] select_ln117_1917_fu_1233_p3;
wire   [0:0] xor_ln104_944_fu_1249_p2;
wire   [0:0] and_ln102_2232_fu_1254_p2;
wire   [0:0] and_ln102_2233_fu_1259_p2;
wire   [0:0] or_ln117_1797_fu_1264_p2;
wire   [11:0] agg_result_fu_1276_p65;
wire   [4:0] agg_result_fu_1276_p66;
wire   [11:0] agg_result_fu_1276_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
wire   [4:0] agg_result_fu_1276_p1;
wire   [4:0] agg_result_fu_1276_p3;
wire   [4:0] agg_result_fu_1276_p5;
wire   [4:0] agg_result_fu_1276_p7;
wire   [4:0] agg_result_fu_1276_p9;
wire   [4:0] agg_result_fu_1276_p11;
wire   [4:0] agg_result_fu_1276_p13;
wire   [4:0] agg_result_fu_1276_p15;
wire   [4:0] agg_result_fu_1276_p17;
wire   [4:0] agg_result_fu_1276_p19;
wire   [4:0] agg_result_fu_1276_p21;
wire   [4:0] agg_result_fu_1276_p23;
wire   [4:0] agg_result_fu_1276_p25;
wire   [4:0] agg_result_fu_1276_p27;
wire   [4:0] agg_result_fu_1276_p29;
wire   [4:0] agg_result_fu_1276_p31;
wire  signed [4:0] agg_result_fu_1276_p33;
wire  signed [4:0] agg_result_fu_1276_p35;
wire  signed [4:0] agg_result_fu_1276_p37;
wire  signed [4:0] agg_result_fu_1276_p39;
wire  signed [4:0] agg_result_fu_1276_p41;
wire  signed [4:0] agg_result_fu_1276_p43;
wire  signed [4:0] agg_result_fu_1276_p45;
wire  signed [4:0] agg_result_fu_1276_p47;
wire  signed [4:0] agg_result_fu_1276_p49;
wire  signed [4:0] agg_result_fu_1276_p51;
wire  signed [4:0] agg_result_fu_1276_p53;
wire  signed [4:0] agg_result_fu_1276_p55;
wire  signed [4:0] agg_result_fu_1276_p57;
wire  signed [4:0] agg_result_fu_1276_p59;
wire  signed [4:0] agg_result_fu_1276_p61;
wire  signed [4:0] agg_result_fu_1276_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x37 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x37_U2646(
    .din0(12'd4088),
    .din1(12'd81),
    .din2(12'd4082),
    .din3(12'd1270),
    .din4(12'd439),
    .din5(12'd3959),
    .din6(12'd3966),
    .din7(12'd94),
    .din8(12'd93),
    .din9(12'd3932),
    .din10(12'd4020),
    .din11(12'd141),
    .din12(12'd63),
    .din13(12'd3738),
    .din14(12'd3561),
    .din15(12'd16),
    .din16(12'd563),
    .din17(12'd3714),
    .din18(12'd4016),
    .din19(12'd909),
    .din20(12'd3741),
    .din21(12'd2898),
    .din22(12'd3986),
    .din23(12'd3400),
    .din24(12'd3782),
    .din25(12'd4075),
    .din26(12'd4084),
    .din27(12'd116),
    .din28(12'd255),
    .din29(12'd3887),
    .din30(12'd3397),
    .din31(12'd3938),
    .def(agg_result_fu_1276_p65),
    .sel(agg_result_fu_1276_p66),
    .dout(agg_result_fu_1276_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2197_reg_1665 <= and_ln102_2197_fu_809_p2;
        and_ln102_2198_reg_1602 <= and_ln102_2198_fu_626_p2;
        and_ln102_2199_reg_1637 <= and_ln102_2199_fu_677_p2;
        and_ln102_2200_reg_1677 <= and_ln102_2200_fu_823_p2;
        and_ln102_2201_reg_1704 <= and_ln102_2201_fu_943_p2;
        and_ln102_2201_reg_1704_pp0_iter5_reg <= and_ln102_2201_reg_1704;
        and_ln102_2202_reg_1614 <= and_ln102_2202_fu_640_p2;
        and_ln102_2203_reg_1620 <= and_ln102_2203_fu_650_p2;
        and_ln102_2204_reg_1649 <= and_ln102_2204_fu_696_p2;
        and_ln102_2206_reg_1683 <= and_ln102_2206_fu_837_p2;
        and_ln102_2207_reg_1717 <= and_ln102_2207_fu_967_p2;
        and_ln102_reg_1586 <= and_ln102_fu_610_p2;
        and_ln102_reg_1586_pp0_iter1_reg <= and_ln102_reg_1586;
        and_ln102_reg_1586_pp0_iter2_reg <= and_ln102_reg_1586_pp0_iter1_reg;
        and_ln104_368_reg_1671 <= and_ln104_368_fu_818_p2;
        and_ln104_369_reg_1609 <= and_ln104_369_fu_635_p2;
        and_ln104_370_reg_1643 <= and_ln104_370_fu_686_p2;
        and_ln104_370_reg_1643_pp0_iter3_reg <= and_ln104_370_reg_1643;
        and_ln104_371_reg_1699 <= and_ln104_371_fu_938_p2;
        and_ln104_372_reg_1711 <= and_ln104_372_fu_952_p2;
        and_ln104_372_reg_1711_pp0_iter5_reg <= and_ln104_372_reg_1711;
        and_ln104_372_reg_1711_pp0_iter6_reg <= and_ln104_372_reg_1711_pp0_iter5_reg;
        and_ln104_reg_1596 <= and_ln104_fu_621_p2;
        icmp_ln86_1945_reg_1423 <= icmp_ln86_1945_fu_430_p2;
        icmp_ln86_1946_reg_1428 <= icmp_ln86_1946_fu_436_p2;
        icmp_ln86_1946_reg_1428_pp0_iter1_reg <= icmp_ln86_1946_reg_1428;
        icmp_ln86_1946_reg_1428_pp0_iter2_reg <= icmp_ln86_1946_reg_1428_pp0_iter1_reg;
        icmp_ln86_1947_reg_1434 <= icmp_ln86_1947_fu_442_p2;
        icmp_ln86_1948_reg_1440 <= icmp_ln86_1948_fu_448_p2;
        icmp_ln86_1948_reg_1440_pp0_iter1_reg <= icmp_ln86_1948_reg_1440;
        icmp_ln86_1949_reg_1446 <= icmp_ln86_1949_fu_454_p2;
        icmp_ln86_1949_reg_1446_pp0_iter1_reg <= icmp_ln86_1949_reg_1446;
        icmp_ln86_1949_reg_1446_pp0_iter2_reg <= icmp_ln86_1949_reg_1446_pp0_iter1_reg;
        icmp_ln86_1949_reg_1446_pp0_iter3_reg <= icmp_ln86_1949_reg_1446_pp0_iter2_reg;
        icmp_ln86_1950_reg_1452 <= icmp_ln86_1950_fu_460_p2;
        icmp_ln86_1950_reg_1452_pp0_iter1_reg <= icmp_ln86_1950_reg_1452;
        icmp_ln86_1950_reg_1452_pp0_iter2_reg <= icmp_ln86_1950_reg_1452_pp0_iter1_reg;
        icmp_ln86_1950_reg_1452_pp0_iter3_reg <= icmp_ln86_1950_reg_1452_pp0_iter2_reg;
        icmp_ln86_1951_reg_1458 <= icmp_ln86_1951_fu_466_p2;
        icmp_ln86_1952_reg_1464 <= icmp_ln86_1952_fu_472_p2;
        icmp_ln86_1952_reg_1464_pp0_iter1_reg <= icmp_ln86_1952_reg_1464;
        icmp_ln86_1953_reg_1470 <= icmp_ln86_1953_fu_478_p2;
        icmp_ln86_1953_reg_1470_pp0_iter1_reg <= icmp_ln86_1953_reg_1470;
        icmp_ln86_1953_reg_1470_pp0_iter2_reg <= icmp_ln86_1953_reg_1470_pp0_iter1_reg;
        icmp_ln86_1954_reg_1476 <= icmp_ln86_1954_fu_484_p2;
        icmp_ln86_1954_reg_1476_pp0_iter1_reg <= icmp_ln86_1954_reg_1476;
        icmp_ln86_1954_reg_1476_pp0_iter2_reg <= icmp_ln86_1954_reg_1476_pp0_iter1_reg;
        icmp_ln86_1954_reg_1476_pp0_iter3_reg <= icmp_ln86_1954_reg_1476_pp0_iter2_reg;
        icmp_ln86_1955_reg_1482 <= icmp_ln86_1955_fu_490_p2;
        icmp_ln86_1955_reg_1482_pp0_iter1_reg <= icmp_ln86_1955_reg_1482;
        icmp_ln86_1955_reg_1482_pp0_iter2_reg <= icmp_ln86_1955_reg_1482_pp0_iter1_reg;
        icmp_ln86_1955_reg_1482_pp0_iter3_reg <= icmp_ln86_1955_reg_1482_pp0_iter2_reg;
        icmp_ln86_1956_reg_1488 <= icmp_ln86_1956_fu_496_p2;
        icmp_ln86_1956_reg_1488_pp0_iter1_reg <= icmp_ln86_1956_reg_1488;
        icmp_ln86_1956_reg_1488_pp0_iter2_reg <= icmp_ln86_1956_reg_1488_pp0_iter1_reg;
        icmp_ln86_1956_reg_1488_pp0_iter3_reg <= icmp_ln86_1956_reg_1488_pp0_iter2_reg;
        icmp_ln86_1956_reg_1488_pp0_iter4_reg <= icmp_ln86_1956_reg_1488_pp0_iter3_reg;
        icmp_ln86_1957_reg_1494 <= icmp_ln86_1957_fu_502_p2;
        icmp_ln86_1957_reg_1494_pp0_iter1_reg <= icmp_ln86_1957_reg_1494;
        icmp_ln86_1957_reg_1494_pp0_iter2_reg <= icmp_ln86_1957_reg_1494_pp0_iter1_reg;
        icmp_ln86_1957_reg_1494_pp0_iter3_reg <= icmp_ln86_1957_reg_1494_pp0_iter2_reg;
        icmp_ln86_1957_reg_1494_pp0_iter4_reg <= icmp_ln86_1957_reg_1494_pp0_iter3_reg;
        icmp_ln86_1957_reg_1494_pp0_iter5_reg <= icmp_ln86_1957_reg_1494_pp0_iter4_reg;
        icmp_ln86_1958_reg_1500 <= icmp_ln86_1958_fu_508_p2;
        icmp_ln86_1958_reg_1500_pp0_iter1_reg <= icmp_ln86_1958_reg_1500;
        icmp_ln86_1958_reg_1500_pp0_iter2_reg <= icmp_ln86_1958_reg_1500_pp0_iter1_reg;
        icmp_ln86_1958_reg_1500_pp0_iter3_reg <= icmp_ln86_1958_reg_1500_pp0_iter2_reg;
        icmp_ln86_1958_reg_1500_pp0_iter4_reg <= icmp_ln86_1958_reg_1500_pp0_iter3_reg;
        icmp_ln86_1958_reg_1500_pp0_iter5_reg <= icmp_ln86_1958_reg_1500_pp0_iter4_reg;
        icmp_ln86_1958_reg_1500_pp0_iter6_reg <= icmp_ln86_1958_reg_1500_pp0_iter5_reg;
        icmp_ln86_1959_reg_1506 <= icmp_ln86_1959_fu_514_p2;
        icmp_ln86_1959_reg_1506_pp0_iter1_reg <= icmp_ln86_1959_reg_1506;
        icmp_ln86_1960_reg_1511 <= icmp_ln86_1960_fu_520_p2;
        icmp_ln86_1961_reg_1516 <= icmp_ln86_1961_fu_526_p2;
        icmp_ln86_1961_reg_1516_pp0_iter1_reg <= icmp_ln86_1961_reg_1516;
        icmp_ln86_1962_reg_1521 <= icmp_ln86_1962_fu_532_p2;
        icmp_ln86_1962_reg_1521_pp0_iter1_reg <= icmp_ln86_1962_reg_1521;
        icmp_ln86_1963_reg_1526 <= icmp_ln86_1963_fu_538_p2;
        icmp_ln86_1963_reg_1526_pp0_iter1_reg <= icmp_ln86_1963_reg_1526;
        icmp_ln86_1963_reg_1526_pp0_iter2_reg <= icmp_ln86_1963_reg_1526_pp0_iter1_reg;
        icmp_ln86_1964_reg_1531 <= icmp_ln86_1964_fu_544_p2;
        icmp_ln86_1964_reg_1531_pp0_iter1_reg <= icmp_ln86_1964_reg_1531;
        icmp_ln86_1964_reg_1531_pp0_iter2_reg <= icmp_ln86_1964_reg_1531_pp0_iter1_reg;
        icmp_ln86_1965_reg_1536 <= icmp_ln86_1965_fu_550_p2;
        icmp_ln86_1965_reg_1536_pp0_iter1_reg <= icmp_ln86_1965_reg_1536;
        icmp_ln86_1965_reg_1536_pp0_iter2_reg <= icmp_ln86_1965_reg_1536_pp0_iter1_reg;
        icmp_ln86_1966_reg_1541 <= icmp_ln86_1966_fu_556_p2;
        icmp_ln86_1966_reg_1541_pp0_iter1_reg <= icmp_ln86_1966_reg_1541;
        icmp_ln86_1966_reg_1541_pp0_iter2_reg <= icmp_ln86_1966_reg_1541_pp0_iter1_reg;
        icmp_ln86_1966_reg_1541_pp0_iter3_reg <= icmp_ln86_1966_reg_1541_pp0_iter2_reg;
        icmp_ln86_1967_reg_1546 <= icmp_ln86_1967_fu_562_p2;
        icmp_ln86_1967_reg_1546_pp0_iter1_reg <= icmp_ln86_1967_reg_1546;
        icmp_ln86_1967_reg_1546_pp0_iter2_reg <= icmp_ln86_1967_reg_1546_pp0_iter1_reg;
        icmp_ln86_1967_reg_1546_pp0_iter3_reg <= icmp_ln86_1967_reg_1546_pp0_iter2_reg;
        icmp_ln86_1968_reg_1551 <= icmp_ln86_1968_fu_568_p2;
        icmp_ln86_1968_reg_1551_pp0_iter1_reg <= icmp_ln86_1968_reg_1551;
        icmp_ln86_1968_reg_1551_pp0_iter2_reg <= icmp_ln86_1968_reg_1551_pp0_iter1_reg;
        icmp_ln86_1968_reg_1551_pp0_iter3_reg <= icmp_ln86_1968_reg_1551_pp0_iter2_reg;
        icmp_ln86_1969_reg_1556 <= icmp_ln86_1969_fu_574_p2;
        icmp_ln86_1969_reg_1556_pp0_iter1_reg <= icmp_ln86_1969_reg_1556;
        icmp_ln86_1969_reg_1556_pp0_iter2_reg <= icmp_ln86_1969_reg_1556_pp0_iter1_reg;
        icmp_ln86_1969_reg_1556_pp0_iter3_reg <= icmp_ln86_1969_reg_1556_pp0_iter2_reg;
        icmp_ln86_1969_reg_1556_pp0_iter4_reg <= icmp_ln86_1969_reg_1556_pp0_iter3_reg;
        icmp_ln86_1970_reg_1561 <= icmp_ln86_1970_fu_580_p2;
        icmp_ln86_1970_reg_1561_pp0_iter1_reg <= icmp_ln86_1970_reg_1561;
        icmp_ln86_1970_reg_1561_pp0_iter2_reg <= icmp_ln86_1970_reg_1561_pp0_iter1_reg;
        icmp_ln86_1970_reg_1561_pp0_iter3_reg <= icmp_ln86_1970_reg_1561_pp0_iter2_reg;
        icmp_ln86_1970_reg_1561_pp0_iter4_reg <= icmp_ln86_1970_reg_1561_pp0_iter3_reg;
        icmp_ln86_1971_reg_1566 <= icmp_ln86_1971_fu_586_p2;
        icmp_ln86_1971_reg_1566_pp0_iter1_reg <= icmp_ln86_1971_reg_1566;
        icmp_ln86_1971_reg_1566_pp0_iter2_reg <= icmp_ln86_1971_reg_1566_pp0_iter1_reg;
        icmp_ln86_1971_reg_1566_pp0_iter3_reg <= icmp_ln86_1971_reg_1566_pp0_iter2_reg;
        icmp_ln86_1971_reg_1566_pp0_iter4_reg <= icmp_ln86_1971_reg_1566_pp0_iter3_reg;
        icmp_ln86_1972_reg_1571 <= icmp_ln86_1972_fu_592_p2;
        icmp_ln86_1972_reg_1571_pp0_iter1_reg <= icmp_ln86_1972_reg_1571;
        icmp_ln86_1972_reg_1571_pp0_iter2_reg <= icmp_ln86_1972_reg_1571_pp0_iter1_reg;
        icmp_ln86_1972_reg_1571_pp0_iter3_reg <= icmp_ln86_1972_reg_1571_pp0_iter2_reg;
        icmp_ln86_1972_reg_1571_pp0_iter4_reg <= icmp_ln86_1972_reg_1571_pp0_iter3_reg;
        icmp_ln86_1972_reg_1571_pp0_iter5_reg <= icmp_ln86_1972_reg_1571_pp0_iter4_reg;
        icmp_ln86_1973_reg_1576 <= icmp_ln86_1973_fu_598_p2;
        icmp_ln86_1973_reg_1576_pp0_iter1_reg <= icmp_ln86_1973_reg_1576;
        icmp_ln86_1973_reg_1576_pp0_iter2_reg <= icmp_ln86_1973_reg_1576_pp0_iter1_reg;
        icmp_ln86_1973_reg_1576_pp0_iter3_reg <= icmp_ln86_1973_reg_1576_pp0_iter2_reg;
        icmp_ln86_1973_reg_1576_pp0_iter4_reg <= icmp_ln86_1973_reg_1576_pp0_iter3_reg;
        icmp_ln86_1973_reg_1576_pp0_iter5_reg <= icmp_ln86_1973_reg_1576_pp0_iter4_reg;
        icmp_ln86_1974_reg_1581 <= icmp_ln86_1974_fu_604_p2;
        icmp_ln86_1974_reg_1581_pp0_iter1_reg <= icmp_ln86_1974_reg_1581;
        icmp_ln86_1974_reg_1581_pp0_iter2_reg <= icmp_ln86_1974_reg_1581_pp0_iter1_reg;
        icmp_ln86_1974_reg_1581_pp0_iter3_reg <= icmp_ln86_1974_reg_1581_pp0_iter2_reg;
        icmp_ln86_1974_reg_1581_pp0_iter4_reg <= icmp_ln86_1974_reg_1581_pp0_iter3_reg;
        icmp_ln86_1974_reg_1581_pp0_iter5_reg <= icmp_ln86_1974_reg_1581_pp0_iter4_reg;
        icmp_ln86_1974_reg_1581_pp0_iter6_reg <= icmp_ln86_1974_reg_1581_pp0_iter5_reg;
        icmp_ln86_reg_1412 <= icmp_ln86_fu_424_p2;
        icmp_ln86_reg_1412_pp0_iter1_reg <= icmp_ln86_reg_1412;
        icmp_ln86_reg_1412_pp0_iter2_reg <= icmp_ln86_reg_1412_pp0_iter1_reg;
        icmp_ln86_reg_1412_pp0_iter3_reg <= icmp_ln86_reg_1412_pp0_iter2_reg;
        or_ln117_1777_reg_1659 <= or_ln117_1777_fu_804_p2;
        or_ln117_1781_reg_1689 <= or_ln117_1781_fu_911_p2;
        or_ln117_1786_reg_1722 <= or_ln117_1786_fu_1050_p2;
        or_ln117_1788_reg_1732 <= or_ln117_1788_fu_1070_p2;
        or_ln117_1790_reg_1738 <= or_ln117_1790_fu_1076_p2;
        or_ln117_1790_reg_1738_pp0_iter5_reg <= or_ln117_1790_reg_1738;
        or_ln117_1792_reg_1746 <= or_ln117_1792_fu_1152_p2;
        or_ln117_1796_reg_1756 <= or_ln117_1796_fu_1227_p2;
        or_ln117_reg_1626 <= or_ln117_fu_666_p2;
        select_ln117_1896_reg_1654 <= select_ln117_1896_fu_797_p3;
        select_ln117_1902_reg_1694 <= select_ln117_1902_fu_925_p3;
        select_ln117_1908_reg_1727 <= select_ln117_1908_fu_1062_p3;
        select_ln117_1914_reg_1751 <= select_ln117_1914_fu_1165_p3;
        select_ln117_1918_reg_1761 <= select_ln117_1918_fu_1241_p3;
        xor_ln104_reg_1631 <= xor_ln104_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1276_p65 = 'bx;

assign agg_result_fu_1276_p66 = ((or_ln117_1797_fu_1264_p2[0:0] == 1'b1) ? select_ln117_1918_reg_1761 : 5'd31);

assign and_ln102_2197_fu_809_p2 = (xor_ln104_reg_1631 & icmp_ln86_1946_reg_1428_pp0_iter2_reg);

assign and_ln102_2198_fu_626_p2 = (icmp_ln86_1947_reg_1434 & and_ln102_reg_1586);

assign and_ln102_2199_fu_677_p2 = (icmp_ln86_1948_reg_1440_pp0_iter1_reg & and_ln104_reg_1596);

assign and_ln102_2200_fu_823_p2 = (icmp_ln86_1949_reg_1446_pp0_iter2_reg & and_ln102_2197_fu_809_p2);

assign and_ln102_2201_fu_943_p2 = (icmp_ln86_1950_reg_1452_pp0_iter3_reg & and_ln104_368_reg_1671);

assign and_ln102_2202_fu_640_p2 = (icmp_ln86_1951_reg_1458 & and_ln102_2198_fu_626_p2);

assign and_ln102_2203_fu_650_p2 = (icmp_ln86_1952_reg_1464 & and_ln104_369_fu_635_p2);

assign and_ln102_2204_fu_696_p2 = (icmp_ln86_1953_reg_1470_pp0_iter1_reg & and_ln102_2199_fu_677_p2);

assign and_ln102_2205_fu_833_p2 = (icmp_ln86_1954_reg_1476_pp0_iter2_reg & and_ln104_370_reg_1643);

assign and_ln102_2206_fu_837_p2 = (icmp_ln86_1955_reg_1482_pp0_iter2_reg & and_ln102_2200_fu_823_p2);

assign and_ln102_2207_fu_967_p2 = (icmp_ln86_1956_reg_1488_pp0_iter3_reg & and_ln104_371_fu_938_p2);

assign and_ln102_2208_fu_1085_p2 = (icmp_ln86_1957_reg_1494_pp0_iter4_reg & and_ln102_2201_reg_1704);

assign and_ln102_2209_fu_1178_p2 = (icmp_ln86_1958_reg_1500_pp0_iter5_reg & and_ln104_372_reg_1711_pp0_iter5_reg);

assign and_ln102_2210_fu_701_p2 = (icmp_ln86_1959_reg_1506_pp0_iter1_reg & and_ln102_2202_reg_1614);

assign and_ln102_2211_fu_655_p2 = (xor_ln104_937_fu_645_p2 & icmp_ln86_1960_reg_1511);

assign and_ln102_2212_fu_660_p2 = (and_ln102_2211_fu_655_p2 & and_ln102_2198_fu_626_p2);

assign and_ln102_2213_fu_705_p2 = (icmp_ln86_1961_reg_1516_pp0_iter1_reg & and_ln102_2203_reg_1620);

assign and_ln102_2214_fu_709_p2 = (xor_ln104_938_fu_691_p2 & icmp_ln86_1962_reg_1521_pp0_iter1_reg);

assign and_ln102_2215_fu_714_p2 = (and_ln104_369_reg_1609 & and_ln102_2214_fu_709_p2);

assign and_ln102_2216_fu_842_p2 = (icmp_ln86_1963_reg_1526_pp0_iter2_reg & and_ln102_2204_reg_1649);

assign and_ln102_2217_fu_846_p2 = (xor_ln104_939_fu_828_p2 & icmp_ln86_1964_reg_1531_pp0_iter2_reg);

assign and_ln102_2218_fu_851_p2 = (and_ln102_2217_fu_846_p2 & and_ln102_2199_reg_1637);

assign and_ln102_2219_fu_856_p2 = (icmp_ln86_1965_reg_1536_pp0_iter2_reg & and_ln102_2205_fu_833_p2);

assign and_ln102_2220_fu_972_p2 = (xor_ln104_940_fu_957_p2 & icmp_ln86_1966_reg_1541_pp0_iter3_reg);

assign and_ln102_2221_fu_977_p2 = (and_ln104_370_reg_1643_pp0_iter3_reg & and_ln102_2220_fu_972_p2);

assign and_ln102_2222_fu_982_p2 = (icmp_ln86_1967_reg_1546_pp0_iter3_reg & and_ln102_2206_reg_1683);

assign and_ln102_2223_fu_986_p2 = (xor_ln104_941_fu_962_p2 & icmp_ln86_1968_reg_1551_pp0_iter3_reg);

assign and_ln102_2224_fu_991_p2 = (and_ln102_2223_fu_986_p2 & and_ln102_2200_reg_1677);

assign and_ln102_2225_fu_1089_p2 = (icmp_ln86_1969_reg_1556_pp0_iter4_reg & and_ln102_2207_reg_1717);

assign and_ln102_2226_fu_1093_p2 = (xor_ln104_942_fu_1080_p2 & icmp_ln86_1970_reg_1561_pp0_iter4_reg);

assign and_ln102_2227_fu_1098_p2 = (and_ln104_371_reg_1699 & and_ln102_2226_fu_1093_p2);

assign and_ln102_2228_fu_1103_p2 = (icmp_ln86_1971_reg_1566_pp0_iter4_reg & and_ln102_2208_fu_1085_p2);

assign and_ln102_2229_fu_1182_p2 = (xor_ln104_943_fu_1173_p2 & icmp_ln86_1972_reg_1571_pp0_iter5_reg);

assign and_ln102_2230_fu_1187_p2 = (and_ln102_2229_fu_1182_p2 & and_ln102_2201_reg_1704_pp0_iter5_reg);

assign and_ln102_2231_fu_1192_p2 = (icmp_ln86_1973_reg_1576_pp0_iter5_reg & and_ln102_2209_fu_1178_p2);

assign and_ln102_2232_fu_1254_p2 = (xor_ln104_944_fu_1249_p2 & icmp_ln86_1974_reg_1581_pp0_iter6_reg);

assign and_ln102_2233_fu_1259_p2 = (and_ln104_372_reg_1711_pp0_iter6_reg & and_ln102_2232_fu_1254_p2);

assign and_ln102_fu_610_p2 = (icmp_ln86_fu_424_p2 & icmp_ln86_1945_fu_430_p2);

assign and_ln104_368_fu_818_p2 = (xor_ln104_reg_1631 & xor_ln104_932_fu_813_p2);

assign and_ln104_369_fu_635_p2 = (xor_ln104_933_fu_630_p2 & and_ln102_reg_1586);

assign and_ln104_370_fu_686_p2 = (xor_ln104_934_fu_681_p2 & and_ln104_reg_1596);

assign and_ln104_371_fu_938_p2 = (xor_ln104_935_fu_933_p2 & and_ln102_2197_reg_1665);

assign and_ln104_372_fu_952_p2 = (xor_ln104_936_fu_947_p2 & and_ln104_368_reg_1671);

assign and_ln104_fu_621_p2 = (xor_ln104_931_fu_616_p2 & icmp_ln86_reg_1412);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1276_p67;

assign icmp_ln86_1945_fu_430_p2 = (($signed(p_read3_int_reg) < $signed(18'd6833)) ? 1'b1 : 1'b0);

assign icmp_ln86_1946_fu_436_p2 = (($signed(p_read22_int_reg) < $signed(18'd88358)) ? 1'b1 : 1'b0);

assign icmp_ln86_1947_fu_442_p2 = (($signed(p_read6_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1948_fu_448_p2 = (($signed(p_read8_int_reg) < $signed(18'd105)) ? 1'b1 : 1'b0);

assign icmp_ln86_1949_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd6920)) ? 1'b1 : 1'b0);

assign icmp_ln86_1950_fu_460_p2 = (($signed(p_read15_int_reg) < $signed(18'd897)) ? 1'b1 : 1'b0);

assign icmp_ln86_1951_fu_466_p2 = (($signed(p_read5_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1952_fu_472_p2 = (($signed(p_read21_int_reg) < $signed(18'd65428)) ? 1'b1 : 1'b0);

assign icmp_ln86_1953_fu_478_p2 = (($signed(p_read23_int_reg) < $signed(18'd17533)) ? 1'b1 : 1'b0);

assign icmp_ln86_1954_fu_484_p2 = (($signed(p_read1_int_reg) < $signed(18'd236826)) ? 1'b1 : 1'b0);

assign icmp_ln86_1955_fu_490_p2 = (($signed(p_read13_int_reg) < $signed(18'd6297)) ? 1'b1 : 1'b0);

assign icmp_ln86_1956_fu_496_p2 = (($signed(p_read3_int_reg) < $signed(18'd7348)) ? 1'b1 : 1'b0);

assign icmp_ln86_1957_fu_502_p2 = (($signed(p_read4_int_reg) < $signed(18'd258667)) ? 1'b1 : 1'b0);

assign icmp_ln86_1958_fu_508_p2 = (($signed(p_read10_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_1959_fu_514_p2 = (($signed(p_read3_int_reg) < $signed(18'd6172)) ? 1'b1 : 1'b0);

assign icmp_ln86_1960_fu_520_p2 = (($signed(p_read2_int_reg) < $signed(18'd29611)) ? 1'b1 : 1'b0);

assign icmp_ln86_1961_fu_526_p2 = (($signed(p_read11_int_reg) < $signed(18'd280)) ? 1'b1 : 1'b0);

assign icmp_ln86_1962_fu_532_p2 = (($signed(p_read7_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1963_fu_538_p2 = (($signed(p_read17_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_1964_fu_544_p2 = (($signed(p_read24_int_reg) < $signed(18'd83383)) ? 1'b1 : 1'b0);

assign icmp_ln86_1965_fu_550_p2 = (($signed(p_read15_int_reg) < $signed(18'd509)) ? 1'b1 : 1'b0);

assign icmp_ln86_1966_fu_556_p2 = (($signed(p_read19_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_1967_fu_562_p2 = (($signed(p_read12_int_reg) < $signed(18'd11338)) ? 1'b1 : 1'b0);

assign icmp_ln86_1968_fu_568_p2 = (($signed(p_read9_int_reg) < $signed(18'd1052)) ? 1'b1 : 1'b0);

assign icmp_ln86_1969_fu_574_p2 = (($signed(p_read16_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1970_fu_580_p2 = (($signed(p_read22_int_reg) < $signed(18'd88275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1971_fu_586_p2 = (($signed(p_read18_int_reg) < $signed(18'd1171)) ? 1'b1 : 1'b0);

assign icmp_ln86_1972_fu_592_p2 = (($signed(p_read19_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_1973_fu_598_p2 = (($signed(p_read20_int_reg) < $signed(18'd189)) ? 1'b1 : 1'b0);

assign icmp_ln86_1974_fu_604_p2 = (($signed(p_read14_int_reg) < $signed(18'd313)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_424_p2 = (($signed(p_read22_int_reg) < $signed(18'd87452)) ? 1'b1 : 1'b0);

assign or_ln117_1773_fu_747_p2 = (and_ln102_2213_fu_705_p2 | and_ln102_2198_reg_1602);

assign or_ln117_1774_fu_759_p2 = (and_ln102_2203_reg_1620 | and_ln102_2198_reg_1602);

assign or_ln117_1775_fu_771_p2 = (or_ln117_1774_fu_759_p2 | and_ln102_2215_fu_714_p2);

assign or_ln117_1776_fu_861_p2 = (and_ln102_reg_1586_pp0_iter2_reg | and_ln102_2216_fu_842_p2);

assign or_ln117_1777_fu_804_p2 = (and_ln102_reg_1586_pp0_iter1_reg | and_ln102_2204_fu_696_p2);

assign or_ln117_1778_fu_873_p2 = (or_ln117_1777_reg_1659 | and_ln102_2218_fu_851_p2);

assign or_ln117_1779_fu_885_p2 = (and_ln102_reg_1586_pp0_iter2_reg | and_ln102_2199_reg_1637);

assign or_ln117_1780_fu_897_p2 = (or_ln117_1779_fu_885_p2 | and_ln102_2219_fu_856_p2);

assign or_ln117_1781_fu_911_p2 = (or_ln117_1779_fu_885_p2 | and_ln102_2205_fu_833_p2);

assign or_ln117_1782_fu_996_p2 = (or_ln117_1781_reg_1689 | and_ln102_2221_fu_977_p2);

assign or_ln117_1783_fu_1012_p2 = (icmp_ln86_reg_1412_pp0_iter3_reg | and_ln102_2222_fu_982_p2);

assign or_ln117_1784_fu_1024_p2 = (icmp_ln86_reg_1412_pp0_iter3_reg | and_ln102_2206_reg_1683);

assign or_ln117_1785_fu_1036_p2 = (or_ln117_1784_fu_1024_p2 | and_ln102_2224_fu_991_p2);

assign or_ln117_1786_fu_1050_p2 = (icmp_ln86_reg_1412_pp0_iter3_reg | and_ln102_2200_reg_1677);

assign or_ln117_1787_fu_1108_p2 = (or_ln117_1786_reg_1722 | and_ln102_2225_fu_1089_p2);

assign or_ln117_1788_fu_1070_p2 = (or_ln117_1786_fu_1050_p2 | and_ln102_2207_fu_967_p2);

assign or_ln117_1789_fu_1120_p2 = (or_ln117_1788_reg_1732 | and_ln102_2227_fu_1098_p2);

assign or_ln117_1790_fu_1076_p2 = (icmp_ln86_reg_1412_pp0_iter3_reg | and_ln102_2197_reg_1665);

assign or_ln117_1791_fu_1140_p2 = (or_ln117_1790_reg_1738 | and_ln102_2228_fu_1103_p2);

assign or_ln117_1792_fu_1152_p2 = (or_ln117_1790_reg_1738 | and_ln102_2208_fu_1085_p2);

assign or_ln117_1793_fu_1197_p2 = (or_ln117_1792_reg_1746 | and_ln102_2230_fu_1187_p2);

assign or_ln117_1794_fu_1202_p2 = (or_ln117_1790_reg_1738_pp0_iter5_reg | and_ln102_2201_reg_1704_pp0_iter5_reg);

assign or_ln117_1795_fu_1213_p2 = (or_ln117_1794_fu_1202_p2 | and_ln102_2231_fu_1192_p2);

assign or_ln117_1796_fu_1227_p2 = (or_ln117_1794_fu_1202_p2 | and_ln102_2209_fu_1178_p2);

assign or_ln117_1797_fu_1264_p2 = (or_ln117_1796_reg_1756 | and_ln102_2233_fu_1259_p2);

assign or_ln117_fu_666_p2 = (and_ln102_2212_fu_660_p2 | and_ln102_2202_fu_640_p2);

assign select_ln117_1891_fu_736_p3 = ((or_ln117_reg_1626[0:0] == 1'b1) ? select_ln117_fu_729_p3 : 2'd3);

assign select_ln117_1892_fu_752_p3 = ((and_ln102_2198_reg_1602[0:0] == 1'b1) ? zext_ln117_211_fu_743_p1 : 3'd4);

assign select_ln117_1893_fu_763_p3 = ((or_ln117_1773_fu_747_p2[0:0] == 1'b1) ? select_ln117_1892_fu_752_p3 : 3'd5);

assign select_ln117_1894_fu_777_p3 = ((or_ln117_1774_fu_759_p2[0:0] == 1'b1) ? select_ln117_1893_fu_763_p3 : 3'd6);

assign select_ln117_1895_fu_785_p3 = ((or_ln117_1775_fu_771_p2[0:0] == 1'b1) ? select_ln117_1894_fu_777_p3 : 3'd7);

assign select_ln117_1896_fu_797_p3 = ((and_ln102_reg_1586_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_212_fu_793_p1 : 4'd8);

assign select_ln117_1897_fu_866_p3 = ((or_ln117_1776_fu_861_p2[0:0] == 1'b1) ? select_ln117_1896_reg_1654 : 4'd9);

assign select_ln117_1898_fu_878_p3 = ((or_ln117_1777_reg_1659[0:0] == 1'b1) ? select_ln117_1897_fu_866_p3 : 4'd10);

assign select_ln117_1899_fu_889_p3 = ((or_ln117_1778_fu_873_p2[0:0] == 1'b1) ? select_ln117_1898_fu_878_p3 : 4'd11);

assign select_ln117_1900_fu_903_p3 = ((or_ln117_1779_fu_885_p2[0:0] == 1'b1) ? select_ln117_1899_fu_889_p3 : 4'd12);

assign select_ln117_1901_fu_917_p3 = ((or_ln117_1780_fu_897_p2[0:0] == 1'b1) ? select_ln117_1900_fu_903_p3 : 4'd13);

assign select_ln117_1902_fu_925_p3 = ((or_ln117_1781_fu_911_p2[0:0] == 1'b1) ? select_ln117_1901_fu_917_p3 : 4'd14);

assign select_ln117_1903_fu_1001_p3 = ((or_ln117_1782_fu_996_p2[0:0] == 1'b1) ? select_ln117_1902_reg_1694 : 4'd15);

assign select_ln117_1904_fu_1017_p3 = ((icmp_ln86_reg_1412_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_213_fu_1008_p1 : 5'd16);

assign select_ln117_1905_fu_1028_p3 = ((or_ln117_1783_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1904_fu_1017_p3 : 5'd17);

assign select_ln117_1906_fu_1042_p3 = ((or_ln117_1784_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1905_fu_1028_p3 : 5'd18);

assign select_ln117_1907_fu_1054_p3 = ((or_ln117_1785_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1906_fu_1042_p3 : 5'd19);

assign select_ln117_1908_fu_1062_p3 = ((or_ln117_1786_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1907_fu_1054_p3 : 5'd20);

assign select_ln117_1909_fu_1113_p3 = ((or_ln117_1787_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1908_reg_1727 : 5'd21);

assign select_ln117_1910_fu_1125_p3 = ((or_ln117_1788_reg_1732[0:0] == 1'b1) ? select_ln117_1909_fu_1113_p3 : 5'd22);

assign select_ln117_1911_fu_1132_p3 = ((or_ln117_1789_fu_1120_p2[0:0] == 1'b1) ? select_ln117_1910_fu_1125_p3 : 5'd23);

assign select_ln117_1912_fu_1145_p3 = ((or_ln117_1790_reg_1738[0:0] == 1'b1) ? select_ln117_1911_fu_1132_p3 : 5'd24);

assign select_ln117_1913_fu_1157_p3 = ((or_ln117_1791_fu_1140_p2[0:0] == 1'b1) ? select_ln117_1912_fu_1145_p3 : 5'd25);

assign select_ln117_1914_fu_1165_p3 = ((or_ln117_1792_fu_1152_p2[0:0] == 1'b1) ? select_ln117_1913_fu_1157_p3 : 5'd26);

assign select_ln117_1915_fu_1206_p3 = ((or_ln117_1793_fu_1197_p2[0:0] == 1'b1) ? select_ln117_1914_reg_1751 : 5'd27);

assign select_ln117_1916_fu_1219_p3 = ((or_ln117_1794_fu_1202_p2[0:0] == 1'b1) ? select_ln117_1915_fu_1206_p3 : 5'd28);

assign select_ln117_1917_fu_1233_p3 = ((or_ln117_1795_fu_1213_p2[0:0] == 1'b1) ? select_ln117_1916_fu_1219_p3 : 5'd29);

assign select_ln117_1918_fu_1241_p3 = ((or_ln117_1796_fu_1227_p2[0:0] == 1'b1) ? select_ln117_1917_fu_1233_p3 : 5'd30);

assign select_ln117_fu_729_p3 = ((and_ln102_2202_reg_1614[0:0] == 1'b1) ? zext_ln117_fu_725_p1 : 2'd2);

assign xor_ln104_931_fu_616_p2 = (icmp_ln86_1945_reg_1423 ^ 1'd1);

assign xor_ln104_932_fu_813_p2 = (icmp_ln86_1946_reg_1428_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_933_fu_630_p2 = (icmp_ln86_1947_reg_1434 ^ 1'd1);

assign xor_ln104_934_fu_681_p2 = (icmp_ln86_1948_reg_1440_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_935_fu_933_p2 = (icmp_ln86_1949_reg_1446_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_936_fu_947_p2 = (icmp_ln86_1950_reg_1452_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_937_fu_645_p2 = (icmp_ln86_1951_reg_1458 ^ 1'd1);

assign xor_ln104_938_fu_691_p2 = (icmp_ln86_1952_reg_1464_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_939_fu_828_p2 = (icmp_ln86_1953_reg_1470_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_940_fu_957_p2 = (icmp_ln86_1954_reg_1476_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_941_fu_962_p2 = (icmp_ln86_1955_reg_1482_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_942_fu_1080_p2 = (icmp_ln86_1956_reg_1488_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_943_fu_1173_p2 = (icmp_ln86_1957_reg_1494_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_944_fu_1249_p2 = (icmp_ln86_1958_reg_1500_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_672_p2 = (icmp_ln86_reg_1412_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_719_p2 = (1'd1 ^ and_ln102_2210_fu_701_p2);

assign zext_ln117_211_fu_743_p1 = select_ln117_1891_fu_736_p3;

assign zext_ln117_212_fu_793_p1 = select_ln117_1895_fu_785_p3;

assign zext_ln117_213_fu_1008_p1 = select_ln117_1903_fu_1001_p3;

assign zext_ln117_fu_725_p1 = xor_ln117_fu_719_p2;

endmodule //conifer_jettag_accelerator_decision_function_102
