---
title: "Analysis Components"
description: "Learn how to use monitors, scoreboards, and other analysis components to check the correctness of your DUT."
---

import { Quiz, InteractiveCode } from '@/components/ui';
import { DiagramPlaceholder } from '@/components/templates/InfoPage';

## Level 1: The Elevator Pitch

**What is it?** Analysis components are the "eyes and ears" of your testbench. They observe the behavior of the DUT and check that it is correct.

**The Analogy:** Think of a monitor as a "security camera" that records everything that happens on the DUT's interface. The scoreboard is the "security guard" who watches the camera feed and compares it to a set of rules to make sure everything is okay.

**Why this matters:** Analysis components are essential for creating a self-checking testbench. Without them, you would have to manually inspect waveforms to determine if your test passed or failed.

## Level 2: The Practical Explanation

### The Monitor

The monitor is a passive component that observes the DUT's interface and captures transactions. It should never drive any signals.

### The Scoreboard

The scoreboard is a checker component that compares the actual results from the DUT with the expected results.

<InteractiveCode>
```systemverilog
// A monitor that observes transactions and broadcasts them
class my_monitor extends uvm_monitor;
  `uvm_component_utils(my_monitor)
  uvm_analysis_port #(my_transaction) ap;

  function new(string name="my_monitor", uvm_component parent=null);
    super.new(name,parent);
    ap = new("ap", this);
  endfunction

  virtual task run_phase(uvm_phase phase);
    // ... capture bus activity and create a transaction 'tr' ...
    ap.write(tr);
  endtask
endclass

// A scoreboard that subscribes to the monitor's analysis port
class my_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(my_scoreboard)
  uvm_analysis_imp #(my_transaction, my_scoreboard) analysis_export;

  function new(string name="my_scoreboard", uvm_component parent=null);
    super.new(name,parent);
    analysis_export = new("analysis_export", this);
  endfunction

  function void write(my_transaction tr);
    // ... scoreboard checking logic ...
  endfunction
endclass
```
</InteractiveCode>

## Level 3: Expert Insights

**Coverage Collectors:** In addition to scoreboards, you can also connect coverage collectors to the monitor's analysis port. This allows you to collect functional coverage on the transactions that are observed on the DUT's interface.

**Reference Models:** For complex DUTs, you might need to use a reference model (often written in a high-level language like C++ or SystemC) to generate the expected results.

**Memory & Retention Tip:** Remember: **Monitor = See.** **Scoreboard = Check.**

## Check Your Understanding

<Quiz>
  {[
    {
      "question": "Which component should never drive signals?",
      "answers": [
        {"text": "Driver", "correct": false},
        {"text": "Sequencer", "correct": false},
        {"text": "Monitor", "correct": true},
        {"text": "Scoreboard", "correct": false}
      ],
      "explanation": "The monitor is a passive component that should only observe the DUT's interface. It should never drive any signals."
    },
    {
      "question": "Which component is responsible for checking the correctness of the DUT's behavior?",
      "answers": [
        {"text": "Driver", "correct": false},
        {"text": "Sequencer", "correct": false},
        {"text": "Monitor", "correct": false},
        {"text": "Scoreboard", "correct": true}
      ],
      "explanation": "The scoreboard is the primary checker component in a UVM testbench. It compares the actual results from the DUT with the expected results."
    }
  ]}
</Quiz>
