--------------------------------------------------------------------------------
--               a file header
-- with a
-- variable test_ent.vhd
-- This is a VHDL entity
--
-- empty line
--------------------------------------------------------------------------------
-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.12
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        clk : in std_logic
       );
end test;
