
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F8)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={0,rS,rT,rD,0,37}                            ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F12)
	S7= IR_ID.In={0,rS,rT,rD,0,37}                              Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F25)
	S9= CtrlPCInc=1                                             Premise(F26)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= CtrlIR_ID=1                                            Premise(F31)
	S12= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S7,S11)
	S13= GPR[rS]=a                                              Premise(F50)
	S14= GPR[rT]=b                                              Premise(F51)

ID	S15= IR_ID.Out={0,rS,rT,rD,0,37}                            IR-Out(S12)
	S16= IR_ID.Out25_21=rS                                      IR-Out(S12)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S12)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F86)
	S19= GPR.RReg1=rS                                           Path(S16,S18)
	S20= GPR.Rdata1=a                                           GPR-Read(S19,S13)
	S21= IR_ID.Out20_16=>GPR.RReg2                              Premise(F87)
	S22= GPR.RReg2=rT                                           Path(S17,S21)
	S23= GPR.Rdata2=b                                           GPR-Read(S22,S14)
	S24= GPR.Rdata1=>FU.InID1                                   Premise(F89)
	S25= FU.InID1=a                                             Path(S20,S24)
	S26= FU.OutID1=FU(a)                                        FU-Forward(S25)
	S27= FU.OutID1=>A_EX.In                                     Premise(F91)
	S28= A_EX.In=FU(a)                                          Path(S26,S27)
	S29= GPR.Rdata2=>FU.InID2                                   Premise(F92)
	S30= FU.InID2=b                                             Path(S23,S29)
	S31= FU.OutID2=FU(b)                                        FU-Forward(S30)
	S32= FU.OutID2=>B_EX.In                                     Premise(F94)
	S33= B_EX.In=FU(b)                                          Path(S31,S32)
	S34= IR_ID.Out=>IR_EX.In                                    Premise(F95)
	S35= IR_EX.In={0,rS,rT,rD,0,37}                             Path(S15,S34)
	S36= CtrlPC=0                                               Premise(F103)
	S37= CtrlPCInc=0                                            Premise(F104)
	S38= PC[Out]=addr+4                                         PC-Hold(S10,S36,S37)
	S39= CtrlA_EX=1                                             Premise(F113)
	S40= [A_EX]=FU(a)                                           A_EX-Write(S28,S39)
	S41= CtrlB_EX=1                                             Premise(F114)
	S42= [B_EX]=FU(b)                                           B_EX-Write(S33,S41)
	S43= CtrlIR_EX=1                                            Premise(F115)
	S44= [IR_EX]={0,rS,rT,rD,0,37}                              IR_EX-Write(S35,S43)

EX	S45= A_EX.Out=FU(a)                                         A_EX-Out(S40)
	S46= B_EX.Out=FU(b)                                         B_EX-Out(S42)
	S47= IR_EX.Out={0,rS,rT,rD,0,37}                            IR_EX-Out(S44)
	S48= A_EX.Out=>ALU.A                                        Premise(F133)
	S49= ALU.A=FU(a)                                            Path(S45,S48)
	S50= B_EX.Out=>ALU.B                                        Premise(F134)
	S51= ALU.B=FU(b)                                            Path(S46,S50)
	S52= ALU.Out=FU(a)|FU(b)                                    ALU(S49,S51)
	S53= ALU.Out=>ALUOut_MEM.In                                 Premise(F136)
	S54= ALUOut_MEM.In=FU(a)|FU(b)                              Path(S52,S53)
	S55= IR_EX.Out=>IR_MEM.In                                   Premise(F139)
	S56= IR_MEM.In={0,rS,rT,rD,0,37}                            Path(S47,S55)
	S57= CtrlPC=0                                               Premise(F145)
	S58= CtrlPCInc=0                                            Premise(F146)
	S59= PC[Out]=addr+4                                         PC-Hold(S38,S57,S58)
	S60= CtrlALUOut_MEM=1                                       Premise(F158)
	S61= [ALUOut_MEM]=FU(a)|FU(b)                               ALUOut_MEM-Write(S54,S60)
	S62= CtrlIR_MEM=1                                           Premise(F159)
	S63= [IR_MEM]={0,rS,rT,rD,0,37}                             IR_MEM-Write(S56,S62)

MEM	S64= ALUOut_MEM.Out=FU(a)|FU(b)                             ALUOut_MEM-Out(S61)
	S65= IR_MEM.Out={0,rS,rT,rD,0,37}                           IR_MEM-Out(S63)
	S66= IR_MEM.Out=>IR_WB.In                                   Premise(F178)
	S67= IR_WB.In={0,rS,rT,rD,0,37}                             Path(S65,S66)
	S68= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F184)
	S69= ALUOut_WB.In=FU(a)|FU(b)                               Path(S64,S68)
	S70= CtrlPC=0                                               Premise(F192)
	S71= CtrlPCInc=0                                            Premise(F193)
	S72= PC[Out]=addr+4                                         PC-Hold(S59,S70,S71)
	S73= CtrlIR_WB=1                                            Premise(F208)
	S74= [IR_WB]={0,rS,rT,rD,0,37}                              IR_WB-Write(S67,S73)
	S75= CtrlALUOut_WB=1                                        Premise(F214)
	S76= [ALUOut_WB]=FU(a)|FU(b)                                ALUOut_WB-Write(S69,S75)

WB	S77= IR_WB.Out15_11=rD                                      IR-Out(S74)
	S78= ALUOut_WB.Out=FU(a)|FU(b)                              ALUOut_WB-Out(S76)
	S79= IR_WB.Out15_11=>GPR.WReg                               Premise(F301)
	S80= GPR.WReg=rD                                            Path(S77,S79)
	S81= ALUOut_WB.Out=>GPR.WData                               Premise(F302)
	S82= GPR.WData=FU(a)|FU(b)                                  Path(S78,S81)
	S83= CtrlPC=0                                               Premise(F310)
	S84= CtrlPCInc=0                                            Premise(F311)
	S85= PC[Out]=addr+4                                         PC-Hold(S72,S83,S84)
	S86= CtrlGPR=1                                              Premise(F319)
	S87= GPR[rD]=FU(a)|FU(b)                                    GPR-Write(S80,S82,S86)

POST	S85= PC[Out]=addr+4                                         PC-Hold(S72,S83,S84)
	S87= GPR[rD]=FU(a)|FU(b)                                    GPR-Write(S80,S82,S86)

