library ieee;
use ieee.std_logic_1164.all;

entity my_or is
	port(a, b: in std_logic;
		c: out std_logic);
end my_or;

architecture main of my_or is
begin
	c <= a when b = 'Z' and (a = '0' or a = '1') else
		 b when a = 'Z' and (b = '0' or b = '1');
end main;
