
*** Running vivado
    with args -log zedboard_base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zedboard_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37909
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/int/xo/ip_repo/xilinx_com_hls_compute_matrices_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2396.246 ; gain = 0.000 ; free physical = 23238 ; free virtual = 36066
Command: synth_design -top zedboard_base_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11941
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.508 ; gain = 0.000 ; free physical = 21831 ; free virtual = 34659
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_wrapper' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hdl/zedboard_base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5828]
INFO: [Synth 8-6157] synthesizing module 'System_DPA_imp_6IUFM5' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_cdc_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_cdc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_cdc_0' (1#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_cdc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_converter_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_converter_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_converter_0' (2#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_converter_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_ctrl_interconnect_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7889]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1J4XQYC' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1372]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m00_regslice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m00_regslice_0' (3#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zedboard_base_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zedboard_base_m00_regslice_0' is unconnected for instance 'm00_regslice' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'zedboard_base_m00_regslice_0' has 40 connections declared, but only 38 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1531]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1J4XQYC' (4#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1372]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Q0LSO0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2351]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m01_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m01_regslice_3' (5#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Q0LSO0' (6#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2351]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BYT0F1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2561]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m02_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m02_regslice_3' (7#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BYT0F1' (8#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2561]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1CX94EH' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3181]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m03_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m03_regslice_3' (9#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1CX94EH' (10#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3181]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OBXDQJ' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4463]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_5' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_5' (11#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s00_regslice_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s00_regslice_3' (12#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OBXDQJ' (13#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4463]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_3' (14#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_ctrl_interconnect_0' (15#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7889]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_fifo_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_fifo_0' (16#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'zedboard_base_dpa_fifo_0' is unconnected for instance 'dpa_fifo' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'zedboard_base_dpa_fifo_0' is unconnected for instance 'dpa_fifo' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
WARNING: [Synth 8-7023] instance 'dpa_fifo' of module 'zedboard_base_dpa_fifo_0' has 41 connections declared, but only 39 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:751]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_hub_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_hub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_hub_0' (17#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_hub_0_stub.v:6]
WARNING: [Synth 8-7071] port 'trace_rst' of module 'zedboard_base_dpa_hub_0' is unconnected for instance 'dpa_hub' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:794]
WARNING: [Synth 8-7023] instance 'dpa_hub' of module 'zedboard_base_dpa_hub_0' has 45 connections declared, but only 44 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:794]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_mon0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_mon0_0' (18#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_mon1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_mon1_0' (19#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_mon1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_reg_slice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_reg_slice_0' (20#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_dpa_reg_slice2_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_dpa_reg_slice2_0' (21#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_dpa_reg_slice2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_dpa_reg_slice2_0' is unconnected for instance 'dpa_reg_slice2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'zedboard_base_dpa_reg_slice2_0' is unconnected for instance 'dpa_reg_slice2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
WARNING: [Synth 8-7023] instance 'dpa_reg_slice2' of module 'zedboard_base_dpa_reg_slice2_0' has 38 connections declared, but only 36 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'System_DPA_imp_6IUFM5' (22#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_intc_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_intc_0_0' (23#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_intc_0_intr_1_interrupt_concat_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0/synth/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (24#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_intc_0_intr_1_interrupt_concat_0' (25#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0/synth/zedboard_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_interconnect_lpd_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7022]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MAGE1E' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1572]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_0' (26#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MAGE1E' (27#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1572]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1L3WTPP' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4103]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_0' (28#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_us_0' is unconnected for instance 'auto_us' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_us_0' is unconnected for instance 'auto_us' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'zedboard_base_auto_us_0' has 72 connections declared, but only 70 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4390]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1L3WTPP' (29#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4103]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_O1BHRT' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5355]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_df_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_df_0' (30#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'zedboard_base_auto_us_df_0' has 72 connections declared, but only 70 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5681]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s01_regslice_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s01_regslice_0' (31#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_O1BHRT' (32#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5355]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_0' (33#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'zedboard_base_xbar_0' is unconnected for instance 'xbar' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'zedboard_base_xbar_0' is unconnected for instance 'xbar' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
WARNING: [Synth 8-7023] instance 'xbar' of module 'zedboard_base_xbar_0' has 78 connections declared, but only 76 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7810]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_interconnect_lpd_0' (34#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:7022]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_vip_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_vip_0_0' (35#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_vip_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_vip_1_0' (36#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_axi_vip_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_clk_wiz_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_clk_wiz_0_0' (37#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_compute_matrices_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_compute_matrices_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_compute_matrices_1_0' (38#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_compute_matrices_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_interconnect_axifull_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:8743]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1Z1BNT' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4893]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_1' (39#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_us_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_us_1' (40#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1Z1BNT' (41#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:4893]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_interconnect_axifull_0' (42#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:8743]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_interconnect_axilite_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:9113]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_17TAISI' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_2' (43#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zedboard_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zedboard_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zedboard_base_auto_pc_2' has 60 connections declared, but only 58 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_17TAISI' (44#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1U08DY' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1977]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_3' (45#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m01_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m01_regslice_2' (46#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m01_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1U08DY' (47#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:1977]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_V7OBWR' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2771]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m02_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m02_regslice_2' (48#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m02_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_V7OBWR' (49#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:2771]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1T7VJJ3' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3391]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_m03_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_m03_regslice_2' (50#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_m03_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1T7VJJ3' (51#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3391]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_104E3TP' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3591]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_auto_pc_4' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_auto_pc_4' (52#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'zedboard_base_auto_pc_4' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'zedboard_base_auto_pc_4' is unconnected for instance 'auto_pc' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'zedboard_base_auto_pc_4' has 79 connections declared, but only 77 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3944]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_s00_regslice_2' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_s00_regslice_2' (53#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_104E3TP' (54#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:3591]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_xbar_1' (55#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (96) of port connection 'm_axi_awaddr' does not match port width (128) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10203]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awburst' does not match port width (8) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10204]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awcache' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10205]
WARNING: [Synth 8-689] width (36) of port connection 'm_axi_awid' does not match port width (48) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10206]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_awlen' does not match port width (32) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10207]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awlock' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10208]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10209]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awqos' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10210]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awregion' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10212]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awsize' does not match port width (12) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10213]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awvalid' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10214]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_bready' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10216]
WARNING: [Synth 8-689] width (96) of port connection 'm_axi_wdata' does not match port width (128) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10225]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_wlast' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10226]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10228]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_wvalid' does not match port width (4) of module 'zedboard_base_xbar_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:10229]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_interconnect_axilite_0' (56#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:9113]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_irq_const_tieoff_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_irq_const_tieoff_0/synth/zedboard_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (57#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_irq_const_tieoff_0' (58#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_irq_const_tieoff_0/synth/zedboard_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_proc_sys_reset_0_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_proc_sys_reset_0_0' (59#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zedboard_base_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'zedboard_base_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_proc_sys_reset_1_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_proc_sys_reset_1_0' (60#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'zedboard_base_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'zedboard_base_proc_sys_reset_1_0' has 10 connections declared, but only 5 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6869]
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_ps7_0' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_ps7_0' (61#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-11494-localhost.localdomain/realtime/zedboard_base_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'zedboard_base_ps7_0' is unconnected for instance 'ps7' [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
WARNING: [Synth 8-7023] instance 'ps7' of module 'zedboard_base_ps7_0' has 159 connections declared, but only 144 given [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:6875]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base' (62#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/synth/zedboard_base.v:5828]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_wrapper' (63#1) [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/hdl/zedboard_base_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2423.461 ; gain = 22.953 ; free physical = 22543 ; free virtual = 35371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.273 ; gain = 40.766 ; free physical = 22548 ; free virtual = 35377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.273 ; gain = 40.766 ; free physical = 22548 ; free virtual = 35377
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2441.273 ; gain = 0.000 ; free physical = 22537 ; free virtual = 35366
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_in_context.xdc] for cell 'zedboard_base_i/axi_intc_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0/zedboard_base_axi_intc_0_0_in_context.xdc] for cell 'zedboard_base_i/axi_intc_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_0_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0/zedboard_base_axi_vip_1_0_in_context.xdc] for cell 'zedboard_base_i/axi_vip_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_in_context.xdc] for cell 'zedboard_base_i/clk_wiz_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0/zedboard_base_clk_wiz_0_0_in_context.xdc] for cell 'zedboard_base_i/clk_wiz_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0/zedboard_base_proc_sys_reset_0_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0/zedboard_base_proc_sys_reset_1_0_in_context.xdc] for cell 'zedboard_base_i/proc_sys_reset_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc] for cell 'zedboard_base_i/ps7'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc] for cell 'zedboard_base_i/ps7'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0/zedboard_base_xbar_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0/zedboard_base_xbar_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_0/zedboard_base_auto_us_0/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0/zedboard_base_s01_regslice_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0/zedboard_base_auto_us_df_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_1/zedboard_base_auto_pc_1/zedboard_base_auto_pc_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_us_1/zedboard_base_auto_us_1/zedboard_base_auto_us_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axifull/s00_couplers/auto_us'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1/zedboard_base_xbar_1_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_1/zedboard_base_xbar_1/zedboard_base_xbar_1_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2/zedboard_base_s00_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4/zedboard_base_auto_pc_4_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2/zedboard_base_m01_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_3/zedboard_base_auto_pc_3/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_2/zedboard_base_m03_regslice_2/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0_in_context.xdc] for cell 'zedboard_base_i/compute_matrices_1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0/zedboard_base_compute_matrices_1_0_in_context.xdc] for cell 'zedboard_base_i/compute_matrices_1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_cdc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0/zedboard_base_dpa_cdc_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_cdc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_converter'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0/zedboard_base_dpa_converter_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_converter'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_3/zedboard_base_xbar_3/zedboard_base_xbar_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_3/zedboard_base_xbar_3/zedboard_base_xbar_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_s00_regslice_3/zedboard_base_s00_regslice_3/zedboard_base_m02_regslice_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_5/zedboard_base_auto_pc_5/zedboard_base_auto_pc_2_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3/zedboard_base_m01_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m02_regslice_3/zedboard_base_m02_regslice_3/zedboard_base_m00_regslice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3/zedboard_base_m03_regslice_3_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_fifo'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0/zedboard_base_dpa_fifo_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_fifo'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_hub'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0/zedboard_base_dpa_hub_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_hub'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon0'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0/zedboard_base_dpa_mon0_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon0'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0/zedboard_base_dpa_mon1_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_mon1'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2'
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice2_0/zedboard_base_dpa_reg_slice_0_in_context.xdc] for cell 'zedboard_base_i/System_DPA/dpa_reg_slice2'
Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.148 ; gain = 0.000 ; free physical = 22436 ; free virtual = 35267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2453.148 ; gain = 0.000 ; free physical = 22436 ; free virtual = 35267
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zedboard_base_i/System_DPA/dpa_cdc' at clock pin 'm_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/zedboard_base/ip/zedboard_base_ps7_0/zedboard_base_ps7_0/zedboard_base_ps7_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_vip_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_interconnect_lpd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axifull. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/interconnect_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/compute_matrices_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_converter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_ctrl_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_hub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_mon0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_mon1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_reg_slice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zedboard_base_i/System_DPA/dpa_reg_slice2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22484 ; free virtual = 35315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22508 ; free virtual = 35340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.148 ; gain = 52.641 ; free physical = 22507 ; free virtual = 35344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2475.148 ; gain = 74.641 ; free physical = 22397 ; free virtual = 35234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2475.148 ; gain = 74.641 ; free physical = 22397 ; free virtual = 35234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.180 ; gain = 93.672 ; free physical = 22385 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |zedboard_base_xbar_0               |         1|
|2     |zedboard_base_auto_pc_0            |         1|
|3     |zedboard_base_auto_us_0            |         1|
|4     |zedboard_base_auto_us_df_0         |         1|
|5     |zedboard_base_s01_regslice_0       |         1|
|6     |zedboard_base_auto_pc_1            |         1|
|7     |zedboard_base_auto_us_1            |         1|
|8     |zedboard_base_xbar_1               |         1|
|9     |zedboard_base_auto_pc_2            |         1|
|10    |zedboard_base_auto_pc_3            |         1|
|11    |zedboard_base_m01_regslice_2       |         1|
|12    |zedboard_base_m02_regslice_2       |         1|
|13    |zedboard_base_m03_regslice_2       |         1|
|14    |zedboard_base_auto_pc_4            |         1|
|15    |zedboard_base_s00_regslice_2       |         1|
|16    |zedboard_base_axi_intc_0_0         |         1|
|17    |zedboard_base_axi_vip_0_0          |         1|
|18    |zedboard_base_axi_vip_1_0          |         1|
|19    |zedboard_base_clk_wiz_0_0          |         1|
|20    |zedboard_base_compute_matrices_1_0 |         1|
|21    |zedboard_base_proc_sys_reset_0_0   |         1|
|22    |zedboard_base_proc_sys_reset_1_0   |         1|
|23    |zedboard_base_ps7_0                |         1|
|24    |zedboard_base_xbar_3               |         1|
|25    |zedboard_base_m00_regslice_0       |         1|
|26    |zedboard_base_m01_regslice_3       |         1|
|27    |zedboard_base_m02_regslice_3       |         1|
|28    |zedboard_base_m03_regslice_3       |         1|
|29    |zedboard_base_auto_pc_5            |         1|
|30    |zedboard_base_s00_regslice_3       |         1|
|31    |zedboard_base_dpa_cdc_0            |         1|
|32    |zedboard_base_dpa_converter_0      |         1|
|33    |zedboard_base_dpa_fifo_0           |         1|
|34    |zedboard_base_dpa_hub_0            |         1|
|35    |zedboard_base_dpa_mon0_0           |         1|
|36    |zedboard_base_dpa_mon1_0           |         1|
|37    |zedboard_base_dpa_reg_slice_0      |         1|
|38    |zedboard_base_dpa_reg_slice2_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |zedboard_base_auto_pc            |     6|
|7     |zedboard_base_auto_us            |     2|
|9     |zedboard_base_auto_us_df         |     1|
|10    |zedboard_base_axi_intc_0         |     1|
|11    |zedboard_base_axi_vip_0          |     1|
|12    |zedboard_base_axi_vip_1          |     1|
|13    |zedboard_base_clk_wiz_0          |     1|
|14    |zedboard_base_compute_matrices_1 |     1|
|15    |zedboard_base_dpa_cdc            |     1|
|16    |zedboard_base_dpa_converter      |     1|
|17    |zedboard_base_dpa_fifo           |     1|
|18    |zedboard_base_dpa_hub            |     1|
|19    |zedboard_base_dpa_mon0           |     1|
|20    |zedboard_base_dpa_mon1           |     1|
|21    |zedboard_base_dpa_reg_slice2     |     1|
|22    |zedboard_base_dpa_reg_slice      |     1|
|23    |zedboard_base_m00_regslice       |     1|
|24    |zedboard_base_m01_regslice       |     2|
|26    |zedboard_base_m02_regslice       |     2|
|28    |zedboard_base_m03_regslice       |     2|
|30    |zedboard_base_proc_sys_reset_0   |     1|
|31    |zedboard_base_proc_sys_reset_1   |     1|
|32    |zedboard_base_ps7                |     1|
|33    |zedboard_base_s00_regslice       |     2|
|35    |zedboard_base_s01_regslice       |     1|
|36    |zedboard_base_xbar               |     3|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.117 ; gain = 99.609 ; free physical = 22366 ; free virtual = 35211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2500.117 ; gain = 87.734 ; free physical = 22417 ; free virtual = 35263
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2500.125 ; gain = 99.609 ; free physical = 22417 ; free virtual = 35263
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2500.125 ; gain = 0.000 ; free physical = 22532 ; free virtual = 35377
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.992 ; gain = 0.000 ; free physical = 22467 ; free virtual = 35312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2521.930 ; gain = 125.684 ; free physical = 22505 ; free virtual = 35350
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/build_dir.hw.zedboard_202020_1/link/vivado/vpl/prj/prj.runs/synth_1/zedboard_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 28 10:23:36 2024...
