// Seed: 3570279776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output tri id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = -1;
  logic id_12;
  ;
  logic id_13 = id_11 != -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd94
) (
    output uwire id_0,
    output supply1 id_1,
    output tri1 id_2
    , id_14,
    input supply0 _id_3,
    output uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output logic id_9,
    output supply0 id_10,
    input tri1 id_11,
    input tri id_12
);
  wire id_15;
  for (id_16 = -1; id_16; id_9 = -1'b0) logic [id_3 : 1] id_17;
  ;
  assign id_16 = 1 ? id_17 : -1 ? (1) : id_8;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15,
      id_14,
      id_14,
      id_17,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16
  );
endmodule
