JDF B
// Created by Version 2.0 
PROJECT ByggernGr10
DESIGN byggerngr10 Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE address_decoder.vhd
MODSTYLE address Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE address
