<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/ev5.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ev5.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ev5_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2kernel__stats_8hh.html">arch/alpha/kernel_stats.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="osfpal_8hh.html">arch/alpha/osfpal.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cp__annotate_8hh.html">base/cp_annotate.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2debug_8hh.html">base/debug.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__exit_8hh.html">sim/sim_exit.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;TLB *</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">   48</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>(T *tc)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classAlphaISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;getITBPtr());</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    assert(<a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a> *</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">   57</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(T *tc)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classAlphaISA_1_1TLB.html">TLB</a> *<span class="keyword">&gt;</span>(tc-&gt;getDTBPtr());</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    assert(<a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">tlb</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//  Machine dependent functions</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">   69</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a>(tc, cpuId);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(16, cpuId);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(0, cpuId);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classAlphaISA_1_1AlphaFault.html">AlphaFault</a> *<a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">reset</a> = <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1ResetFault.html">ResetFault</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>) + reset-&gt;<a class="code" href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">vect</a>());</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">delete</span> <a class="code" href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">reset</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> CPU&gt;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">   85</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">zeroRegisters</a>(CPU *cpu)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// Insure ISA semantics</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">// (no longer very clean due to the change in setIntReg() in the</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// cpu model.  Consider changing later.)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    cpu-&gt;thread-&gt;setIntReg(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a>, 0);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    cpu-&gt;thread-&gt;setFloatReg(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a>, 0);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">   99</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, 0);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>, <a class="code" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">PalBase</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>, 0x6);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>, cpuId);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#ab849aecff7a228e5a5e81a118cbf6878">  111</a></span>&#160;<a class="code" href="classAlphaISA_1_1ISA.html#ab849aecff7a228e5a5e81a118cbf6878">ISA::readIpr</a>(<span class="keywordtype">int</span> idx, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    uint64_t retval = 0;        <span class="comment">// return value, default 0</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>:</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>:</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>:</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>:</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>:</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>:</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>:</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>:</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>:</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>:</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>:</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>:</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>:</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>:</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>:</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>:</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>:</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>:</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>:</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">IPR_ISR</a>:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>:</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>:</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>:</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a>:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>:</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="comment">// no side-effect</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        retval |= <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffff00000000);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        retval |= tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>()  &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x00000000ffffffff);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>:</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>:</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        retval = <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx];</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>:</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry = <a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>(1);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> &amp; ULL(0x7ffffff)) &lt;&lt; 32;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> &amp; ULL(0xf)) &lt;&lt; 8;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> &amp; ULL(0xf)) &lt;&lt; 12;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> &amp; ULL(0x1)) &lt;&lt; 1;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> &amp; ULL(0x1))&lt;&lt; 2;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> &amp; ULL(0x1)) &lt;&lt; 4;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> &amp; ULL(0x7f)) &lt;&lt; 57;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="comment">// write only registers</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>:</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a>:</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read write only register %d\n&quot;</span>, idx);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="comment">// invalid IPR</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read from invalid ipr %d\n&quot;</span>, idx);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> retval;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Cause the simulator to break when changing to the following IPL</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">  217</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> = -1;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">  220</a></span>&#160;<a class="code" href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">ISA::setIpr</a>(<span class="keywordtype">int</span> idx, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">auto</span> *<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classAlphaISA_1_1Kernel_1_1Statistics.html">AlphaISA::Kernel::Statistics</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>());</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    assert(<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a> || !tc-&gt;<a class="code" href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">getKernelStats</a>());</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">switch</span> (idx) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>:</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>:</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>:</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>:</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="comment">// write entire quad w/ no side-effect</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0">IPR_CC_CTL</a>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="comment">// This IPR resets the cycle counter.  We assume this only</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="comment">// happens once... let&#39;s verify that.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        assert(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] == 0);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 1;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>:</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <span class="comment">// This IPR only writes the upper 64 bits.  It&#39;s ok to write</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="comment">// all 64 here since we mask out the lower 32 in rpcc (see</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="comment">// isa_desc).</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="comment">// write entire quad w/ no side-effect</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>-&gt;context(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx], val, tc);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="comment">// write entire quad w/ no side-effect, tag is forthcoming</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>:</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="comment">// second least significant bit in PC is always zero</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; ~2;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="comment">// only write least significant four bits - privilege mask</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0xf;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="comment">// only write least significant five bits - interrupt level</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x1f;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>-&gt;swpipl(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx]);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">if</span> (val &amp; 0x18) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                <a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">Kernel::user</a>, tc);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                <a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6cae9bd1bb8b9ca9ec028bb64aef869a6ca">Kernel::kernel</a>, tc);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="comment">// only write two mode bits - processor mode</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x18;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>:</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="comment">// only write two mode bits - processor mode</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x18;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="comment">// more here after optimization...</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="comment">// only write software interrupt mask</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x7fff0;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffff0300);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>:</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffc0000000);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9">IPR_DC_TEST_CTL</a>:</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x1ffb;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x3f;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>:</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; 0x7f0;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>:</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = val &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfe00000000000000);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>:</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="comment">// any write to this register clears it</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a>:</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122">IPR_SL_RCV</a>:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>:</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b">IPR_ITB_PTE_TEMP</a>:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f">IPR_DTB_PTE_TEMP</a>:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="comment">// read-only registers</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write read only ipr %d\n&quot;</span>, idx);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a>:</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>:</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="comment">// the following are write only</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>:</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">flushAll</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>:</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">flushProcesses</a>();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0">IPR_DTB_IS</a>:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">flushAddr</a>(val, <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>]));</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252">IPR_DTB_TAG</a>: {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;          <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;          <span class="comment">// FIXME: granularity hints NYI...</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>]) != 0)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;              <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;          <span class="comment">// write entire quad</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;          <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;          <span class="comment">// construct PTE for new entry</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> = <a class="code" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> = <a class="code" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> = <a class="code" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> = <a class="code" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> = <a class="code" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> = <a class="code" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_PTE]);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[IPR_DTB_ASN]);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;          <span class="comment">// insert new TAG/PTE value into data TLB</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;          <a class="code" href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">getDTBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">insert</a>(val, entry);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75">IPR_ITB_PTE</a>: {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;          <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;          <span class="comment">// FIXME: granularity hints NYI...</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a>(val) != 0)</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;              <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;          <span class="comment">// write entire quad</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;          <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;          <span class="comment">// construct PTE for new entry</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> = <a class="code" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a>(val);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">xre</a> = <a class="code" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a>(val);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">xwe</a> = 0;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">fonr</a> = <a class="code" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a>(val);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">fonw</a> = <a class="code" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a>(val);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> = <a class="code" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a>(val);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;          entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> = <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>]);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;          <span class="comment">// insert new TAG/PTE value into data TLB</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">insert</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>], entry);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>:</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">flushAll</a>();</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a>:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = 0;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">flushProcesses</a>();</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d">IPR_ITB_IS</a>:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="comment">// really a control write</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <a class="code" href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">getITBPtr</a>(tc)-&gt;<a class="code" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">flushAddr</a>(val, <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>]));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="comment">// invalid IPR</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write to invalid ipr %d\n&quot;</span>, idx);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">// no error...</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">  478</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;}</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">AlphaISA::IPR_ITB_IA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00137">ipr.hh:137</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">AlphaISA::IPR_DTB_IA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00135">ipr.hh:135</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">AlphaISA::IPR_MAF_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00215">ipr.hh:215</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a36b44188d4a889f9397dca5549e44a54"><div class="ttname"><a href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">AlphaISA::DTB_ASN_ASN</a></div><div class="ttdeci">int DTB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00070">ev5.hh:70</a></div></div>
<div class="ttc" id="base_2debug_8hh_html"><div class="ttname"><a href="base_2debug_8hh.html">debug.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af1f068ab16590c4aa8a0ca1d587a4cac"><div class="ttname"><a href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">AlphaISA::copyIprs</a></div><div class="ttdeci">void copyIprs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00478">ev5.cc:478</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">AlphaISA::IPR_DC_PERR_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00210">ipr.hh:210</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">AlphaISA::IPR_DTB_IAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00136">ipr.hh:136</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4cba73d4105288236ba519f745492c0b"><div class="ttname"><a href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">AlphaISA::DTB_PTE_FONR</a></div><div class="ttdeci">int DTB_PTE_FONR(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00075">ev5.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9640ea9e1d42b4e0f47250c7efe687f9"><div class="ttname"><a href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">AlphaISA::ITB_PTE_GH</a></div><div class="ttdeci">int ITB_PTE_GH(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00086">ev5.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"><div class="ttname"><a href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">AlphaISA::DTB_PTE_XRE</a></div><div class="ttdeci">int DTB_PTE_XRE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00073">ev5.hh:73</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad24b14426f25156fcab0dfea1992ebff"><div class="ttname"><a href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">AlphaISA::ITB_PTE_XRE</a></div><div class="ttdeci">int ITB_PTE_XRE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00083">ev5.hh:83</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ab849aecff7a228e5a5e81a118cbf6878"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ab849aecff7a228e5a5e81a118cbf6878">AlphaISA::ISA::readIpr</a></div><div class="ttdeci">InternalProcReg readIpr(int idx, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00111">ev5.cc:111</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">AlphaISA::IPR_IFAULT_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00164">ipr.hh:164</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_aea391c8a0c85c1aef569f8bc2e5529f9"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#aea391c8a0c85c1aef569f8bc2e5529f9">AlphaISA::TlbEntry::fonw</a></div><div class="ttdeci">bool fonw</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00102">pagetable.hh:102</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_ae1a7096d3f9021f176603c0910b97baa"><div class="ttname"><a href="classThreadContext.html#ae1a7096d3f9021f176603c0910b97baa">ThreadContext::getKernelStats</a></div><div class="ttdeci">virtual ::Kernel::Statistics * getKernelStats()=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">AlphaISA::IPR_PALtemp0</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00172">ipr.hh:172</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">AlphaISA::IPR_ASTER</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00157">ipr.hh:157</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">AlphaISA::IPR_ITB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00153">ipr.hh:153</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a198dd6b2a31db4d72de90c9e4d02d9fc"><div class="ttname"><a href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">AlphaISA::ITB_PTE_ASMA</a></div><div class="ttdeci">bool ITB_PTE_ASMA(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00087">ev5.hh:87</a></div></div>
<div class="ttc" id="simple__thread_8hh_html"><div class="ttname"><a href="simple__thread_8hh.html">simple_thread.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">AlphaISA::IPR_ICSR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00166">ipr.hh:166</a></div></div>
<div class="ttc" id="arch_2alpha_2kernel__stats_8hh_html"><div class="ttname"><a href="arch_2alpha_2kernel__stats_8hh.html">kernel_stats.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html_a1bd240a12e3e88cbbf3ad612a7cce84f"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html#a1bd240a12e3e88cbbf3ad612a7cce84f">AlphaISA::AlphaFault::vect</a></div><div class="ttdeci">virtual FaultVect vect()=0</div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a754b951dd182cd9210a377dd54d19cfd"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">AlphaISA::ISA::ipr</a></div><div class="ttdeci">InternalProcReg ipr[NumInternalProcRegs]</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00069">isa.hh:69</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_abefddc920d8c7d2127e3ee8fc97c1608"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">AlphaISA::TlbEntry::ppn</a></div><div class="ttdeci">Addr ppn</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00096">pagetable.hh:96</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">AlphaISA::IPR_DC_FLUSH</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00132">ipr.hh:132</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">AlphaISA::IPR_ITB_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00151">ipr.hh:151</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">AlphaISA::IPR_IVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00165">ipr.hh:165</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceStats_html_ab9cd159e7f4ac914ca3db1a14ff1d8a8"><div class="ttname"><a href="namespaceStats.html#ab9cd159e7f4ac914ca3db1a14ff1d8a8">Stats::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00570">statistics.cc:570</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6c2a97078ce2e44d3f04ee016e712c48"><div class="ttname"><a href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">AlphaISA::ITB_PTE_PPN</a></div><div class="ttdeci">Addr ITB_PTE_PPN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00081">ev5.hh:81</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a6fd8f27f8a622d14744aaa0fc16ef7d2"><div class="ttname"><a href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">AlphaISA::ITB_PTE_FONR</a></div><div class="ttdeci">bool ITB_PTE_FONR(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00084">ev5.hh:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a81680a8f0a79643e10fc7337821f5f37"><div class="ttname"><a href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">AlphaISA::DTB_PTE_ASMA</a></div><div class="ttdeci">int DTB_PTE_ASMA(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00078">ev5.hh:78</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252">AlphaISA::IPR_DTB_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00199">ipr.hh:199</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">AlphaISA::IPR_PALtemp5</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00177">ipr.hh:177</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa80ea9dd70abdb33c458d4f99d4b3491"><div class="ttname"><a href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">AlphaISA::ITB_PTE_FONW</a></div><div class="ttdeci">bool ITB_PTE_FONW(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00085">ev5.hh:85</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d">AlphaISA::IPR_ITB_IS</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00154">ipr.hh:154</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ab6ec2f80b9c2b3b90d615a162195c7d4"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">AlphaISA::TLB::flushProcesses</a></div><div class="ttdeci">void flushProcesses()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00293">tlb.cc:293</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a52c1b0a8be1a8a577de4da8eb9854fd5"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">AlphaISA::TLB::index</a></div><div class="ttdeci">TlbEntry &amp; index(bool advance=true)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00591">tlb.cc:591</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2399ac3ee9880dd67c3f23d55fccf4f6"><div class="ttname"><a href="namespaceAlphaISA.html#a2399ac3ee9880dd67c3f23d55fccf4f6">AlphaISA::getDTBPtr</a></div><div class="ttdeci">TLB * getDTBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00057">ev5.cc:57</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">AlphaISA::IPR_IPLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00163">ipr.hh:163</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">AlphaISA::IPR_PALtemp2</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00174">ipr.hh:174</a></div></div>
<div class="ttc" id="arch_2alpha_2faults_8hh_html"><div class="ttname"><a href="arch_2alpha_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">AlphaISA::IPR_PALtemp20</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00192">ipr.hh:192</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0f147507d2a1a5437426ab7231e4a3d5"><div class="ttname"><a href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">AlphaISA::DTB_PTE_PPN</a></div><div class="ttdeci">Addr DTB_PTE_PPN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00071">ev5.hh:71</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">AlphaISA::IPR_PALtemp19</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00191">ipr.hh:191</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">AlphaISA::IPR_EXC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00160">ipr.hh:160</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">AlphaISA::IPR_IC_FLUSH</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00133">ipr.hh:133</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9">AlphaISA::IPR_DC_TEST_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00211">ipr.hh:211</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">AlphaISA::IPR_PALtemp9</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00181">ipr.hh:181</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">AlphaISA::IPR_PALtemp3</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00175">ipr.hh:175</a></div></div>
<div class="ttc" id="compiler_8hh_html_af11a60640164f7def0b5a1dac3cdb63b"><div class="ttname"><a href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a></div><div class="ttdeci">#define M5_FALLTHROUGH</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00086">compiler.hh:86</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html">AlphaISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00093">pagetable.hh:93</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ad19062f8bf8376cd4eeb11e6911dc1ab"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">AlphaISA::ISA::setIpr</a></div><div class="ttdeci">void setIpr(int idx, InternalProcReg val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00220">ev5.cc:220</a></div></div>
<div class="ttc" id="cp__annotate_8hh_html"><div class="ttname"><a href="cp__annotate_8hh.html">cp_annotate.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1AlphaFault_html"><div class="ttname"><a href="classAlphaISA_1_1AlphaFault.html">AlphaISA::AlphaFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00045">faults.hh:45</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">AlphaISA::IPR_IC_PERR_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00167">ipr.hh:167</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">AlphaISA::IPR_ISR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00150">ipr.hh:150</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a06411429ba06d7939a3aedc9099788eb"><div class="ttname"><a href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">AlphaISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00069">ev5.cc:69</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">AlphaISA::IPR_ASTRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00156">ipr.hh:156</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a1ca31e77056c400dbc5e74c2194d471a"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a1ca31e77056c400dbc5e74c2194d471a">AlphaISA::TlbEntry::fonr</a></div><div class="ttdeci">bool fonr</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00101">pagetable.hh:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7f37f910d53f6a7535037c4d47366260"><div class="ttname"><a href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">AlphaISA::ZeroReg</a></div><div class="ttdeci">const RegIndex ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">AlphaISA::IPR_SL_XMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00131">ipr.hh:131</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">AlphaISA::IPR_INTID</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00143">ipr.hh:143</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a9504404d33524ed626bd37b2c31bceac"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">AlphaISA::TLB::flushAll</a></div><div class="ttdeci">void flushAll() override</div><div class="ttdoc">Remove all entries from the TLB. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00283">tlb.cc:283</a></div></div>
<div class="ttc" id="alpha_2tlb_8hh_html"><div class="ttname"><a href="alpha_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a32962f01b9ce7d53ebea64779cb769ba"><div class="ttname"><a href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">AlphaISA::DTB_PTE_FONW</a></div><div class="ttdeci">int DTB_PTE_FONW(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00076">ev5.hh:76</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">AlphaISA::IPR_VA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00202">ipr.hh:202</a></div></div>
<div class="ttc" id="classClocked_html_a069f191370db82454b84e131ac5b54c5"><div class="ttname"><a href="classClocked.html#a069f191370db82454b84e131ac5b54c5">Clocked::curCycle</a></div><div class="ttdeci">Cycles curCycle() const</div><div class="ttdoc">Determine the current cycle, corresponding to a tick aligned to a clock edge. </div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00198">clocked_object.hh:198</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a3d93cebe559ecec6122f4b67a10bbfc3"><div class="ttname"><a href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">AlphaISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(CPU *cpu)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00085">ev5.cc:85</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a66ac31c314bf2d43af38d3780a619e17"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a66ac31c314bf2d43af38d3780a619e17">AlphaISA::TlbEntry::xwe</a></div><div class="ttdeci">uint8_t xwe</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00098">pagetable.hh:98</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">AlphaISA::IPR_MCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00208">ipr.hh:208</a></div></div>
<div class="ttc" id="sim__exit_8hh_html"><div class="ttname"><a href="sim__exit_8hh.html">sim_exit.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa643f676145338cd2de85b7ff78cc4fd"><div class="ttname"><a href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">AlphaISA::PalBase</a></div><div class="ttdeci">const Addr PalBase</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00108">ev5.hh:108</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">AlphaISA::IPR_PALtemp11</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00183">ipr.hh:183</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af99b9a9cf2253406a36163bb6492680d"><div class="ttname"><a href="namespaceArmISA.html#af99b9a9cf2253406a36163bb6492680d">ArmISA::tlb</a></div><div class="ttdeci">Bitfield&lt; 59, 56 &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00091">miscregs_types.hh:91</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">AlphaISA::IPR_EXC_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00158">ipr.hh:158</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">AlphaISA::IPR_PALtemp10</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00182">ipr.hh:182</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">AlphaISA::IPR_PMCTR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00168">ipr.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0">AlphaISA::IPR_CC_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00207">ipr.hh:207</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">AlphaISA::IPR_MVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00204">ipr.hh:204</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ab757a8202a4ab28bd698551edd7e1d4f"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">AlphaISA::TLB::flushAddr</a></div><div class="ttdeci">void flushAddr(Addr addr, uint8_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00318">tlb.cc:318</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adad5b267894a6709b10c84584c0a4c4c"><div class="ttname"><a href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">AlphaISA::initIPRs</a></div><div class="ttdeci">void initIPRs(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00099">ev5.cc:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aad79c10d320bef0ef127913e19eb2c5d"><div class="ttname"><a href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">AlphaISA::ITB_ASN_ASN</a></div><div class="ttdeci">int ITB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00080">ev5.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">AlphaISA::IPR_DC_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00214">ipr.hh:214</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">AlphaISA::IPR_PALtemp22</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00194">ipr.hh:194</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">AlphaISA::IPR_ICM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00162">ipr.hh:162</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Kernel_1_1Statistics_html"><div class="ttname"><a href="classAlphaISA_1_1Kernel_1_1Statistics.html">AlphaISA::Kernel::Statistics</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2kernel__stats_8hh_source.html#l00051">kernel_stats.hh:51</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">AlphaISA::IPR_PALtemp12</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00184">ipr.hh:184</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">AlphaISA::IPR_MM_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00145">ipr.hh:145</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">AlphaISA::IPR_DTB_PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00200">ipr.hh:200</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af62b3270f399ada398e553b8930faf09"><div class="ttname"><a href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">AlphaISA::break_ipl</a></div><div class="ttdeci">int break_ipl</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00217">ev5.cc:217</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">AlphaISA::IPR_ALT_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00134">ipr.hh:134</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75">AlphaISA::IPR_ITB_PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00152">ipr.hh:152</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa99c38a80a5fc5237ee777c46bf35afb"><div class="ttname"><a href="namespaceAlphaISA.html#aa99c38a80a5fc5237ee777c46bf35afb">AlphaISA::getITBPtr</a></div><div class="ttdeci">TLB * getITBPtr(T *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00048">ev5.cc:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">AlphaISA::IPR_PALtemp17</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00189">ipr.hh:189</a></div></div>
<div class="ttc" id="namespaceAlphaISA_1_1Kernel_html_ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d"><div class="ttname"><a href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6ca007c47a1791eee7f1ff088b3b95cbf4d">AlphaISA::Kernel::user</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2kernel__stats_8hh_source.html#l00048">kernel_stats.hh:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_1_1Kernel_html_ad92145ff216b9d1b0991bbe5c2fd7f6cae9bd1bb8b9ca9ec028bb64aef869a6ca"><div class="ttname"><a href="namespaceAlphaISA_1_1Kernel.html#ad92145ff216b9d1b0991bbe5c2fd7f6cae9bd1bb8b9ca9ec028bb64aef869a6ca">AlphaISA::Kernel::kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2kernel__stats_8hh_source.html#l00048">kernel_stats.hh:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122">AlphaISA::IPR_SL_RCV</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00144">ipr.hh:144</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b">AlphaISA::IPR_ITB_PTE_TEMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00146">ipr.hh:146</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html"><div class="ttname"><a href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00053">tlb.hh:53</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f">AlphaISA::IPR_DTB_PTE_TEMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00148">ipr.hh:148</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ResetFault_html"><div class="ttname"><a href="classAlphaISA_1_1ResetFault.html">AlphaISA::ResetFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2faults_8hh_source.html#l00085">faults.hh:85</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">AlphaISA::IPR_SIRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00155">ipr.hh:155</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">AlphaISA::IPR_PALtemp14</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00186">ipr.hh:186</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a05e83e933290648943859dbf540b275e"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">AlphaISA::TlbEntry::asn</a></div><div class="ttdeci">uint8_t asn</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00099">pagetable.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">AlphaISA::IPR_PAL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00161">ipr.hh:161</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">AlphaISA::IPR_PALtemp21</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00193">ipr.hh:193</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">AlphaISA::IPR_PALtemp18</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00190">ipr.hh:190</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aafec064c8fa79c2baee23e51235ef567"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">AlphaISA::TLB::insert</a></div><div class="ttdeci">void insert(Addr vaddr, TlbEntry &amp;entry)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00248">tlb.cc:248</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4d5fad955e0b9ccad5b4e7d7820fa01c"><div class="ttname"><a href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">AlphaISA::DTB_PTE_GH</a></div><div class="ttdeci">int DTB_PTE_GH(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00077">ev5.hh:77</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">AlphaISA::IPR_PALtemp4</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00176">ipr.hh:176</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">AlphaISA::IPR_PALtemp15</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00187">ipr.hh:187</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">AlphaISA::IPR_DTB_CM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00198">ipr.hh:198</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">AlphaISA::IPR_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00206">ipr.hh:206</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0">AlphaISA::IPR_DTB_IS</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00205">ipr.hh:205</a></div></div>
<div class="ttc" id="osfpal_8hh_html"><div class="ttname"><a href="osfpal_8hh.html">osfpal.hh</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a7a685f2bb6e3518bd7cd4ef6b0ebb301"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">AlphaISA::TlbEntry::asma</a></div><div class="ttdeci">bool asma</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00100">pagetable.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">AlphaISA::IPR_PALtemp13</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00185">ipr.hh:185</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">AlphaISA::IPR_HWINT_CLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00130">ipr.hh:130</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a310e34dbbc9219cdeb9c877e6d0bd1f7"><div class="ttname"><a href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">AlphaISA::DTB_PTE_XWE</a></div><div class="ttdeci">int DTB_PTE_XWE(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00074">ev5.hh:74</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">AlphaISA::IPR_PALtemp16</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00188">ipr.hh:188</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">AlphaISA::IPR_PALtemp23</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00195">ipr.hh:195</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">AlphaISA::IPR_PALtemp7</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00179">ipr.hh:179</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a04b7e19f7b19bfe46aec6484b45e4a85"><div class="ttname"><a href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">Stats::Group::stats</a></div><div class="ttdeci">std::vector&lt; Info * &gt; stats</div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00177">group.hh:177</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">AlphaISA::IPR_ITB_IAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00139">ipr.hh:139</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">AlphaISA::NumInternalProcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00217">ipr.hh:217</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">AlphaISA::IPR_PALtemp1</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00173">ipr.hh:173</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">AlphaISA::IPR_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00203">ipr.hh:203</a></div></div>
<div class="ttc" id="alpha_2isa__traits_8hh_html"><div class="ttname"><a href="alpha_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">AlphaISA::IPR_PALtemp6</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00178">ipr.hh:178</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a12067f8f76bf455003877eb98e559c03"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a12067f8f76bf455003877eb98e559c03">AlphaISA::TlbEntry::xre</a></div><div class="ttdeci">uint8_t xre</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00097">pagetable.hh:97</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">AlphaISA::IPR_EXC_SUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00159">ipr.hh:159</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">AlphaISA::IPR_PALtemp8</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00180">ipr.hh:180</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">AlphaISA::IPR_DTB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00197">ipr.hh:197</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
