<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_SGI0R</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_SGI0R, Interrupt Controller Software Generated Interrupt Group 0 Register</h1><p>The ICC_SGI0R characteristics are:</p><h2>Purpose</h2>
          <p>Generates Secure Group 0 SGIs.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ICC_SGI0R is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_SGI0R bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Aff3">Aff3</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#IRM">IRM</a></td><td class="lr" colspan="8"><a href="#Aff2">Aff2</a></td></tr><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#INTID">INTID</a></td><td class="lr" colspan="8"><a href="#Aff1">Aff1</a></td><td class="lr" colspan="16"><a href="#TargetList">TargetList</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:56]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Aff3">Aff3, bits [55:48]
                  </h4>
              <p>The affinity 3 value of the affinity path of the cluster for which SGI interrupts will be generated.</p>
            
              <p>If the IRM bit is 1, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bits [47:41]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IRM">IRM, bit [40]
              </h4>
              <p>Interrupt Routing Mode. Determines how the generated interrupts are distributed to PEs. Possible values are:</p>
            <table class="valuetable"><tr><th>IRM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Interrupts routed to the PEs specified by Aff3.Aff2.Aff1.&lt;target list&gt;.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Interrupts routed to all PEs in the system, excluding "self".</p>
                </td></tr></table><h4 id="Aff2">Aff2, bits [39:32]
                  </h4>
              <p>The affinity 2 value of the affinity path of the cluster for which SGI interrupts will be generated.</p>
            
              <p>If the IRM bit is 1, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bits [31:28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [27:24]
                  </h4>
              <p>The INTID of the SGI.</p>
            <h4 id="Aff1">Aff1, bits [23:16]
                  </h4>
              <p>The affinity 1 value of the affinity path of the cluster for which SGI interrupts will be generated.</p>
            
              <p>If the IRM bit is 1, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TargetList">TargetList, bits [15:0]
                  </h4>
              <p>Target List. The set of PEs for which SGI interrupts will be generated. Each bit corresponds to the PE within a cluster with an Affinity 0 value equal to the bit number.</p>
            
              <p>If a bit is 1 and the bit does not correspond to a valid target PE, the bit must be ignored by the Distributor. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether, in such cases, a Distributor can signal a system error.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This restricts a system to sending targeted SGIs to PEs with an affinity 0 number that is less than 16.</p>
                <p>If SRE is set only for Secure EL3, software executing at EL3 might use the System register interface to generate SGIs. Therefore, the Distributor must always be able to receive and acknowledge Generate SGI packets received from CPU interface regardless of the ARE settings for a Security state.  However, the Distributor might discard such packets.</p>
              </div>
            
              <p>If the IRM bit is 1, this field is <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ICC_SGI0R</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 2, 
                &lt;Rt&gt;, 
                &lt;CRn&gt;, c12, 
                &lt;opc2&gt;</td><td>0010</td><td>1111</td><td>1100</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr></table>
            <p>This register allows software executing in a Secure state to generate Group 0 SGIs. It will also allow software executing in a Non-secure state to generate Group 0 SGIs, if permitted by the settings of <a href="ext-gicr_nsacr.html">GICR_NSACR</a> in the Redistributor corresponding to the target PE.</p>
          
            <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, Non-secure writes do not generate an interrupt for a target PE if not permitted by the <a href="ext-gicr_nsacr.html">GICR_NSACR</a> register associated with the target PE. For more information see <span class="xref">Use of control registers for SGI forwarding</span>.</p>
          
            <div class="note"><span class="note-header">Note</span>
              <p>Accesses from Secure Monitor mode are treated as Secure regardless of the value of <span class="xref">SCR</span>.NS.</p>
            </div>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
            Not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, write accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, write accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TC==1, write accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.FMO==1, write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.IMO==1, write accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, write accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
