<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62D FreeRTOS SDK: tisci_clocks.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62D FreeRTOS SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('tisci__clocks_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">tisci_clocks.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tisci__clocks_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2017-2024 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifndef SOC_AM62DAX_CLOCKS_H</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SOC_AM62DAX_CLOCKS_H</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">   60</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M 2</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0b483a995a2a4197fc6f055d8f60de6d">   61</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P 3</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaffa124c2cb9770d69b367c6c328a9abc">   62</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DPHY_RX0_JTAG_TCK 4</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga29aee4f0e0743251d3e0d591fc33d479">   63</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK 5</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad39db072a87708361e741d2c46ba2220">   64</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK 6</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9">   66</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6">   68</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d">   70</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4cf299887d1012347ec11f52854566f9">   72</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9d232e1fa0d6358db87ce280f85e47f">   74</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de">   76</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPPI_CLK_CLK 0</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893">   77</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_GENF0 1</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1">   78</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_GENF1 2</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935">   79</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK 3</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce">   80</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 4</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d">   81</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 5</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a">   82</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 6</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee">   83</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e">   84</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9ea74f634d83da9618f81751a604f83d">   85</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 10</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab2de65d12947c0ca85c9b66fb6253e1b">   86</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 11</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c">   87</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII1_MR_CLK 13</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc">   88</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII1_MT_CLK 14</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56">   89</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII2_MR_CLK 15</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877">   90</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII2_MT_CLK 16</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52">   91</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII_RFT_CLK 17</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3fed38682675b3425f9a7677b7b9bc1a">   92</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_MDIO_MDCLK_O 18</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7">   93</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_RXC_I 19</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986">   94</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_TXC_I 20</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88">   95</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_TXC_O 21</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaca495dffc75f091a810522203760410">   96</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_RXC_I 22</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f">   97</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_TXC_I 23</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2">   98</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_TXC_O 24</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7">   99</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK 25</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952">  100</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK 26</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3">  101</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK 27</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafde056f6c2faa1e232d013b60e1033ce">  102</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK 28</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga509166047aced55e232c246a6912d954">  103</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK 29</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga76321f76ccb1dda4876add00781709fa">  105</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPT2_AGGR1_VCLK_CLK 0</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f">  107</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga943c48acb6a4139068c546aa7d88cd43">  109</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_CPT2_AGGR0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1c3fd84606797a8c03ea80e9570b517c">  111</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK 0</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeaba150828e6c761604efa061978ad8a">  112</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK 2</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab43b176cc637fd331a5c5269a165db53">  113</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK 3</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7f27f78562063791b581a93c57d5d00d">  114</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK 4</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e">  116</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_ATB_CLK 0</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228">  117</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_CORE_CLK 1</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd">  118</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_VBUSP_CLK 2</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c">  120</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4">  121</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d">  122</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54">  123</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc">  124</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39">  125</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269">  126</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3">  127</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609">  128</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284">  129</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286">  130</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">  131</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac">  132</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_VBUS_CLK 12</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe">  134</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc">  135</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8">  136</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143">  137</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070">  138</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1">  139</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5">  140</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446">  141</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134">  142</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521">  143</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db">  144</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96">  145</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a">  146</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_VBUS_CLK 12</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed">  148</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3">  149</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b">  150</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370">  151</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de">  152</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c">  153</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909">  154</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f">  155</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9">  156</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd">  157</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a">  158</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db">  159</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755">  160</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_VBUS_CLK 12</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809">  162</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85">  163</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2579e2560e4d580c5e3ba90c883869c0">  164</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a">  165</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a">  166</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f">  167</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504">  168</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6">  169</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e">  170</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b">  171</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd">  172</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f">  173</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31">  174</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_VBUS_CLK 12</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29">  176</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f">  177</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992">  178</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac">  179</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89">  180</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a">  181</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b">  182</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981">  183</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36">  184</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5">  185</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55">  186</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8">  187</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999">  188</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_VBUS_CLK 12</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec">  190</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5">  191</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a">  192</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b">  193</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e">  194</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603">  195</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9">  196</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb">  197</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00">  198</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db">  199</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09">  200</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334">  201</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_VBUS_CLK 12</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2aba276b20673582a00fb75fb075edba">  203</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga85d40db6933cf793bec4ad4f1f10a800">  204</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c882c272be37c079e8203e84df11d4a">  205</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf1148aa1f1381677da79b3812fba3cb">  206</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2081fceb2b03e1395ebbab9ec79b35d2">  207</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3bce25f95b2d166910140926d354eeb1">  208</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7a466150d51f26902909795b7622486d">  209</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9387cf0b43973ea42f3a789e8412b0ed">  210</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab64f1ab007140f35a3e2d8243762fa0d">  211</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac7595ddc43fcddf208575a1a2642429">  212</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab099287d86b764b21bd18ed0cd0817a9">  213</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga330d521e86252e1fc8de0282cb83d3c3">  214</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabc2e75480563d21a9b682b3a3fbdac08">  215</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC6_VBUS_CLK 12</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2">  217</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084">  218</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153">  219</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c">  220</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661">  221</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec">  222</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32">  223</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe">  224</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b">  225</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9">  226</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c">  227</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78">  228</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9">  229</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_VBUS_CLK 12</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga899e0ee0e7e74eb815ef406f568c81a0">  231</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1ded0bdb9ad7bf2faa6e1d82a7617fab">  232</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53a3849b9adf319150007228acfd069c">  233</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab6eaf10004c20022f514b6a1538e0cb6">  234</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f7764bb6aef675b899b18ac1e0afb1a">  235</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadef0f50e17f51d4ceaa75e500bb553b3">  236</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab8e371ac7b6bef9446e00cc6cd1571d1">  237</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga223d3276902ca2d32017b63e4454fbcb">  238</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9fa948aaa2b18cb4c82dc0caefc63847">  239</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f0785397d7133243d3093c820264cc2">  240</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC1_VBUS_CLK 12</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049">  242</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 0</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736">  243</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae05e83e3a772a58fa9d136213c444f24">  244</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK 2</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59">  245</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK 20</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6d855c68c76c58bec1f83103343e9904">  246</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_P1500_WRCK 21</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5">  247</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 22</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de">  249</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_BCDMA_0_CLK 0</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78">  251</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_CBASS_0_CLK 0</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816">  253</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_INTAGGR_0_CLK 0</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71">  255</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_IPCSS_0_CLK 0</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40">  257</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_PKTDMA_0_CLK 0</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56">  259</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_RINGACC_0_CLK 0</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48b33969d4d8c39b131176c3b0a7f54c">  261</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS1_BCDMA_0_CLK 0</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga61168642d561106232f007a1d80d6d08">  263</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS1_INTAGGR_0_CLK 0</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf">  265</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056">  266</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_PWM 1</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48">  267</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73">  268</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadba6648731f55bde1bec2f0f3d4376c7">  269</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae">  270</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79">  271</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43">  272</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2">  273</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891">  274</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6">  275</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604">  276</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3">  277</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f">  278</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga872856844e2369d67aa96747c597166d">  279</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f">  281</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd">  282</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_PWM 1</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db">  283</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4e7ff4961d7aa6da13429a93c384b5c9">  284</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT1 3</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4a687a72b8b89899b73f07e9ca13fcb9">  285</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 4</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256">  287</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845">  288</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_PWM 1</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413">  289</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71">  290</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21a32b71fc04d23e96850498ad05dcf9">  291</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6">  292</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710">  293</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a">  294</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609">  295</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7">  296</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db">  297</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097">  298</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2">  299</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7">  300</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9eecbaff466a4a44641d4ec29fe52d47">  301</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331">  303</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f">  304</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_PWM 1</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb">  305</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2a5069c36fd885c8f34d2904269dd2a2">  306</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT3 3</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe21effc38117f5d6b54b51433ee29ed">  307</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 4</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11">  309</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd">  310</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_PWM 1</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43">  311</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c">  312</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5be94b54e93f86da0ddf9f4816213dd7">  313</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51">  314</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc">  315</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a">  316</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979">  317</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009">  318</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb">  319</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba">  320</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d">  321</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e">  322</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac5d730d04814abaa3782d4fb68301c10">  323</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff">  325</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6">  326</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_PWM 1</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152">  327</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4186f59279837c43b3213f3931765027">  328</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT5 3</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga756e9257968baea430acfd3d414678d5">  329</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 4</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94">  331</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143">  332</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_PWM 1</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518">  333</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861">  334</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4f9aae3ae431404f0f7bb114db839e2">  335</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 4</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb">  336</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 5</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11">  337</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8">  338</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e">  339</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422">  340</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 10</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b">  341</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d">  342</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 12</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc">  343</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 13</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac">  344</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 14</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa6467c5a8a304b49dc13a055d2fc16e7">  345</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 15</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda">  347</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed">  348</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_PWM 1</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73">  349</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga82ed0041829042e125cdf094e0a63373">  350</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT7 3</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac2db89a6d53de478c7dff8c9e7da64b8">  351</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 4</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b">  353</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021">  354</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 1</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c">  355</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd">  356</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad362a54203fccdb2c554ae83a402044b">  357</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 4</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e">  358</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 5</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa2dd74558ae8f1f2cd18444aac57752">  359</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 6</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25">  360</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac1d57d2b7bf1ec1f34baaf2564deea07">  361</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 8</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e">  362</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 9</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga215f98b64eaa4983fde1b2f1423328eb">  363</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 10</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214">  365</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8">  366</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_PWM 1</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4">  367</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaec35db0a69ca557b9a8351d15c90619f">  368</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1 3</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae2a86b2440932aa24c54f290862f7dc5">  369</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 4</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852">  371</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa">  372</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 1</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442">  373</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482">  374</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 3</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga773e313311d5b1e87eee92030c0c441d">  375</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 4</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d">  376</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 5</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad058be68fd4d203ca1d0f831cfe29521">  377</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 6</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca">  378</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4ec9be85a551bdfda7cf9d525d1f4a78">  379</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 8</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e">  380</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 9</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga565286bd368e86c483177c85ec601338">  381</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 10</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b">  383</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd">  384</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_PWM 1</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367">  385</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 2</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6dc4ad208f0e15b9836a5225bf77160b">  386</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3 3</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1a8f2403e8c0c7bbb0ba4549079537ad">  387</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 4</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6b6a924d146511c38ae3892707e76215">  389</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga058f31bc61f9073cabffd5ca11cda922">  390</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb972e0c494db26e2d9d064ae453ddd7">  391</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53c973e22af9b7276a3559192b56a944">  392</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_PWM 3</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8a521a2c91a0cd6b608053a0687a566f">  393</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK 4</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae274716e4b907dd227bcef1590b1bef9">  394</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga648081b44680858561ae2dd6abd48337">  395</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04 6</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadadec8b51cf390e146388c8fa9a44ae3">  396</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 7</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59bef6644f4bac748b700f1748f4b3db">  397</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 8</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3dbae54a73ea0d6ff7fea8f910334de">  398</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 9</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae2782b67ea1ed9808be7aa2f3e28bb4c">  399</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0 10</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c6f3de2a69e758184b89211368ec247">  400</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 11</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4803164396908cbb2d008e18338f531">  401</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 12</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad7b65a0e0ba9d9d37f1a31572ed76d16">  403</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5858213d2fdd267f0fd96d4dfe001674">  404</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb97c0c901cc6e623aafbd095c929a2c">  405</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad0f61b094965c88f74ff4b15d47d5789">  406</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK 4</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5aad179fd65dc54dd85726aee44f725a">  407</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1 5</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac569b58ce910d1fdf5d9721688281a28">  408</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM 6</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3">  410</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP0_VBUS_CLK 0</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a">  412</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP1_VBUS_CLK 0</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f">  414</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP2_VBUS_CLK 0</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553">  416</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ELM0_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448">  418</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71">  419</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT 1</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacd031d07edb7c651c0877ae5bdbbd64d">  420</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT 2</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af">  421</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 3</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106">  422</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 5</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91">  423</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 6</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7">  424</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb">  425</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6eb8711ee2f9afa78c8ead02185aee1">  427</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I 0</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga26bf02011367eb25242324aea4ff8f47">  428</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT 1</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c9476f6b0e61af3a26031eed41ef311">  429</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT 2</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8a006d385c5b61f887861100b597fb0a">  430</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O 3</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaae749b5a250cd1ed71caa0afae3db1b6">  431</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK 5</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5767f96bd18bc2ae90dc9921fd351aa1">  432</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK 6</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1cb61f679b5c036055d39708cabf4369">  433</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae0b3ea561ce57ba61bc0ea92373d8b8f">  434</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48277a09168faa01bfcd902b561e00fd">  436</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I 0</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1f583ba666edea9794c86f27a8c1eaa0">  437</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT 1</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga86d292bbac42182e06ae75df613bef1f">  438</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT 2</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0daf41e3a1169eb1358d7fe47eb1b4b2">  439</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O 3</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga622ec59b5520fd5a8ec4bacdd59ab73d">  440</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK 5</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga07cc21c0e0f9ec8bae44bc790634ed13">  441</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK 6</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga83fe34ebf626f0ac60ff77d93901c9b1">  442</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 7</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13dbcc38d42f87765b4ff8a25675f57a">  443</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 8</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169">  445</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP0_VBUS_CLK 0</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c">  447</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP1_VBUS_CLK 0</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f">  449</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP2_VBUS_CLK 0</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096">  451</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ESM0_CLK 0</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga382ea8886423994b6b57e30bf7a3788d">  453</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_ESM0_CLK 0</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95">  455</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_FSAS_0_GCLK 0</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374">  457</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK 0</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943">  458</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK 1</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34">  459</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK 2</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad">  460</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT 3</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271">  461</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT 4</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4">  462</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK 5</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c">  463</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK 6</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f">  464</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK 7</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0">  465</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 8</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4">  466</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 9</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b">  468</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GICSS0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315">  470</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPIO0_MMR_CLK 0</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2">  472</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPIO1_MMR_CLK 0</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c">  474</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK 0</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c9c7d7eaaafb27cfcb63b51609ff628">  475</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 1</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga694bd0f9e410d9ae643c1b0be7606dfc">  476</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad6884461ad4e49a920d8fb2524246965">  477</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 3</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c46023fcb3a745064ebf7d06530673e">  478</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84">  480</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK 0</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b">  481</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e">  482</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 2</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9">  483</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 3</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f">  484</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 4</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc">  485</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_VBUSM_CLK 5</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab47d2701c1cc350ae0d0f129f2bbcdd6">  487</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK 0</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac9aa5d8af9cab3c0198cdaa2e11e4aee">  488</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 1</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4d15c4f9ee32dcd2a662d2b4eb135c62">  489</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga11c2a8129f02665d493c88cbe691f359">  490</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 3</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae8c7cb92593b7e8f9be73459a5864e8e">  491</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44e4aafca7d5d18769eccef5f1f02e1a">  492</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1cae6ff84b4e5b499b8abe4ee6c57f50">  493</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 7</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5fc9a43375e6a6de18807f94c7f9f2ed">  494</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2593383c9e0337aca30f8cd1f94ce7d8">  495</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK 9</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0ba973724808bbf7e8a93a1dc2efc339">  496</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 10</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabfd1bc8b035667a1c7c83783b81dcdc3">  497</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 11</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed">  499</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDPA0_DDPA_CLK 0</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0c420643d76cc5f11cebc7bdbb22023">  501</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DPI_0_IN_CLK 0</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa04c79cd8716c2e85553b639f127068d">  502</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DPI_1_IN_CLK 2</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga57a5aaff6d160f60b8e8125696679edc">  503</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 3</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2055237c2192a9f279c653590d157448">  504</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT 4</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac6da4a706de130d20668f95fcfd92422">  505</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DPI_1_OUT_CLK 5</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9b415159d9bbb6baff68b0aa91f756ee">  506</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DSS0_DSS_FUNC_CLK 6</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805">  508</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM0_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">  510</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM1_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed">  512</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM2_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48195b442718de3491fb9e5acf7ab849">  514</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_JPGENC0_CORE_CLK 0</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga022f2dd355d26dde32cf98e5ec576e19">  516</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_LED0_VBUS_CLK 1</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f">  518</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST0_CLK8_CLK 7</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga326dea7d95848295455ac4f0e99cac8f">  519</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST0_TCLK_CLK 9</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga55a563e14114c947f9656912fee72164">  521</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_PBIST0_CLK8_CLK 7</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga16aa801a20bdcda90afe75c1c3a91acc">  523</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_PBIST0_CLK8_CLK 7</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3c06ceade6811d9412c823971d529d0d">  525</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC0_VPU_ACLK_CLK 0</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga75302ec11e0efd17bf7330e74079863b">  526</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC0_VPU_BCLK_CLK 1</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01d85044e04de2d2e8dc00f5b64c8b2d">  527</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC0_VPU_CCLK_CLK 2</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga361d258a71937ece918a611c5992718f">  528</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC0_VPU_PCLK_CLK 3</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e32d9a817357c3e65646b451795c7ef">  530</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK 0</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga29cab9d97cd2b7a70650190be1f5286d">  531</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_VTM0_FIX_REF_CLK 1</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b5aa957cdfb73734894206a5fa74205">  532</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK 2</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga35638dd860653bdcf0b3bd24dffdcf41">  533</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 3</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6f77b439dd4c930f7caf0dd2435a4cee">  534</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 4</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd">  536</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 1</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga74b8d4b1bed50e971da3bad7e28c69fa">  537</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 2</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc">  538</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad">  539</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 4</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c">  540</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 5</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">  541</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 6</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160; </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf71fbd6fa21136dbb8ec6e964a51790">  543</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK 1</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf09010553b81aeff51b507951b737749">  544</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 2</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae882822c0d4c9be7881fdaec529cc3eb">  545</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5fdd97d57d1170b3adb4b40a01b02aec">  546</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaaa12d0902cdc4792df05bff1bf9c168">  547</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0 5</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga07368e4673cf70190489d24b9d6e9508">  548</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK 6</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa77ee213e2b5ede3fd9c0356792b4b0a">  550</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK 1</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaab3b75861aec8c7593d66fc818f34099">  551</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 2</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga03e0a0bef3e81c0bc396adb034ea8acd">  552</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 3</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6b4ee88cf8f423a90ff40449ce58eaca">  553</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae41337afff439afb3ff8ec0a53897d57">  554</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0 5</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaed17c052dda8f254971daff434d6a93c">  555</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK 6</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160; </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21cf44c4f5e39bb224f593ef6fc12bf9">  557</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_AUX_CLK 0</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc7a8b247604d8bb9c3f60bce00f7e67">  558</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa04f0ae50d30749d32c484ebd1b7446d">  559</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab77a850ec995cfd0454f29f985effe96">  560</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_ACLKR_PIN 3</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac24baef6f7fd4d84e4f3bca4589b5e21">  561</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_ACLKR_POUT 4</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0e2c931d1f6cea4f04da3892aedd23f">  562</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_ACLKX_PIN 5</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05c53b2fb7fce3c0a5a75296507eb6fe">  563</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_ACLKX_POUT 6</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga829a5780cb5fd70c5d4ec94583ac8a15">  564</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AFSR_POUT 7</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab3c4d8f7314a6445bbed282661b1acab">  565</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AFSX_POUT 8</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7030f8047cab57a1fc75ac748bc56974">  566</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN 9</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa6bf571d32e5bec94bd2031e0a6bbd6">  567</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4a2936889f53e06abde4c55fdfefcf84">  568</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadbcc6c716a28c7f842c08e55abf60a3a">  569</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga967451c2ae81d5c351537048cff92202">  570</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3973bf6aa23bab21b667b76417e438aa">  571</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT 14</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9025483315f3ce880522e0fd148f3c9">  572</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN 15</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf0451a3ef6a2f8800137f1bfe15738a7">  573</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb8f74416054736fd0e40dc17c1b2f2f">  574</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab289c13e2cecebb9e0970505f0bc5816">  575</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf84afdaab8c7b9501e0bcd6d20496542">  576</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9311fa885be224f7c07a99063c610fb0">  577</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT 20</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga561bc5cb1d9e68768b2ebf0834dc55c3">  578</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP0_VBUSP_CLK 21</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf864c08dd15bf0a7fd77cd1b95da3b70">  580</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_AUX_CLK 0</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga22fa8b44d1f2e0378598086c246c4551">  581</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga239eace36553cdd1c92edd73659a1724">  582</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga030f3af68845d069386a4dfb881c184a">  583</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_ACLKR_PIN 3</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga897f2e201c014688d62f135cf425d91c">  584</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_ACLKR_POUT 4</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25ae549a30d5f06effb66c84c290c792">  585</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_ACLKX_PIN 5</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1fa307ebfb21e60a1d65cb300855c918">  586</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_ACLKX_POUT 6</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa36390469832b9ea0047871c91025cb3">  587</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AFSR_POUT 7</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8fc9ba94c01a167c38158225edf8bdd9">  588</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AFSX_POUT 8</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab1e1ba81f3af66e0f437db3f61f4ffc7">  589</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN 9</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga89a9d082be94d0c286f9c3fcebf4f8cc">  590</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga519ff3bcdfc5464a4f69fa2891e1ca1f">  591</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6637aae8800f05a323f45c26940e7bf0">  592</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga346acc32e9182aeeb0d69e05650d5d14">  593</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13ca1621882e77b81d84c35244282add">  594</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT 14</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab5859d18eaa6229d9109995a29052efa">  595</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN 15</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga76d26f8027669893e923fb007ab65e0c">  596</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga27b67d3ef16b7b686185492576b6ba82">  597</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga692c63ce40c68f8b7bcc44cc3f7861df">  598</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa1ff8584d8ed05aa5335e5467d2b0902">  599</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b153ff9ba46f16da6dd84abe652176b">  600</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT 20</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga694a87c144a6a07bd362b52b759baa2e">  601</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP1_VBUSP_CLK 21</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf1d9d483fa9d077df2c3fb11425b1f38">  603</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_AUX_CLK 0</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4e002eec29ad8ef993a7639f7a948942">  604</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 1</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga67acffda990c59cf635ff1b793095c28">  605</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7d6e8768e296e9d0f84407c60db3aea4">  606</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_ACLKR_PIN 3</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05d7024e206be25c3755762852fc10e1">  607</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_ACLKR_POUT 4</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabc7034e7d12cc809cece72d741b42cdf">  608</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_ACLKX_PIN 5</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga645943dd1f422c6ffe4bfe4616255e64">  609</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_ACLKX_POUT 6</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga23579807e93812a0cfe44e14a21ee4f9">  610</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AFSR_POUT 7</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga17e10b51a81159bff149dc828815067c">  611</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AFSX_POUT 8</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2da61a27495762b9eb35fe9c27f4208d">  612</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN 9</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1b98ccb8914ef9b116899a55d1bebca8">  613</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 10</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga34a1ce017074b478e8a84b2aac631d26">  614</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 11</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaae435954ef571d0532d9b72b0ad62abf">  615</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c7e0cf4e60451e0b601a4fc33d863a0">  616</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b5f4de2ef6ea45e4e811c29f72f5777">  617</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT 14</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa0ae844b1e5727cde8f13ee601392841">  618</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN 15</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga08a32e9b8bace2cf5b93a5aae8c9ee19">  619</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT 16</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacc214a5c2a8f5d3e6e90eadf46bebef4">  620</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 17</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga27d9d3c6c1522a0d933bf0ac16204948">  621</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 18</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5648dcd4750b2875d87f6f376b747746">  622</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 19</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga02aba8702a70c7ec2354b4018bf3539b">  623</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT 20</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadb3d70834c354a13661edc7b00bcba0f">  624</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCASP2_VBUSP_CLK 21</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa5dac014df855ca6056765cebe9fe604">  626</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCRC64_0_CLK 0</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d">  628</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCRC64_0_CLK 0</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e">  630</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_CLK 0</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec">  631</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PISCL 1</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5">  632</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PISYS_CLK 2</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">  633</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PORSCL 3</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca">  635</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_CLK 0</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c">  636</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PISCL 1</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">  637</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PISYS_CLK 2</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb">  638</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PORSCL 3</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065">  640</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_CLK 0</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2">  641</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PISCL 1</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b">  642</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PISYS_CLK 2</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750">  643</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PORSCL 3</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1">  645</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_CLK 0</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63">  646</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PISCL 1</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17">  647</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PISYS_CLK 2</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca">  648</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PORSCL 3</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0">  650</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_CLK 0</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354">  651</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PISCL 1</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8">  652</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PISYS_CLK 2</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e">  653</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PORSCL 3</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga55dee04ac532e983e3e9c8183d3082cb">  655</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_I2C0_CLK 0</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab65c2b4c6d35a1197df4906d4147d7d4">  656</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga35e8f634811c3ebb762330a5c14826c7">  657</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga74386d47327908a25e331187b5927ad3">  658</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_I2C0_PISYS_CLK 4</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0c0f339e11f9fac0df66accd94a42112">  659</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_I2C0_PORSCL 5</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad0ab06f4864b912f4aac417dbb3d5bfb">  661</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK 0</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8231b0befb592ec73af54eba546b92da">  662</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT2_CLK 1</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f6cf6257ba3bcc10c48dc080a0f5d07">  663</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga151fc50400cb997a7887387830c49c80">  664</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK 5</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ea596073fe89a5d7be52d0cb36058ad">  666</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU0_CLK 0</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad655093178ff4c4cc57069edc62f1280">  667</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE0_CLK 1</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9d7d100b3eb5d67ef937c6f991f75cda">  669</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK 0</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7d64855106506de530afb96cccf17a08">  670</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0 1</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga35c8cbb613e25e04914b420dac7ca041">  671</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 2</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30b9742297f0806148ae5de165bb2eae">  672</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_JTAG_WRCK 4</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6213d2c097469a023248f4bc79d27456">  673</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK 6</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4ede228d56add7a3cc23b39eb5e44d36">  674</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 7</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4daf9a25cbd837e22a4646bc7d78873a">  675</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 8</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6e11030b3650bfbd651f3ee6a2fb1a14">  677</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_RTI_CLK 0</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga213ac66a5a0b982230f8fbeb2c187c72">  678</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacaaeed561b1aab41df7c1e947b28e004">  679</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad788dbfae735a6f68386bc6bf791a2ec">  680</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga34cb0f6679c6b998ce13f4412b0b216e">  681</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf13db725ec24f49b0232fd39734b1c8e">  682</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI4_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802">  684</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK 0</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab">  685</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaadb947915414705e98c0f861f5480c48">  686</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e">  687</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b8642c6c8e73d238417e8643bb60826">  688</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800">  689</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744">  691</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK 0</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45">  692</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40fd4eb0afad5136ef93e8f0ff591897">  693</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d">  694</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga669403f1980c8fb86e5a4e33ce2baadb">  695</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5">  696</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf3611e92559b33f0283377608aadda67">  698</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_RTI_CLK 0</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga42dad60628fc0423fbc06da636807b28">  699</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe0f3a4639b3fd26de80bf75b36f16bc">  700</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga39366413194b96943a4c05ed7007258d">  701</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf4a1ad7c441bbcbc828b456c533bfb36">  702</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaf1f52a112506ab46962c1b1d20314ee">  703</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI2_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad14f2427dbcb84812c3c3e9aea55d7f6">  705</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_RTI_CLK 0</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0fbdde524983b89fb8cdd90cdafa8048">  706</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2f589eba0d3808df1bad2b5369e6025b">  707</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga607b5ec554f540340469a916f7134e8f">  708</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa21290bb4bae87215dc7f05480718ac">  709</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga45617ba56584488fd1f794149e0b5493">  710</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI3_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73">  712</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK 0</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e">  713</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga543881aebac4adec10c620323d565480">  714</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e">  715</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa7d6cb2a87d9cee666b2e5fba7f44a1">  716</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d">  717</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4407a8ce734d248f49c60822d698b41c">  719</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_RTI_CLK 0</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae39019a3b6578a50e496f68ebd65ab70">  720</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga112a6f98ff0b2e540f55bb3eef3cd963">  721</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0 2</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad214e6754c58f5fa6e50864a3a8604fb">  722</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad709edbebbb8a2aeea559834296cff4e">  723</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga166b6b2a4a111b9361180232f0312d6d">  724</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b5f519347253aabbdbaadf740b2cfac">  725</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 6</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd59b4acc0c8194a1bde97ba98c415aa">  726</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 7</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5817584a6ef648c0f959cad5404496cb">  728</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK 0</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3">  730</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602">  732</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c6dd74bd841fbf1e1b6e5f5d58095f7">  734</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac264f0ed319fdebe365aec483089926f">  736</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf493d3abe68e9fe240d4a8d5d6d9095f">  738</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 2</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033">  739</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK 3</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5">  740</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_PLL_CTRL_CLK 5</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6db6c5333fb1a0a653c48ce0e9adc1c9">  742</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK 0</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae6a2f92f7a6adf3f330c69159383af62">  744</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK 0</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160; </div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacde324afac5fd4072ceaf8fd5d960e0b">  746</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7XV_RSWS_BS_LIMITER6_CLK_CLK 0</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab347d65de486c67d9c1994d1ba3c0165">  748</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_C7XV_CORE_0_C7XV_CLK 0</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0bade56b1775352b7cde3a5e333b1c19">  750</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK2_SOC_GCLK 0</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab08d5c13741427562e014ab8cfb560d8">  751</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK4_GCLK 1</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae86ce76dde7bcdc1bf18bcace0b59af3">  752</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CORE0_DIVH_CLK4_SOC_GCLK 2</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1c4c77cef185d4cb0a14af27d05704ae">  753</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CORE0_DIVP_CLK1_GCLK 3</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadc1d83f436a9cf19905e9364f35c00ad">  754</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CORE0_DIVP_CLK1_SOC_GCLK 4</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4cc376d1b37531fd4624894be2d09422">  756</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_C7XV_CLK 0</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b1650d29a426412932d06026af6a50b">  757</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 1</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5c9d49d4476c2183ed9327abff8b184d">  758</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK2_SOC_GCLK 2</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01b2acfc73ff7924cf7cf93bbd455573">  759</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK4_GCLK 3</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01a2e32f99ff6cb89f40a1046002247a">  760</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_DIVH_CLK4_SOC_GCLK 4</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0a307fb189be1141cd64ebdd5690cc8">  761</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_DIVP_CLK1_GCLK 5</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4dab6620cce96529289916de80557e47">  762</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_DIVP_CLK1_SOC_GCLK 6</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae30bed9e8ec673ec78a87918173bbc70">  763</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_C7X256V0_CLK_PLL_CTRL_CLK 7</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160; </div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff1308b6886dc9752d6914cf151686cc">  765</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR32SS0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 0</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac8e6629feb64fdf713f5820158d7c700">  766</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR32SS0_DDRSS_DDR_PLL_CLK 1</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga320e83cb3021967f3c0311a1bd3f894d">  767</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR32SS0_DDRSS_TCK 2</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9db7bfec21af4ba47217c248930c6c36">  768</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR32SS0_PLL_CTRL_CLK 3</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafb6aee3002e76d682286d1bab15803aa">  770</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS0_CFG_CLK 0</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa853db15433cfd83a5b1be1746e9824">  771</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS0_DBG_CLK 1</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ae8f8a35fd81e9c4acb03a285c54381">  772</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS0_SYS_CLK 2</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga056be97e428e64d3f13d817834b68ddc">  774</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_JPGENC_RS_BW_LIMITER4_CLK_CLK 0</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabfb98b3534a2c19bb342bb0ae222491e">  776</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_JPGENC_WS_BW_LIMITER5_CLK_CLK 0</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad655b40bab11f9a9243b9cb9ede0c25e">  778</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PSC0_FW_0_CLK 0</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553">  780</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PSC0_CLK 0</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga868207986f6ada78671570f21352145c">  781</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PSC0_SLOW_CLK 1</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6778c10b09294cf2b7645298004f2bbd">  783</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK 3</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160; </div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9329409f663f530335fc3728c8538a13">  785</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_PSC0_CLK 0</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae07694a72c35e9b599923f6e036d8f60">  786</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_PSC0_SLOW_CLK 1</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6b561513aea908a6bce931868bba2517">  788</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VPAC_RSWS_BW_LIMITER8_CLK_CLK 0</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf4985ad89ddb0aca2987265c79304eff">  790</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VPAC_RSWS_BW_LIMITER7_CLK_CLK 0</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab07375f2c8a8fcc881c9a131dede8304">  792</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VPAC0_PLL_CTRL_CLK 1</span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7dcf5ac6bb845d13e82cc95f3009a608">  793</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VPAC0_VPAC_PLL_CFG_CLK 3</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga077650f08e112bea1e87582e0c2528c2">  794</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VPAC0_VPAC_PLL_CLK 4</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40da17690f6cd65bbccfcf3138e4fa4f">  796</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST3_CLK8_CLK 1</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2e9cd92d60d1db0e9fa3530fd062974d">  798</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC_RS_BW_LIMITER2_CLK_CLK 0</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4fd7e87bee91b4d9b751e5204c30903f">  800</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CODEC_WS_BW_LIMITER3_CLK_CLK 0</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga56a041eb1751222aeeef4e3252392e15">  802</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_HSM0_DAP_CLK 0</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413">  804</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be">  805</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 2</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659">  806</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4">  807</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK 4</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5">  808</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT 5</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d">  809</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK 6</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a">  811</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9">  812</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 2</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339">  813</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453">  814</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK 4</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff">  815</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT 5</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74">  816</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK 6</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483">  818</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8">  819</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 2</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc">  820</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c">  821</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK 4</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865">  822</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT 5</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117">  823</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK 6</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b">  825</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659">  826</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 2</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a">  827</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">  828</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK 4</span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739">  829</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT 5</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b">  830</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK 6</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38">  832</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461">  833</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 2</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4">  834</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a">  835</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 4</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746">  836</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT 5</span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d">  837</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK 6</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626">  839</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SPINLOCK0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f">  841</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK 0</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f">  842</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 1</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be">  843</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3">  844</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72">  846</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK 0</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28">  847</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 1</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88">  848</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1">  849</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a">  851</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK 0</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41">  852</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 1</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a">  853</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498">  854</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170">  856</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK 0</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf">  857</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 1</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103">  858</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c">  859</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291">  861</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK 0</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a">  862</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 1</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545">  863</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd">  864</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974">  866</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK 0</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c">  867</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 1</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3">  868</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105">  869</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393">  871</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK 0</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08">  872</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 1</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645">  873</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8">  874</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a">  876</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART0_FCLK_CLK 0</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83">  877</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART0_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae74368e8a71c49e8c72ebf6fd43cca03">  879</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_UART0_FCLK_CLK 0</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6ef24b3c1d740a11b8db5efce2ab1a92">  880</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab84a17d187878252b4e580c648a625c2">  881</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 4</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga278110883a2f923b99d1a5acbc478015">  882</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 5</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0ba02563f6c5db75f76289414863d456">  884</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_BUS_CLK 0</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaae1ef8ff9b64d4126df0101caebb0549">  885</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_CFG_CLK 1</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2">  886</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 2</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315">  887</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 3</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73">  888</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga84d6e950d4f3b490e253f4a67a2c1f47">  889</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 5</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga12d506e53e482105e1446ccbaee501a0">  890</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_TAP_TCK 10</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga23ae25374acfe0f2b0b1f819676ff258">  892</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_BUS_CLK 0</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21d4d2137527a684054a4320f8f176ea">  893</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_CFG_CLK 1</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga55c8c5a3e16a5e4117169cb5896de3b9">  894</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_USB2_APB_PCLK_CLK 2</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8087b16d5425df1af9cebd0fd306a883">  895</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK 3</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9ecda47c3ecd67d8be1c6aaca179f87b">  896</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga16af312d86509c1328328a25df531522">  897</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 5</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae1d9bfc190702315e631fc566399c19e">  898</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB1_USB2_TAP_TCK 10</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad1370a18d8058ccce826f0f22f474dc2">  900</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN 0</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga98c1f652ae055803df8c45a9dc129c52">  901</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 1</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaae9a60311e89ba6e3d9e3ba625922db0">  902</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 2</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga52d6d66df05e4470d77dbfbb3b584f84">  903</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 3</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaced0a7e05b861c8539ab5dc0de67c698">  904</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 4</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4d113ed75fc584a024932adabbd80bcc">  905</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 5</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e563427aecff98dfe34f7b0c60e2579">  906</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 6</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga83bd22bfcd63f47ef41f4b9f03a49c96">  907</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 7</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaae0b87a06dd25e8a374f7aaed89b5906">  908</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 8</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga58daf258d2dfda8b4da12f207fc4919c">  909</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT 9</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga20c5f3421c46eac41a086ff983c213ae">  910</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN 10</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe9b92a4962cddb46626be5b2bed9ca4">  911</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 11</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga759f90dbb52bf266cad876c243ea016b">  912</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 12</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4a7a7fa674bbfe5e381d1ccbad244a38">  913</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 13</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1949ad28528d0f432e307eb669413b35">  914</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 14</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga67e5cd5ee2e3011b91c81daf9b54fb49">  915</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 15</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b2dbd1884a8102b3d840bfe2b79e4a0">  916</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 16</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ac8a02afec36eae274bdf0499fc1b62">  917</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5527682df1ee74430a37785cd7ffc23d">  918</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 18</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0d797d142434228879616a3190ed56b2">  919</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT 19</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36410a603ac3ff508e64848a251577a8">  920</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN 20</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4af651a91fb7248ea986b2a4dfe4beb9">  921</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5 21</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e56263822c790f3237edb1d7e59ee93">  922</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10 22</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8">  923</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT 23</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga778a254a35353d9674ed0c6ee65e73c7">  924</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_DDR0_CK0_IN 24</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae8bc48a1748f2f4a25b613766554d12e">  925</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_DDR0_CK0_N_IN 25</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5c32d8f2a451f42dce0a33c272e1d15b">  926</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_DDR0_CK0_OUT 27</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057">  927</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 33</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026">  928</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN 34</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61">  929</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT 35</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425">  930</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLK_IN 36</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab">  931</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 37</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed">  932</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 38</span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970">  933</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 39</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212">  934</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C0_SCL_IN 40</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216">  935</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 41</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695">  936</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C1_SCL_IN 42</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001">  937</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 43</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd">  938</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C2_SCL_IN 44</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e">  939</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 45</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe">  940</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C3_SCL_IN 46</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671">  941</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 47</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga57cb04ce073fd09f835ede4eaefd2e8b">  942</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_ACLKR_IN 49</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga38ac895658457ba772ffd3bbe135cd8e">  943</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT 50</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30cda1e51abecefb8d2134d82ea27fd9">  944</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_ACLKX_IN 51</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7f2688bf002a6c4ebb2d585c0fa3b56a">  945</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT 52</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga55683515b8218c6051e4de41883f02ac">  946</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_AFSR_IN 53</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaffd5feec7f552c66433d99dc5a69ada9">  947</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP0_AFSX_IN 54</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga91506260d8b6401a1dea9146ec378066">  948</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_ACLKR_IN 55</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad98132ea24c9072f13acfbf0c9670850">  949</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT 56</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c40d1abe52538e20a1aecaff7850399">  950</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_ACLKX_IN 57</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3bf19bb7af3f45a96f0e5297634aedb">  951</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT 58</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e5802e4d0e6fe7398c815b21c21ff76">  952</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_AFSR_IN 59</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga275d85ae8c748441043ce4333a6921de">  953</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP1_AFSX_IN 60</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac6212f444bad40a194cc336bb04cb67f">  954</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_ACLKR_IN 61</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa64364edf3d9af84d5fe6375cfcdc78">  955</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT 62</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3a361cca8b0dc0cfa2afb27bf9030555">  956</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_ACLKX_IN 63</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga740f4130d31611f5eaea55d5796bf189">  957</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT 64</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44f1ccce4efe20cf96496e0158ff9bc2">  958</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_AFSR_IN 65</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9970c3cc5633ae99b23386bb40583410">  959</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCASP2_AFSX_IN 66</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757">  960</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 67</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b">  961</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 69</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f">  962</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 70</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd">  963</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 71</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6">  964</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 72</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9">  965</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 73</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88">  966</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT 74</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b">  967</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 75</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c">  968</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT 76</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887">  969</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 77</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e">  970</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN 78</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab">  971</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN 79</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697">  972</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN 80</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47">  973</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN 81</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad99397019ba2a828ee0b68dd9277c9ac">  974</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MDIO0_MDC_IN 82</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga153fa9e6ea1454f47c6c087ddf5f3d9d">  975</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC0_CLKLB_IN 83</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga711d8c4fa4c61444ea6573e553d0c2f5">  976</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC0_CLKLB_OUT 84</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06c0a8ccb4abe1906601870243b9a8aa">  977</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC0_CLK_IN 85</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6927cabe4e6a6eb01af178f0bf509864">  978</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC0_CLK_OUT 86</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab3ee31c07b0d26eba8fbef7d0a95cba4">  979</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLKLB_IN 87</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9">  980</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT 88</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831">  981</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLK_IN 89</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga81b1a83cf0ee43804a572ce71b8a81f6">  982</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLK_OUT 90</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f4a95f1323eaf5bd7d2f341d7a16d1b">  983</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC2_CLKLB_IN 91</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga350b3aebb50fb3544df1dbbc48487146">  984</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC2_CLKLB_OUT 92</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0dc10b2d9e402e809d0d3fc5551570df">  985</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC2_CLK_IN 93</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0ecc8b2e75861b53170003277b9108e4">  986</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC2_CLK_OUT 94</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d">  987</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN 95</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabb1463aae6c85fdd760a2a65efc81d7f">  988</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK_DIV_OUT0 96</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc">  989</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 97</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7646113d77d0ab62760b9b200015b58b">  990</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK1_IN 128</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec">  991</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT 129</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681">  992</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN 130</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01">  993</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT 131</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3">  994</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 132</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e">  995</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 133</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216">  996</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT 134</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227">  997</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT 135</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5">  998</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_TXC_IN 136</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6">  999</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT 137</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2a98d45d858731eb892a6dcd5542ec09"> 1000</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT 138</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf74f8f38dced358697a49fe5c0633d0f"> 1001</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT 139</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d"> 1002</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI0_CLK_IN 140</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe"> 1003</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI0_CLK_OUT 141</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e"> 1004</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI1_CLK_IN 142</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff"> 1005</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI1_CLK_OUT 143</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"> 1006</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI2_CLK_IN 144</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e"> 1007</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI2_CLK_OUT 145</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93"> 1008</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 146</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3"> 1009</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TCK_OUT 147</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705"> 1010</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO0_IN 148</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f"> 1011</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO1_IN 149</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2"> 1012</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO2_IN 150</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8"> 1013</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO3_IN 151</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e"> 1014</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO4_IN 152</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2"> 1015</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO5_IN 153</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d"> 1016</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO6_IN 154</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c"> 1017</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO7_IN 155</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab2767d10e2d3b90b7706601b92304678"> 1018</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TRC_CLK_IN 156</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9ede68526cba79eb641ed2d87faebb56"> 1019</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT 157</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9b5e18a23e7915ef56a4f02bfe0d0dd9"> 1020</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_VOUT0_PCLK_IN 158</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5ec12616e338426f35c774de60a0ca75"> 1021</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN 159</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafbe4e38017fbe8f3c4e838fc927625c7"> 1022</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_WKUP_CLKOUT_SEL_OUT0 160</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8aa77ca33b4a828ddad4277ac66dee17"> 1023</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 161</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeaf3907552df9a165871515f497db903"> 1024</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CSI0_RXCLKP_OUT 162</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2734d6538a42ee26cc792b80b70c773b"> 1025</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CSI0_RXCLKN_OUT 163</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga37bf09ea7e79ab04ad4b2fdc901b1637"> 1027</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK 0</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac39e2e3dc24e124b177617da2b2d801"> 1028</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 1</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae9f356468d2ccbde5ab77b2c1ba6b23c"> 1029</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 2</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c537debcd12f4f587b772532e08ffad"> 1030</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3_DUP0 3</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8dbc08a1144b42112a6247942b297218"> 1031</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga56b5f53b61cced65bb67102bc81d389b"> 1033</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK 0</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae1f559b6635b29573efcfe0a1e12c937"> 1034</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga46ce9f4c9836be169a0dab48dfc6e5de"> 1035</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 2</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga46287ae8c3d5ffa3deab88480913cf44"> 1036</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 3</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0c764d5a3f481b264c2f9116aba0f643"> 1037</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 4</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e23c68caac20ca9dff6fb101d52473d"> 1038</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 5</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4bdd121af4333bed9c597d1b017a8a58"> 1039</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 6</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8946275fe366ba0520fb2b5c660e726f"> 1040</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 7</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160; </div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3a5fff4a327a891d32d497a166afbc82"> 1042</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK 0</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6991346e658f291cb35ca659a1e3d28"> 1043</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 1</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba000819d15bd4f219dbf460091cfe28"> 1044</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5cc790d7deee9b19030fecce9adbae22"> 1045</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 3</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f6389cef5f36ecf7e2410bc6f8a65a4"> 1046</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0 4</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc34331e38a94019c7d91c079a239e5e"> 1047</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 5</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga22b33dbfb1193cda3e12bac15b9e3cf1"> 1048</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf9d8c16cad84b76fbca98e2d87c75758"> 1049</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 7</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabeb7324466217022d1dfe7742514994a"> 1050</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 8</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7f859c8f578d8a06490742942042fd2f"> 1051</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 9</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160; </div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa0d0d33ddb885acda7f145298c2bdbeb"> 1053</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK 0</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa1908a6f0ccf9594177b225c251ef25a"> 1054</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga581ca4a68b2699cef3b77f578abb9f84"> 1055</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 2</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe8fff920771cea0b5f1a0655aa8a4ca"> 1056</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 3</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gada0304fca9aa10fdb1b3cc21f48f8a97"> 1057</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 4</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01c9af065417eb08a002d9346e33f30b"> 1058</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 5</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b0b64bd7b2f4da6312860423b2be8b4"> 1059</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 6</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9d240532c272db6b071c094a16682279"> 1060</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 7</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa66b347f370c43eb174f5604a5b2af67"> 1061</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3569f7b7866859d6208bb3022d7c20c9"> 1062</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0 9</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd1bfe4f7792a76efa77d697420fbf4a"> 1063</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK 10</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaee8cb64d46d603387285614521d0f57e"> 1064</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 11</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7a507522a814b39318228b6ed86b85f8"> 1065</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 12</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga54e4f72e14110f63f38c0216a64bee2c"> 1066</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 13</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1b916d70e3857a21eea94fd38d8ecdad"> 1067</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 14</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa54699de245c05134a66dca87dce39e8"> 1068</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 15</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9efd562ea25409ddff03e271570b3b49"> 1069</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8 16</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8eac013395db94bdebc00a916cb855aa"> 1070</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 17</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga193b3b61849387651f87a4e1c4a6256d"> 1071</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 18</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd35e09d7abc79ce76deb960ce9c01dd"> 1072</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 19</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160; </div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160; </div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_AM62DX_CLOCKS_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7d921ee4388de0385733bf7c1b49a908.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_b01c295c3d7a855c55b39d9490b615fb.html">include</a></li><li class="navelem"><a class="el" href="dir_b7abc3986f03db2f318de71d354b23eb.html">tisci</a></li><li class="navelem"><a class="el" href="dir_ca562d5c3e62c65a1957e8db1c718de7.html">am62dx</a></li><li class="navelem"><a class="el" href="tisci__clocks_8h.html">tisci_clocks.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
