##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
		5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: ADC_SAR_IntClock          | Frequency: 31.58 MHz   | Target: 1.60 MHz   | 
Clock: ADC_SAR_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                 | Frequency: 119.71 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                     | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                     | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK              | N/A                    | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                    | Target: 64.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_IntClock  ADC_SAR_IntClock  625000           593338      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_IntClock  CyBUS_CLK         15625            7271        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_SAR_IntClock  15625            8272        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         15625            7744        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_IntClock
**********************************************
Clock: ADC_SAR_IntClock
Frequency: 31.58 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell14  11813  28152  593338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 119.71 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6/q                                    macrocell1    1250   1250   7271  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell74   3594   4844   7271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell14  11813  28152  593338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1


5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6/q                                    macrocell1    1250   1250   7271  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell74   3594   4844   7271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_6/main_0
Capture Clock  : Net_6/clock_0
Path slack     : 8272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_IntClock:R#2)   15625
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell74   1250   1250   8272  RISE       1
Net_6/main_0                          macrocell1    2593   3843   8272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:Sync:genblk1[0]:INST\/out         synccell      1480   1480   7744  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell74   2891   4371   7744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_6/q                                    macrocell1    1250   1250   7271  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell74   3594   4844   7271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:Sync:genblk1[0]:INST\/out         synccell      1480   1480   7744  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell74   2891   4371   7744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_6/main_0
Capture Clock  : Net_6/clock_0
Path slack     : 8272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_IntClock:R#2)   15625
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell74   1250   1250   8272  RISE       1
Net_6/main_0                          macrocell1    2593   3843   8272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 8272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#40 vs. ADC_SAR_IntClock:R#2)   15625
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell74   1250   1250   8272  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell76   2593   3843   8272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell74   1250   1250   8272  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell74   2593   3843   8272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell14  11813  28152  593338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593338p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell70  11813  28152  593338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28138
-------------------------------------   ----- 
End-of-path arrival time (ps)           28138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell29  11799  28138  593352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 593352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28138
-------------------------------------   ----- 
End-of-path arrival time (ps)           28138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell47  11799  28138  593352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28138
-------------------------------------   ----- 
End-of-path arrival time (ps)           28138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell58  11799  28138  593352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28138
-------------------------------------   ----- 
End-of-path arrival time (ps)           28138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell67  11799  28138  593352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 594054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27436
-------------------------------------   ----- 
End-of-path arrival time (ps)           27436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell30  11097  27436  594054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 594054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27436
-------------------------------------   ----- 
End-of-path arrival time (ps)           27436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell32  11097  27436  594054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 594054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27436
-------------------------------------   ----- 
End-of-path arrival time (ps)           27436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell54  11097  27436  594054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27436
-------------------------------------   ----- 
End-of-path arrival time (ps)           27436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell71  11097  27436  594054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 594642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26848
-------------------------------------   ----- 
End-of-path arrival time (ps)           26848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell37  10509  26848  594642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 594642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26848
-------------------------------------   ----- 
End-of-path arrival time (ps)           26848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell43  10509  26848  594642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26848
-------------------------------------   ----- 
End-of-path arrival time (ps)           26848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell49  10509  26848  594642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 594642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26848
-------------------------------------   ----- 
End-of-path arrival time (ps)           26848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell66  10509  26848  594642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 595088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell21  10063  26402  595088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 595088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell34  10063  26402  595088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 595088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26402
-------------------------------------   ----- 
End-of-path arrival time (ps)           26402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell38  10063  26402  595088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 595102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26388
-------------------------------------   ----- 
End-of-path arrival time (ps)           26388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell16  10049  26388  595102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 595102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26388
-------------------------------------   ----- 
End-of-path arrival time (ps)           26388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell51  10049  26388  595102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 595102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26388
-------------------------------------   ----- 
End-of-path arrival time (ps)           26388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65  10049  26388  595102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 595102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26388
-------------------------------------   ----- 
End-of-path arrival time (ps)           26388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell69  10049  26388  595102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 595804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25686
-------------------------------------   ----- 
End-of-path arrival time (ps)           25686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10   9347  25686  595804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 595804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25686
-------------------------------------   ----- 
End-of-path arrival time (ps)           25686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell40   9347  25686  595804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 595973p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25517
-------------------------------------   ----- 
End-of-path arrival time (ps)           25517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell61   9178  25517  595973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 595973p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25517
-------------------------------------   ----- 
End-of-path arrival time (ps)           25517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell72   9178  25517  595973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 596392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25098
-------------------------------------   ----- 
End-of-path arrival time (ps)           25098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell18   8759  25098  596392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 596392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25098
-------------------------------------   ----- 
End-of-path arrival time (ps)           25098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell28   8759  25098  596392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25098
-------------------------------------   ----- 
End-of-path arrival time (ps)           25098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell59   8759  25098  596392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24618
-------------------------------------   ----- 
End-of-path arrival time (ps)           24618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell39   8279  24618  596872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 596872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24618
-------------------------------------   ----- 
End-of-path arrival time (ps)           24618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell62   8279  24618  596872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 596891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24599
-------------------------------------   ----- 
End-of-path arrival time (ps)           24599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell17   8260  24599  596891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 596891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24599
-------------------------------------   ----- 
End-of-path arrival time (ps)           24599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell27   8260  24599  596891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 596891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24599
-------------------------------------   ----- 
End-of-path arrival time (ps)           24599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell33   8260  24599  596891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 596891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24599
-------------------------------------   ----- 
End-of-path arrival time (ps)           24599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell50   8260  24599  596891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 597569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23921
-------------------------------------   ----- 
End-of-path arrival time (ps)           23921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell26   7582  23921  597569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 597569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23921
-------------------------------------   ----- 
End-of-path arrival time (ps)           23921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell52   7582  23921  597569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 597569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23921
-------------------------------------   ----- 
End-of-path arrival time (ps)           23921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell56   7582  23921  597569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23535
-------------------------------------   ----- 
End-of-path arrival time (ps)           23535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell11   7196  23535  597955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 597955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23535
-------------------------------------   ----- 
End-of-path arrival time (ps)           23535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell19   7196  23535  597955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 597955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23535
-------------------------------------   ----- 
End-of-path arrival time (ps)           23535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell42   7196  23535  597955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 598098p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23392
-------------------------------------   ----- 
End-of-path arrival time (ps)           23392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell48   7053  23392  598098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 598098p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23392
-------------------------------------   ----- 
End-of-path arrival time (ps)           23392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell53   7053  23392  598098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 598429p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell15   6722  23061  598429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 598429p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell22   6722  23061  598429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 598429p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell23   6722  23061  598429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 598429p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell64   6722  23061  598429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 598442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23048
-------------------------------------   ----- 
End-of-path arrival time (ps)           23048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell12   6709  23048  598442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 598442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23048
-------------------------------------   ----- 
End-of-path arrival time (ps)           23048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell31   6709  23048  598442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 598442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23048
-------------------------------------   ----- 
End-of-path arrival time (ps)           23048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell35   6709  23048  598442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23048
-------------------------------------   ----- 
End-of-path arrival time (ps)           23048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell63   6709  23048  598442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 599468p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22022
-------------------------------------   ----- 
End-of-path arrival time (ps)           22022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell57   5683  22022  599468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 599502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21988
-------------------------------------   ----- 
End-of-path arrival time (ps)           21988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell13   5649  21988  599502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 599502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21988
-------------------------------------   ----- 
End-of-path arrival time (ps)           21988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell20   5649  21988  599502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 599502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21988
-------------------------------------   ----- 
End-of-path arrival time (ps)           21988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell36   5649  21988  599502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 599502p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21988
-------------------------------------   ----- 
End-of-path arrival time (ps)           21988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell46   5649  21988  599502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 599512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21978
-------------------------------------   ----- 
End-of-path arrival time (ps)           21978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell45   5639  21978  599512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell24   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell41   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell44   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell55   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell25   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell60   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell68   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 600461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21029
-------------------------------------   ----- 
End-of-path arrival time (ps)           21029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q              macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_6  macrocell3    5466   6716  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  10066  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2923  12989  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  16339  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell73   4690  21029  600461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell37  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell43  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell49  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell66  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell14  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell70  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608849p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell29  11391  12641  608849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608849p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell47  11391  12641  608849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608849p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell58  11391  12641  608849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608849p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell67  11391  12641  608849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell14  11383  12633  608857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell70  11383  12633  608857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12581
-------------------------------------   ----- 
End-of-path arrival time (ps)           12581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell14  11331  12581  608909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12581
-------------------------------------   ----- 
End-of-path arrival time (ps)           12581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell70  11331  12581  608909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609148p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12342
-------------------------------------   ----- 
End-of-path arrival time (ps)           12342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell29  11092  12342  609148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609148p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12342
-------------------------------------   ----- 
End-of-path arrival time (ps)           12342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell47  11092  12342  609148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609148p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12342
-------------------------------------   ----- 
End-of-path arrival time (ps)           12342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell58  11092  12342  609148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609148p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12342
-------------------------------------   ----- 
End-of-path arrival time (ps)           12342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell67  11092  12342  609148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell30  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell32  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell54  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell71  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell30  11077  12327  609163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell32  11077  12327  609163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell54  11077  12327  609163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12327
-------------------------------------   ----- 
End-of-path arrival time (ps)           12327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell71  11077  12327  609163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell14  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell70  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell30  10826  12076  609414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell32  10826  12076  609414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell54  10826  12076  609414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell71  10826  12076  609414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell30  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell32  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell54  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12075
-------------------------------------   ----- 
End-of-path arrival time (ps)           12075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell71  10825  12075  609415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609453p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12037
-------------------------------------   ----- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell37  10787  12037  609453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609453p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12037
-------------------------------------   ----- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell43  10787  12037  609453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609453p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12037
-------------------------------------   ----- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell49  10787  12037  609453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609453p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12037
-------------------------------------   ----- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell66  10787  12037  609453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell13  10528  11778  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell20  10528  11778  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell36  10528  11778  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell46  10528  11778  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609718p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell29  10522  11772  609718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609718p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell47  10522  11772  609718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609718p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell58  10522  11772  609718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609718p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell67  10522  11772  609718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell12  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell31  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell35  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell63  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell37  10463  11713  609777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell43  10463  11713  609777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell49  10463  11713  609777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609777p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell66  10463  11713  609777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell14  10458  11708  609782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell70  10458  11708  609782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell29  10418  11668  609822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell47  10418  11668  609822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell58  10418  11668  609822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell67  10418  11668  609822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell15  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell22  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell23  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609828p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell64  10412  11662  609828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell37  10377  11627  609863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell43  10377  11627  609863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell49  10377  11627  609863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell66  10377  11627  609863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell37  10242  11492  609998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell43  10242  11492  609998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell49  10242  11492  609998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell66  10242  11492  609998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11252
-------------------------------------   ----- 
End-of-path arrival time (ps)           11252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell18  10002  11252  610238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11252
-------------------------------------   ----- 
End-of-path arrival time (ps)           11252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell28  10002  11252  610238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610238p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11252
-------------------------------------   ----- 
End-of-path arrival time (ps)           11252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell59  10002  11252  610238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell21  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell34  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell38  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11138
-------------------------------------   ----- 
End-of-path arrival time (ps)           11138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell45   9888  11138  610352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell30   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell32   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell54   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell71   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell21   9635  10885  610605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell34   9635  10885  610605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell38   9635  10885  610605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell26   9633  10883  610607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell52   9633  10883  610607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell56   9633  10883  610607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610621p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3340
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621660

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           11039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   2580   2580  610621  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell75    2791   5371  610621  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell75    3350   8721  610621  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2318  11039  610621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell16   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell51   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell65   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell69   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610878p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10612
-------------------------------------   ----- 
End-of-path arrival time (ps)           10612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10   9362  10612  610878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610878p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10612
-------------------------------------   ----- 
End-of-path arrival time (ps)           10612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell40   9362  10612  610878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell21   9344  10594  610896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell34   9344  10594  610896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell38   9344  10594  610896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell61   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell72   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10   9306  10556  610934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell40   9306  10556  610934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell16   9301  10551  610939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell51   9301  10551  610939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell65   9301  10551  610939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell69   9301  10551  610939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell21   9240  10490  611000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell34   9240  10490  611000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell38   9240  10490  611000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell29   9201  10451  611039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell47   9201  10451  611039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell58   9201  10451  611039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell67   9201  10451  611039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10   9077  10327  611163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611163p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell40   9077  10327  611163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell15   8954  10204  611286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell22   8954  10204  611286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell23   8954  10204  611286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell64   8954  10204  611286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell12   8944  10194  611296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell31   8944  10194  611296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell35   8944  10194  611296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell63   8944  10194  611296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell16   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell51   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell65   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell69   8750  10000  611490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10   8735   9985  611505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell40   8735   9985  611505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell18   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell28   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell59   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell21   8702   9952  611538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell34   8702   9952  611538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell38   8702   9952  611538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611543p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell18   8697   9947  611543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611543p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell28   8697   9947  611543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611543p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell59   8697   9947  611543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell16   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell51   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell65   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell69   8669   9919  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell18   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell28   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell59   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611643p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell11   8597   9847  611643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611643p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell19   8597   9847  611643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611643p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell42   8597   9847  611643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell24   8593   9843  611647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell41   8593   9843  611647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell44   8593   9843  611647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell55   8593   9843  611647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell18   8515   9765  611725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell28   8515   9765  611725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611725p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell59   8515   9765  611725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell15   8417   9667  611823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell22   8417   9667  611823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell23   8417   9667  611823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell64   8417   9667  611823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9667
-------------------------------------   ---- 
End-of-path arrival time (ps)           9667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell57   8417   9667  611823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10   8010   9260  612230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell40   8010   9260  612230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell17   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell27   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell33   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell50   7907   9157  612333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell25   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell60   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell68   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell73   7901   9151  612339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell39   7897   9147  612343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell62   7897   9147  612343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell11   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell19   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell42   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell24   7892   9142  612348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell41   7892   9142  612348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell44   7892   9142  612348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612348p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell55   7892   9142  612348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612355p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell45   7885   9135  612355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell48   7875   9125  612365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell53   7875   9125  612365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell26   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell52   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell56   7760   9010  612480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612507p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell57   7733   8983  612507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell12   7505   8755  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell31   7505   8755  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell35   7505   8755  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell63   7505   8755  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell16   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell51   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell65   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell69   7445   8695  612795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell17   7352   8602  612888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell27   7352   8602  612888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell33   7352   8602  612888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612888p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell50   7352   8602  612888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell48   7343   8593  612897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell53   7343   8593  612897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell39   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell62   7331   8581  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell13   7291   8541  612949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell20   7291   8541  612949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell36   7291   8541  612949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612949p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell46   7291   8541  612949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell45   7278   8528  612962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613045p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell48   7195   8445  613045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613045p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell53   7195   8445  613045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell25   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell60   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell68   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613054p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell73   7186   8436  613054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell30   6997   8247  613243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell32   6997   8247  613243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell54   6997   8247  613243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell71   6997   8247  613243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613246p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell29   6994   8244  613246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613246p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell47   6994   8244  613246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613246p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell58   6994   8244  613246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613246p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell67   6994   8244  613246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell48   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell53   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell37   6975   8225  613265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell43   6975   8225  613265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell49   6975   8225  613265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell66   6975   8225  613265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613267p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell39   6973   8223  613267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613267p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8223
-------------------------------------   ---- 
End-of-path arrival time (ps)           8223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell62   6973   8223  613267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell14   6966   8216  613274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell70   6966   8216  613274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell15   6805   8055  613435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell22   6805   8055  613435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell23   6805   8055  613435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell64   6805   8055  613435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell39   6663   7913  613577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell62   6663   7913  613577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell13   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell20   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell36   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell46   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell17   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell27   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell33   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell50   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell26   6280   7530  613960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell52   6280   7530  613960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell56   6280   7530  613960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613970p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell45   6270   7520  613970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614165p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell26   6075   7325  614165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614165p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell52   6075   7325  614165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614165p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell56   6075   7325  614165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell15   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell22   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell23   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell64   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell13   6003   7253  614237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell20   6003   7253  614237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell36   6003   7253  614237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell46   6003   7253  614237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614248p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell45   5992   7242  614248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell12   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell31   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell35   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell63   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell17   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell27   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell33   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell50   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell26   5876   7126  614364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell52   5876   7126  614364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell56   5876   7126  614364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell12   5777   7027  614463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell31   5777   7027  614463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell35   5777   7027  614463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell63   5777   7027  614463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell48   5686   6936  614554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell53   5686   6936  614554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614626p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    2110   2110  595632  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell6    4754   6864  614626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   5588   6838  614652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell40   5588   6838  614652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell16   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell51   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell65   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell69   5585   6835  614655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell25   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell60   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell68   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614669p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell73   5571   6821  614669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614674p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell18   5566   6816  614674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614674p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell28   5566   6816  614674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614674p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell59   5566   6816  614674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell21   5557   6807  614683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell34   5557   6807  614683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell38   5557   6807  614683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell13   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell20   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell36   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell46   5244   6494  614996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell61   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell72   5213   6463  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615244p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell11   4996   6246  615244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615244p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell19   4996   6246  615244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615244p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell42   4996   6246  615244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell13   4886   6136  615354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell20   4886   6136  615354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell36   4886   6136  615354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell46   4886   6136  615354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell12   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell31   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell35   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell63   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -4220
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620780

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   2580   2580  610621  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     2779   5359  615421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615430p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell61   4810   6060  615430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615430p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell72   4810   6060  615430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell15   4635   5885  615605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell22   4635   5885  615605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell23   4635   5885  615605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell64   4635   5885  615605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell45   4627   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell24   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell41   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell44   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615647p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell55   4593   5843  615647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615686p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell57   4554   5804  615686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615797p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    2110   2110  595309  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    3583   5693  615797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6/q
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 615819p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   623430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_6/q                             macrocell1    1250   1250  615819  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1   6361   7611  615819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell61   4357   5607  615883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell72   4357   5607  615883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    2110   2110  595602  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    3434   5544  615946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616061p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell48   4179   5429  616061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616061p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell53   4179   5429  616061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616064p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell39   4176   5426  616064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616064p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell62   4176   5426  616064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell17   4150   5400  616090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell27   4150   5400  616090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell33   4150   5400  616090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell50   4150   5400  616090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell26   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell52   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell56   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell11   4099   5349  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell19   4099   5349  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell42   4099   5349  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616200p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    2110   2110  595628  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell4    3180   5290  616200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616426p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    2110   2110  594983  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell8    2954   5064  616426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616429p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell57   3811   5061  616429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 616605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   2580   2580  616605  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3715   6295  616605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616660p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell57   3580   4830  616660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell25   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell60   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell68   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell73   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell24   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell41   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell44   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell55   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell24   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell41   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell44   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell55   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell24   3563   4813  616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell41   3563   4813  616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell44   3563   4813  616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell55   3563   4813  616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell25   3561   4811  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell60   3561   4811  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell68   3561   4811  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  593338  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell73   3561   4811  616679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    2110   2110  595315  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell5    2621   4731  616759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell11   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell19   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell42   3454   4704  616786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  594458  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell57   3441   4691  616799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616801p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell25   3439   4689  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616801p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell60   3439   4689  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616801p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell68   3439   4689  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616801p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell73   3439   4689  616801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell11   3411   4661  616829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell19   3411   4661  616829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  593740  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell42   3411   4661  616829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617099p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell61   3141   4391  617099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617099p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  595108  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell72   3141   4391  617099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell17   2807   4057  617433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell27   2807   4057  617433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell33   2807   4057  617433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell50   2807   4057  617433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell39   2798   4048  617442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  594449  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell62   2798   4048  617442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell61   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  596034  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell72   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   2580   2580  616605  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2797   5377  617523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_6/clk_en
Capture Clock  : Net_6/clock_0
Path slack     : 617532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   2580   2580  616605  RISE       1
Net_6/clk_en                          macrocell1     2788   5368  617532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617532p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   2580   2580  616605  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell76    2788   5368  617532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_6/main_1
Capture Clock  : Net_6/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell76   1250   1250  617952  RISE       1
Net_6/main_1                  macrocell1    2288   3538  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6/clock_0                                              macrocell1          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

