Fitter Status : Successful - Thu Oct 17 22:37:14 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : ProjetoCPU
Top-level Entity Name : Hardware
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 21 %
    Combinational ALUTs : 1,648 / 12,480 ( 13 % )
    Dedicated logic registers : 1,339 / 12,480 ( 11 % )
Total registers : 1339
Total pins : 341 / 367 ( 93 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
