v 20060906 1
P 3500 15700 3200 15700 1 0 0
{
T 3300 15750 5 8 1 1 0 0 1
pinnumber=M1
T 3300 15650 5 8 0 1 0 2 1
pinseq=1
T 3075 15700 9 8 1 1 0 6 1
pinlabel=CLK2/LVDSCLK1P
T 3075 15700 5 8 0 1 0 8 1
pintype=clk
}
L 3100 15700 3200 15625 3 0 0 0 -1 -1
L 3100 15700 3200 15775 3 0 0 0 -1 -1
P 3500 15300 3200 15300 1 0 0
{
T 3300 15350 5 8 1 1 0 0 1
pinnumber=M2
T 3300 15250 5 8 0 1 0 2 1
pinseq=2
T 3075 15300 9 8 1 1 0 6 1
pinlabel=CLK3/_LVDSCLK1N_
T 3075 15300 5 8 0 1 0 8 1
pintype=clk
}
L 3100 15300 3200 15225 3 0 0 0 -1 -1
L 3100 15300 3200 15375 3 0 0 0 -1 -1
P 100 15700 400 15700 1 0 0
{
T 300 15750 5 8 1 1 0 6 1
pinnumber=M5
T 300 15650 5 8 0 1 0 8 1
pinseq=3
T 450 15700 9 8 1 1 0 0 1
pinlabel=IO/LVDS15P
T 450 15700 5 8 0 1 0 2 1
pintype=io
}
P 100 15300 400 15300 1 0 0
{
T 300 15350 5 8 1 1 0 6 1
pinnumber=M6
T 300 15250 5 8 0 1 0 8 1
pinseq=4
T 450 15300 9 8 1 1 0 0 1
pinlabel=IO/_LVDS15N_
T 450 15300 5 8 0 1 0 2 1
pintype=io
}
P 100 14900 400 14900 1 0 0
{
T 300 14950 5 8 1 1 0 6 1
pinnumber=N1
T 300 14850 5 8 0 1 0 8 1
pinseq=5
T 450 14900 9 8 1 1 0 0 1
pinlabel=IO/LVDS14P
T 450 14900 5 8 0 1 0 2 1
pintype=io
}
P 100 14500 400 14500 1 0 0
{
T 300 14550 5 8 1 1 0 6 1
pinnumber=N2
T 300 14450 5 8 0 1 0 8 1
pinseq=6
T 450 14500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS14N_
T 450 14500 5 8 0 1 0 2 1
pintype=io
}
P 100 14100 400 14100 1 0 0
{
T 300 14150 5 8 1 1 0 6 1
pinnumber=P1
T 300 14050 5 8 0 1 0 8 1
pinseq=7
T 450 14100 9 8 1 1 0 0 1
pinlabel=IO/LVDS13P
T 450 14100 5 8 0 1 0 2 1
pintype=io
}
P 100 13700 400 13700 1 0 0
{
T 300 13750 5 8 1 1 0 6 1
pinnumber=P2
T 300 13650 5 8 0 1 0 8 1
pinseq=8
T 450 13700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS13N_
T 450 13700 5 8 0 1 0 2 1
pintype=io
}
P 100 13300 400 13300 1 0 0
{
T 300 13350 5 8 1 1 0 6 1
pinnumber=N6
T 300 13250 5 8 0 1 0 8 1
pinseq=9
T 450 13300 9 8 1 1 0 0 1
pinlabel=IO
T 450 13300 5 8 0 1 0 2 1
pintype=io
}
P 100 12900 400 12900 1 0 0
{
T 300 12950 5 8 1 1 0 6 1
pinnumber=P3
T 300 12850 5 8 0 1 0 8 1
pinseq=10
T 450 12900 9 8 1 1 0 0 1
pinlabel=IO/VREFB1N0
T 450 12900 5 8 0 1 0 2 1
pintype=io
}
P 100 12500 400 12500 1 0 0
{
T 300 12550 5 8 1 1 0 6 1
pinnumber=N3
T 300 12450 5 8 0 1 0 8 1
pinseq=11
T 450 12500 9 8 1 1 0 0 1
pinlabel=IO/LVDS12P
T 450 12500 5 8 0 1 0 2 1
pintype=io
}
P 100 12100 400 12100 1 0 0
{
T 300 12150 5 8 1 1 0 6 1
pinnumber=N4
T 300 12050 5 8 0 1 0 8 1
pinseq=12
T 450 12100 9 8 1 1 0 0 1
pinlabel=IO/_LVDS12N_
T 450 12100 5 8 0 1 0 2 1
pintype=io
}
P 100 11700 400 11700 1 0 0
{
T 300 11750 5 8 1 1 0 6 1
pinnumber=R8
T 300 11650 5 8 0 1 0 8 1
pinseq=13
T 450 11700 9 8 1 1 0 0 1
pinlabel=IO/LVDS11P
T 450 11700 5 8 0 1 0 2 1
pintype=io
}
P 100 11300 400 11300 1 0 0
{
T 300 11350 5 8 1 1 0 6 1
pinnumber=R7
T 300 11250 5 8 0 1 0 8 1
pinseq=14
T 450 11300 9 8 1 1 0 0 1
pinlabel=IO/_LVDS11N_
T 450 11300 5 8 0 1 0 2 1
pintype=io
}
P 100 10900 400 10900 1 0 0
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=P5
T 300 10850 5 8 0 1 0 8 1
pinseq=15
T 450 10900 9 8 1 1 0 0 1
pinlabel=IO/LVDS10P
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 100 10500 400 10500 1 0 0
{
T 300 10550 5 8 1 1 0 6 1
pinnumber=P6
T 300 10450 5 8 0 1 0 8 1
pinseq=16
T 450 10500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS10N_
T 450 10500 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=R1
T 300 10050 5 8 0 1 0 8 1
pinseq=17
T 450 10100 9 8 1 1 0 0 1
pinlabel=IO/LVDS9P
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 100 9700 400 9700 1 0 0
{
T 300 9750 5 8 1 1 0 6 1
pinnumber=R2
T 300 9650 5 8 0 1 0 8 1
pinseq=18
T 450 9700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS9N_
T 450 9700 5 8 0 1 0 2 1
pintype=io
}
P 100 9300 400 9300 1 0 0
{
T 300 9350 5 8 1 1 0 6 1
pinnumber=T1
T 300 9250 5 8 0 1 0 8 1
pinseq=19
T 450 9300 9 8 1 1 0 0 1
pinlabel=IO/LVDS8P
T 450 9300 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=T2
T 300 8850 5 8 0 1 0 8 1
pinseq=20
T 450 8900 9 8 1 1 0 0 1
pinlabel=IO/_LVDS8N_
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=U1
T 300 8450 5 8 0 1 0 8 1
pinseq=21
T 450 8500 9 8 1 1 0 0 1
pinlabel=IO/LVDS7P
T 450 8500 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=U2
T 300 8050 5 8 0 1 0 8 1
pinseq=22
T 450 8100 9 8 1 1 0 0 1
pinlabel=IO/_LVDS7N_
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=R5
T 300 7650 5 8 0 1 0 8 1
pinseq=23
T 450 7700 9 8 1 1 0 0 1
pinlabel=IO/LVDS6P
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=R6
T 300 7250 5 8 0 1 0 8 1
pinseq=24
T 450 7300 9 8 1 1 0 0 1
pinlabel=IO/_LVDS6N_
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=V1
T 300 6850 5 8 0 1 0 8 1
pinseq=25
T 450 6900 9 8 1 1 0 0 1
pinlabel=IO/LVDS5P
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=V2
T 300 6450 5 8 0 1 0 8 1
pinseq=26
T 450 6500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS5N_
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=T5
T 300 6050 5 8 0 1 0 8 1
pinseq=27
T 450 6100 9 8 1 1 0 0 1
pinlabel=IO/LVDS4P
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=T6
T 300 5650 5 8 0 1 0 8 1
pinseq=28
T 450 5700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS4N_
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=T3
T 300 5250 5 8 0 1 0 8 1
pinseq=29
T 450 5300 9 8 1 1 0 0 1
pinlabel=IO
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=U3
T 300 4850 5 8 0 1 0 8 1
pinseq=30
T 450 4900 9 8 1 1 0 0 1
pinlabel=IO/VREFB1N1
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=W1
T 300 4450 5 8 0 1 0 8 1
pinseq=31
T 450 4500 9 8 1 1 0 0 1
pinlabel=IO/LVDS3P
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=W2
T 300 4050 5 8 0 1 0 8 1
pinseq=32
T 450 4100 9 8 1 1 0 0 1
pinlabel=IO/_LVDS3N_
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=Y1
T 300 3650 5 8 0 1 0 8 1
pinseq=33
T 450 3700 9 8 1 1 0 0 1
pinlabel=IO/LVDS2P
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=Y2
T 300 3250 5 8 0 1 0 8 1
pinseq=34
T 450 3300 9 8 1 1 0 0 1
pinlabel=IO/_LVDS2N_
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=W3
T 300 2850 5 8 0 1 0 8 1
pinseq=35
T 450 2900 9 8 1 1 0 0 1
pinlabel=IO/LVDS1P
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=W4
T 300 2450 5 8 0 1 0 8 1
pinseq=36
T 450 2500 9 8 1 1 0 0 1
pinlabel=IO/_LVDS1N_
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=Y3
T 300 2050 5 8 0 1 0 8 1
pinseq=37
T 450 2100 9 8 1 1 0 0 1
pinlabel=IO/LVDS0P
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=Y4
T 300 1650 5 8 0 1 0 8 1
pinseq=38
T 450 1700 9 8 1 1 0 0 1
pinlabel=IO/_LVDS0N_
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=W5
T 300 1250 5 8 0 1 0 8 1
pinseq=39
T 450 1300 9 8 1 1 0 0 1
pinlabel=IO
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=U4
T 300 850 5 8 0 1 0 8 1
pinseq=40
T 450 900 9 8 1 1 0 0 1
pinlabel=IO/PLL1\_OUTP
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=V4
T 300 450 5 8 0 1 0 8 1
pinseq=41
T 450 500 9 8 1 1 0 0 1
pinlabel=IO/_PLL1\_OUTN_
T 450 500 5 8 0 1 0 2 1
pintype=io
}
B 400 100 2800 16000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3200 16200 8 10 1 1 0 6 1
refdes=U?
T 400 16200 9 10 1 0 0 0 1
EP2C20-F484-IO1
T 400 16400 5 10 0 0 0 0 1
device=EP2C20-F484
T 400 16600 5 10 0 0 0 0 1
footprint=FG484
T 400 16800 5 10 0 0 0 0 1
author=mettus
T 400 17000 5 10 0 0 0 0 1
documentation=http://www.altera.com
T 400 17200 5 10 0 0 0 0 1
description=EP2C20 Cyclone II FPGA
T 400 17400 5 10 0 0 0 0 1
numslots=0
