$comment
	File created using the following command:
		vcd file exercicio2.msim.vcd -direction
$end
$date
	Sat Nov  9 12:32:03 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module exercicio2_vhd_vec_tst $end
$var wire 1 ! a [7] $end
$var wire 1 " a [6] $end
$var wire 1 # a [5] $end
$var wire 1 $ a [4] $end
$var wire 1 % a [3] $end
$var wire 1 & a [2] $end
$var wire 1 ' a [1] $end
$var wire 1 ( a [0] $end
$var wire 1 ) c $end
$var wire 1 * clk $end
$var wire 1 + d $end
$var wire 1 , s [7] $end
$var wire 1 - s [6] $end
$var wire 1 . s [5] $end
$var wire 1 / s [4] $end
$var wire 1 0 s [3] $end
$var wire 1 1 s [2] $end
$var wire 1 2 s [1] $end
$var wire 1 3 s [0] $end
$var wire 1 4 troco $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_c $end
$var wire 1 @ ww_s [7] $end
$var wire 1 A ww_s [6] $end
$var wire 1 B ww_s [5] $end
$var wire 1 C ww_s [4] $end
$var wire 1 D ww_s [3] $end
$var wire 1 E ww_s [2] $end
$var wire 1 F ww_s [1] $end
$var wire 1 G ww_s [0] $end
$var wire 1 H ww_a [7] $end
$var wire 1 I ww_a [6] $end
$var wire 1 J ww_a [5] $end
$var wire 1 K ww_a [4] $end
$var wire 1 L ww_a [3] $end
$var wire 1 M ww_a [2] $end
$var wire 1 N ww_a [1] $end
$var wire 1 O ww_a [0] $end
$var wire 1 P ww_d $end
$var wire 1 Q ww_troco $end
$var wire 1 R \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 S \clk~input_o\ $end
$var wire 1 T \clk~inputCLKENA0_outclk\ $end
$var wire 1 U \s[4]~input_o\ $end
$var wire 1 V \a[4]~input_o\ $end
$var wire 1 W \a[3]~input_o\ $end
$var wire 1 X \a[2]~input_o\ $end
$var wire 1 Y \a[1]~input_o\ $end
$var wire 1 Z \a[0]~input_o\ $end
$var wire 1 [ \i1|Add0~29_sumout\ $end
$var wire 1 \ \c~input_o\ $end
$var wire 1 ] \i2|Mux1~0_combout\ $end
$var wire 1 ^ \i2|d~1_combout\ $end
$var wire 1 _ \i1|Add0~30\ $end
$var wire 1 ` \i1|Add0~25_sumout\ $end
$var wire 1 a \i1|Add0~26\ $end
$var wire 1 b \i1|Add0~21_sumout\ $end
$var wire 1 c \i1|Add0~22\ $end
$var wire 1 d \i1|Add0~17_sumout\ $end
$var wire 1 e \i1|Add0~18\ $end
$var wire 1 f \i1|Add0~1_sumout\ $end
$var wire 1 g \i1|LessThan1~6_combout\ $end
$var wire 1 h \s[3]~input_o\ $end
$var wire 1 i \s[5]~input_o\ $end
$var wire 1 j \s[7]~input_o\ $end
$var wire 1 k \a[6]~input_o\ $end
$var wire 1 l \a[5]~input_o\ $end
$var wire 1 m \i1|Add0~2\ $end
$var wire 1 n \i1|Add0~13_sumout\ $end
$var wire 1 o \i1|Add0~14\ $end
$var wire 1 p \i1|Add0~9_sumout\ $end
$var wire 1 q \s[6]~input_o\ $end
$var wire 1 r \a[7]~input_o\ $end
$var wire 1 s \i1|Add0~10\ $end
$var wire 1 t \i1|Add0~5_sumout\ $end
$var wire 1 u \i1|LessThan1~0_combout\ $end
$var wire 1 v \i1|LessThan0~2_combout\ $end
$var wire 1 w \s[1]~input_o\ $end
$var wire 1 x \i1|LessThan0~1_combout\ $end
$var wire 1 y \s[2]~input_o\ $end
$var wire 1 z \i1|LessThan1~5_combout\ $end
$var wire 1 { \s[0]~input_o\ $end
$var wire 1 | \i1|LessThan0~3_combout\ $end
$var wire 1 } \i2|Mux0~3_combout\ $end
$var wire 1 ~ \i2|Mux0~0_combout\ $end
$var wire 1 !! \i1|LessThan0~0_combout\ $end
$var wire 1 "! \i2|Mux0~1_combout\ $end
$var wire 1 #! \i2|Mux0~2_combout\ $end
$var wire 1 $! \i2|Mux0~4_combout\ $end
$var wire 1 %! \i2|d~0_combout\ $end
$var wire 1 &! \i1|LessThan1~3_combout\ $end
$var wire 1 '! \i1|LessThan1~1_combout\ $end
$var wire 1 (! \i1|LessThan1~2_combout\ $end
$var wire 1 )! \i1|LessThan1~4_combout\ $end
$var wire 1 *! \i2|y\ [1] $end
$var wire 1 +! \i2|y\ [0] $end
$var wire 1 ,! \i1|tot_saida\ [7] $end
$var wire 1 -! \i1|tot_saida\ [6] $end
$var wire 1 .! \i1|tot_saida\ [5] $end
$var wire 1 /! \i1|tot_saida\ [4] $end
$var wire 1 0! \i1|tot_saida\ [3] $end
$var wire 1 1! \i1|tot_saida\ [2] $end
$var wire 1 2! \i1|tot_saida\ [1] $end
$var wire 1 3! \i1|tot_saida\ [0] $end
$var wire 1 4! \ALT_INV_a[0]~input_o\ $end
$var wire 1 5! \ALT_INV_a[1]~input_o\ $end
$var wire 1 6! \ALT_INV_a[2]~input_o\ $end
$var wire 1 7! \ALT_INV_a[3]~input_o\ $end
$var wire 1 8! \ALT_INV_a[5]~input_o\ $end
$var wire 1 9! \ALT_INV_a[6]~input_o\ $end
$var wire 1 :! \ALT_INV_a[7]~input_o\ $end
$var wire 1 ;! \ALT_INV_a[4]~input_o\ $end
$var wire 1 <! \ALT_INV_c~input_o\ $end
$var wire 1 =! \ALT_INV_s[0]~input_o\ $end
$var wire 1 >! \ALT_INV_s[1]~input_o\ $end
$var wire 1 ?! \ALT_INV_s[2]~input_o\ $end
$var wire 1 @! \ALT_INV_s[3]~input_o\ $end
$var wire 1 A! \ALT_INV_s[5]~input_o\ $end
$var wire 1 B! \ALT_INV_s[6]~input_o\ $end
$var wire 1 C! \ALT_INV_s[7]~input_o\ $end
$var wire 1 D! \ALT_INV_s[4]~input_o\ $end
$var wire 1 E! \i2|ALT_INV_Mux0~3_combout\ $end
$var wire 1 F! \i1|ALT_INV_LessThan0~3_combout\ $end
$var wire 1 G! \i2|ALT_INV_Mux0~2_combout\ $end
$var wire 1 H! \i2|ALT_INV_Mux0~1_combout\ $end
$var wire 1 I! \i1|ALT_INV_LessThan0~2_combout\ $end
$var wire 1 J! \i1|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 K! \i1|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 L! \i1|ALT_INV_LessThan1~6_combout\ $end
$var wire 1 M! \i1|ALT_INV_LessThan1~5_combout\ $end
$var wire 1 N! \i2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 O! \i1|ALT_INV_LessThan1~3_combout\ $end
$var wire 1 P! \i1|ALT_INV_LessThan1~2_combout\ $end
$var wire 1 Q! \i1|ALT_INV_LessThan1~1_combout\ $end
$var wire 1 R! \i1|ALT_INV_LessThan1~0_combout\ $end
$var wire 1 S! \i2|ALT_INV_d~0_combout\ $end
$var wire 1 T! \i2|ALT_INV_y\ [1] $end
$var wire 1 U! \i2|ALT_INV_y\ [0] $end
$var wire 1 V! \i1|ALT_INV_tot_saida\ [7] $end
$var wire 1 W! \i1|ALT_INV_tot_saida\ [6] $end
$var wire 1 X! \i1|ALT_INV_tot_saida\ [5] $end
$var wire 1 Y! \i1|ALT_INV_tot_saida\ [4] $end
$var wire 1 Z! \i1|ALT_INV_tot_saida\ [3] $end
$var wire 1 [! \i1|ALT_INV_tot_saida\ [2] $end
$var wire 1 \! \i1|ALT_INV_tot_saida\ [1] $end
$var wire 1 ]! \i1|ALT_INV_tot_saida\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
0+
04
05
16
x7
18
19
1:
1;
1<
1=
0>
0?
0P
0Q
xR
0S
0T
0U
1V
0W
1X
0Y
0Z
0[
0\
1]
1^
0_
0`
0a
1b
0c
0d
0e
1f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
1w
1x
0y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
14!
15!
06!
17!
18!
19!
1:!
0;!
1<!
1=!
0>!
1?!
0@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
0I!
0J!
1K!
1L!
0M!
1N!
1O!
1P!
1Q!
0R!
0S!
0!
0"
0#
1$
0%
1&
0'
0(
0,
0-
0.
0/
10
01
12
03
0@
0A
0B
0C
1D
0E
1F
0G
0H
0I
0J
1K
0L
1M
0N
0O
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
$end
#40000
1*
1>
1S
1T
1+!
0U!
0^
1#!
0G!
#80000
0*
0>
0S
0T
#100000
1)
1?
1\
0<!
0]
1~
0N!
1$!
#120000
1*
1>
1S
1T
0+!
1*!
0T!
1U!
1]
0~
0#!
1G!
1N!
0$!
#160000
0*
0>
0S
0T
#180000
0)
0?
0\
1<!
#200000
1*
1>
1S
1T
1+!
11!
1/!
0*!
1T!
0Y!
0[!
0U!
0b
1c
0f
1m
1g
1)!
1#!
0G!
0L!
1n
1d
0v
1I!
1Q
1$!
14
#240000
0*
0>
0S
0T
#280000
1*
1>
1S
1T
1*!
0T!
0]
0#!
0%!
1S!
1G!
0$!
1P
1+
#320000
0*
0>
0S
0T
#360000
1*
1>
1S
1T
0+!
0*!
1T!
1U!
1]
1^
1%!
0S!
0P
0+
#400000
0*
0>
0S
0T
#440000
1*
1>
1S
1T
1+!
01!
0/!
1Y!
1[!
0U!
0^
1b
0c
1f
0m
0g
1#!
0)!
0G!
1L!
0n
0d
1v
1$!
0I!
0Q
0$!
04
#480000
0*
0>
0S
0T
#500000
0$
1%
0&
1'
1N
0M
1L
0K
0V
1W
0X
1Y
05!
16!
07!
1;!
0f
1d
0b
1`
#520000
1*
1>
1S
1T
#560000
0*
0>
0S
0T
#580000
1)
1?
1\
0<!
0]
1~
0N!
1$!
#600000
1*
1>
1S
1T
0+!
1*!
0T!
1U!
1]
0~
0#!
1G!
1N!
0$!
#640000
0*
0>
0S
0T
#680000
1*
0)
1>
0?
0\
1S
1T
1<!
1+!
12!
10!
0*!
1T!
0Z!
0\!
0U!
0`
1a
0x
0d
1e
0v
0z
1#!
0G!
1M!
1I!
1J!
1f
1b
1!!
1$!
0K!
#720000
0*
0>
0S
0T
#760000
1*
1>
1S
1T
1*!
0T!
0]
0#!
0%!
1S!
1G!
0$!
1P
1+
#800000
0*
0>
0S
0T
#840000
1*
1>
1S
1T
0+!
0*!
1T!
1U!
1]
1^
1%!
0S!
0P
0+
#880000
0*
0>
0S
0T
#920000
1*
1>
1S
1T
1+!
02!
00!
1Z!
1\!
0U!
0^
1#!
1`
0a
1x
1d
0e
1v
1z
0M!
0I!
0J!
0G!
0f
0b
0!!
1K!
#960000
0*
0>
0S
0T
#1000000
