// Seed: 1398010221
module module_0;
endmodule
macromodule module_1 (
    id_1,
    id_2
);
  output wor id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  localparam id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri1 id_8
);
  logic id_10;
  wire  id_11 = id_6;
  module_0 modCall_1 ();
endmodule
