****************************************
Report : cell
Design : four_bit_select_adder
Version: O-2018.06
Date   : Thu Nov 23 01:15:56 2023
****************************************

Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)
    I - ideal network

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A_reg_reg[0]              DFFSR           osu05_stdcells   1584.00  n
A_reg_reg[1]              DFFSR           osu05_stdcells   1584.00  n
A_reg_reg[2]              DFFSR           osu05_stdcells   1584.00  n
A_reg_reg[3]              DFFSR           osu05_stdcells   1584.00  n
B_reg_reg[0]              DFFSR           osu05_stdcells   1584.00  n
B_reg_reg[1]              DFFSR           osu05_stdcells   1584.00  n
B_reg_reg[2]              DFFSR           osu05_stdcells   1584.00  n
B_reg_reg[3]              DFFSR           osu05_stdcells   1584.00  n
Cout_reg_reg              DFFSR           osu05_stdcells   1584.00  n
U20                       AOI22X1         osu05_stdcells    360.00  
U21                       AOI22X1         osu05_stdcells    360.00  
U22                       AOI22X1         osu05_stdcells    360.00  
U23                       OR2X2           osu05_stdcells    288.00  
U24                       AND2X2          osu05_stdcells    288.00  
U25                       INVX2           osu05_stdcells    144.00  
U26                       INVX2           osu05_stdcells    144.00  
U27                       INVX1           osu05_stdcells    144.00  
U28                       INVX1           osu05_stdcells    144.00  
U29                       INVX1           osu05_stdcells    144.00  
U30                       INVX1           osu05_stdcells    144.00  
U31                       INVX2           osu05_stdcells    144.00  
U32                       INVX1           osu05_stdcells    144.00  
U33                       INVX2           osu05_stdcells    144.00  
U34                       INVX2           osu05_stdcells    144.00  
lower_adder/fa0/U2        XOR2X1          osu05_stdcells    504.00  
lower_adder/fa0/U3        AOI22X1         osu05_stdcells    360.00  
lower_adder/fa0/U4        XOR2X1          osu05_stdcells    504.00  
lower_adder/fa1/U2        XOR2X1          osu05_stdcells    504.00  
lower_adder/fa1/U3        AOI22X1         osu05_stdcells    360.00  
lower_adder/fa1/U4        XOR2X1          osu05_stdcells    504.00  
sum_reg_reg[0]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[1]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[2]            DFFSR           osu05_stdcells   1584.00  n
sum_reg_reg[3]            DFFSR           osu05_stdcells   1584.00  n
upper_adder_0/fa0/U2      XOR2X1          osu05_stdcells    504.00  
upper_adder_0/fa1/U1      INVX2           osu05_stdcells    144.00  
upper_adder_0/fa1/U2      XOR2X1          osu05_stdcells    504.00  
upper_adder_0/fa1/U3      AOI22X1         osu05_stdcells    360.00  
upper_adder_0/fa1/U4      XOR2X1          osu05_stdcells    504.00  
upper_adder_1/fa0/U2      XOR2X1          osu05_stdcells    504.00  
upper_adder_1/fa1/U1      INVX2           osu05_stdcells    144.00  
upper_adder_1/fa1/U2      XOR2X1          osu05_stdcells    504.00  
upper_adder_1/fa1/U3      AOI22X1         osu05_stdcells    360.00  
upper_adder_1/fa1/U4      XOR2X1          osu05_stdcells    504.00  
--------------------------------------------------------------------------------
Total 44 cells                                             30456.00


1
