\doxysection{Referencia de la estructura FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}
\hypertarget{structFMC__Bank4__TypeDef}{}\label{structFMC__Bank4__TypeDef}\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}


Flexible Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank4__TypeDef_a2f02e7acfbd7e549ede84633215eb6a1}{PCR4}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank4__TypeDef_a8218d6e11dae5d4468c69303dec0b4fc}{SR4}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank4__TypeDef_a3f82cc749845fb0dd7dfa8121d96b663}{PMEM4}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank4__TypeDef_a955cad1aab7fb2d5b6e216cb29b5e7e2}{PATT4}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank4__TypeDef_ac53cd7a08093a4ae8f4de4bcff67a64f}{PIO4}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Flexible Memory Controller Bank4. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structFMC__Bank4__TypeDef_a955cad1aab7fb2d5b6e216cb29b5e7e2}\label{structFMC__Bank4__TypeDef_a955cad1aab7fb2d5b6e216cb29b5e7e2} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \Hypertarget{structFMC__Bank4__TypeDef_a2f02e7acfbd7e549ede84633215eb6a1}\label{structFMC__Bank4__TypeDef_a2f02e7acfbd7e549ede84633215eb6a1} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \Hypertarget{structFMC__Bank4__TypeDef_ac53cd7a08093a4ae8f4de4bcff67a64f}\label{structFMC__Bank4__TypeDef_ac53cd7a08093a4ae8f4de4bcff67a64f} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \Hypertarget{structFMC__Bank4__TypeDef_a3f82cc749845fb0dd7dfa8121d96b663}\label{structFMC__Bank4__TypeDef_a3f82cc749845fb0dd7dfa8121d96b663} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \Hypertarget{structFMC__Bank4__TypeDef_a8218d6e11dae5d4468c69303dec0b4fc}\label{structFMC__Bank4__TypeDef_a8218d6e11dae5d4468c69303dec0b4fc} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
