--TAHER 1512008
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test is
end entity;
architecture test_a of test is
component counter is
port(
    clk,load,clr : in std_logic;
    q : out std_logic_vector(3 downto 0));
 end component;
    signal clk,load,clr: std_logic:='0';
    signal q: std_logic_vector(3 downto 0);
    begin
    uut: counter port map(clk,load,clr,q);
    clk<=not clk after 2ns;
    clr<=not clr after 50ns;
    load<=not load after 25ns; 
    end architecture;