#--------------------------------------------------------------------------------
# Auto-generated by LiteX (a977adf5) on 2022-05-31 13:37:28
#--------------------------------------------------------------------------------
csr_base,sim_trace,0xf0000000,,
csr_base,sim_marker,0xf0000800,,
csr_base,sim_finish,0xf0001000,,
csr_base,analyzer,0xf0001800,,
csr_base,ctrl,0xf0002000,,
csr_base,identifier_mem,0xf0002800,,
csr_base,timer0,0xf0003000,,
csr_base,uart,0xf0003800,,
csr_register,sim_trace_enable,0xf0000000,1,rw
csr_register,sim_marker_marker,0xf0000800,1,rw
csr_register,sim_finish_finish,0xf0001000,1,rw
csr_register,analyzer_mux_value,0xf0001800,1,rw
csr_register,analyzer_trigger_enable,0xf0001804,1,rw
csr_register,analyzer_trigger_done,0xf0001808,1,ro
csr_register,analyzer_trigger_mem_write,0xf000180c,1,rw
csr_register,analyzer_trigger_mem_mask,0xf0001810,7,rw
csr_register,analyzer_trigger_mem_value,0xf000182c,7,rw
csr_register,analyzer_trigger_mem_full,0xf0001848,1,ro
csr_register,analyzer_subsampler_value,0xf000184c,1,rw
csr_register,analyzer_storage_enable,0xf0001850,1,rw
csr_register,analyzer_storage_done,0xf0001854,1,ro
csr_register,analyzer_storage_length,0xf0001858,1,rw
csr_register,analyzer_storage_offset,0xf000185c,1,rw
csr_register,analyzer_storage_mem_level,0xf0001860,1,ro
csr_register,analyzer_storage_mem_data,0xf0001864,1,ro
csr_register,ctrl_reset,0xf0002000,1,rw
csr_register,ctrl_scratch,0xf0002004,1,rw
csr_register,ctrl_bus_errors,0xf0002008,1,ro
csr_register,timer0_load,0xf0003000,1,rw
csr_register,timer0_reload,0xf0003004,1,rw
csr_register,timer0_en,0xf0003008,1,rw
csr_register,timer0_update_value,0xf000300c,1,rw
csr_register,timer0_value,0xf0003010,1,ro
csr_register,timer0_ev_status,0xf0003014,1,ro
csr_register,timer0_ev_pending,0xf0003018,1,rw
csr_register,timer0_ev_enable,0xf000301c,1,rw
csr_register,uart_rxtx,0xf0003800,1,rw
csr_register,uart_txfull,0xf0003804,1,ro
csr_register,uart_rxempty,0xf0003808,1,ro
csr_register,uart_ev_status,0xf000380c,1,ro
csr_register,uart_ev_pending,0xf0003810,1,rw
csr_register,uart_ev_enable,0xf0003814,1,rw
csr_register,uart_txempty,0xf0003818,1,ro
csr_register,uart_rxfull,0xf000381c,1,ro
constant,config_clock_frequency,50000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_has_dcache,None,,
constant,config_cpu_has_icache,None,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_rom_init,1,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,131072,cached
memory_region,sram,0x10000000,8192,cached
memory_region,wfg,0x30000000,1048576,cached
memory_region,csr,0xf0000000,65536,io
