$date
	Sun Oct 23 05:53:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#374733
b10101 !
1"
#374734
b10101 &
b10101 %
1$
#374735
0"
#374738
b1000000 &
b1000000 %
#374742
b100000 &
b100000 %
#374746
b10000 &
b10000 %
#374750
b1000 &
b1000 %
#374754
b100 &
b100 %
#374758
b10 &
b10 %
#374762
b1 &
b1 %
1#
#374766
b0 &
0#
b0 %
0$
#1372790
b1110 &
b1110 %
1$
b1110 !
1"
#1372791
0"
#1372794
b111 &
b111 %
#1372798
b10110 &
b10110 %
#1372802
b1011 &
b1011 %
#1372806
b100010 &
b100010 %
#1372810
b10001 &
b10001 %
#1372814
b110100 &
b110100 %
#1372818
b11010 &
b11010 %
#1372822
b1101 &
b1101 %
#1372826
b101000 &
b101000 %
#1372830
b10100 &
b10100 %
#1372834
b1010 &
b1010 %
#1372838
b101 &
b101 %
#1372842
b10000 &
b10000 %
#1372846
b1000 &
b1000 %
#1372850
b100 &
b100 %
#1372854
b10 &
b10 %
#1372858
b1 &
b1 %
1#
#1372862
b0 &
0#
b0 %
0$
#2355217
b101 !
1"
#2355218
b101 &
b101 %
1$
#2355219
0"
#2355222
b10000 &
b10000 %
#2355226
b1000 &
b1000 %
#2355230
b100 &
b100 %
#2355234
b10 &
b10 %
#2355238
b1 &
1#
b1 %
#2355242
b0 &
b0 %
0#
0$
#4500012
