xst -intstyle ise -ifn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/FSM/top_level_lab7.xst" -ofn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/FSM/top_level_lab7.syr" 
xst -intstyle ise -ifn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/FSM/top_level_lab7.xst" -ofn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab5/FSM/top_level_lab7.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim top_level_lab7.ngc top_level_lab7_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1200e-fg320-4 "top_level_lab7.ngc" top_level_lab7.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o top_level_lab7_map.ncd top_level_lab7.ngd top_level_lab7.pcf 
par -w -intstyle ise -ol high -t 1 top_level_lab7_map.ncd top_level_lab7.ncd top_level_lab7.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml top_level_lab7.twx top_level_lab7.ncd -o top_level_lab7.twr top_level_lab7.pcf 
bitgen -intstyle ise -f top_level_lab7.ut top_level_lab7.ncd 
