// Seed: 2171570815
module module_0;
  if (1) logic id_1;
  else reg id_2;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output tri id_2,
    input supply0 id_3
);
  reg  id_5;
  wire id_6;
  initial id_5 <= id_6;
  nand primCall (id_1, id_3, id_5, id_6, id_7);
  id_7 :
  assert property (@(posedge id_0 * 1) -1) $unsigned(72);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
