<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_drreg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_STAP_RTL_LIB.stap_drreg'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_STAP_RTL_LIB.stap_drreg')">STAP_RTL_LIB.stap_drreg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.37</td>
<td class="s7 cl rt"><a href="mod41.html#Line" > 73.50</a></td>
<td class="s10 cl rt"><a href="mod41.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod41.html#Toggle" > 94.77</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod41.html#Branch" > 73.56</a></td>
<td class="s10 cl rt"><a href="mod41.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_drreg.sv" >/nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_drreg.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod41.html#inst_tag_94"  onclick="showContent('inst_tag_94')">top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_94'>
<hr>
<a name="inst_tag_94"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod41.html#inst_tag_94_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_43" >stap_top_inst<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_65" id="tag_urg_inst_65">generate_itdr.generate_itdr_1[21].i_stap_data_reg<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_66" id="tag_urg_inst_66">generate_itdr.generate_itdr_1[22].i_stap_data_reg<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3" id="tag_urg_inst_3">generate_rtdr.generate_rtdr_1[23].i_stap_remote_data_reg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_4" id="tag_urg_inst_4">generate_rtdr.generate_rtdr_1[24].i_stap_remote_data_reg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_5" id="tag_urg_inst_5">generate_rtdr.generate_rtdr_1[25].i_stap_remote_data_reg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_63" id="tag_urg_inst_63">generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_61" id="tag_urg_inst_61">generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_64" id="tag_urg_inst_64">generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_59" id="tag_urg_inst_59">generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_62" id="tag_urg_inst_62">generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_58" id="tag_urg_inst_58">generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_60" id="tag_urg_inst_60">generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_STAP_RTL_LIB.stap_drreg'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod41.html" >\STAP_RTL_LIB.stap_drreg </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>117</td><td>86</td><td>73.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>324</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>394</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>419</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>525</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>525</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>525</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>525</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>735</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>768</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>804</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>804</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>244</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
323                        begin
324        1/1                if (!powergood_rst_trst_b)
325                           begin
326        1/1                   bypass_reg &lt;= LOW;
327                           end
328        1/1                else if (stap_fsm_tlrs)
329                           begin
330        1/1                   bypass_reg &lt;= LOW;
331                           end
332        1/1                else if (stap_fsm_capture_dr &amp; irdecoder_drselect)
333                           begin
334        1/1                   bypass_reg &lt;= LOW;
335                           end
336        1/1                else if (stap_fsm_shift_dr &amp; irdecoder_drselect)
337                           begin
338        1/1                   bypass_reg &lt;= ftap_tdi;
339                           end
                        MISSING_ELSE
340                        end
341                     
342                        // *********************************************************************
343                        // stap_drreg_tdo implementation for bits all ones
344                        // *********************************************************************
345                        assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] =
346                           (stap_and_all_bits_irreg == HIGH) ? bypass_reg :
347                           (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW;
348                     
349                        // *********************************************************************
350                        // Dummy assignments to avoid lintra warnings
351                        // *********************************************************************
352                        generate
353                           if (DRREG_STAP_ENABLE_BSCAN == 1)
354                           begin:generate_bscan_regs
355                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_SAMPLE_PRELOAD] = LOW;
356                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_HIGHZ]          = LOW;
357                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST]         = LOW;
358                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_PULSE]   = LOW;
359                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_TRAIN]   = LOW;
360                     
361                              if (DRREG_STAP_NUMBER_OF_PRELOAD_REGISTERS &gt; 0)
362                              begin:generate_bscan_regs_1
363                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_PRELOAD] = LOW;
364                              end
365                     
366                              if (DRREG_STAP_NUMBER_OF_CLAMP_REGISTERS &gt; 0)
367                              begin:generate_bscan_regs_2
368                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_CLAMP] = LOW;
369                              end
370                     
371                              if (DRREG_STAP_NUMBER_OF_INTEST_REGISTERS &gt; 0)
372                              begin:generate_bscan_regs_3
373                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_INTEST] = LOW;
374                              end
375                     
376                              if (DRREG_STAP_NUMBER_OF_RUNBIST_REGISTERS &gt; 0)
377                              begin:generate_bscan_regs_4
378                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_RUNBIST] = LOW;
379                              end
380                     
381                              if (DRREG_STAP_NUMBER_OF_EXTEST_TOGGLE_REGISTERS &gt; 0)
382                              begin:generate_bscan_regs_5
383                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_TOGGLE] = LOW;
384                              end
385                           end
386                        endgenerate
387                     
388                        // *********************************************************************
389                        // Reset pulse generation logic. To avoid lintra error which complains about
390                        // loading pin values during reset
391                        // *********************************************************************
392                        always_ff @(posedge ftap_tck or negedge powergood_rst_trst_b)
393                        begin
394        1/1                if (!powergood_rst_trst_b)
395                           begin
396        1/1                   reset_pulse0 &lt;= LOW;
397        1/1                   reset_pulse1 &lt;= LOW;
398                           end
399                           else
400                           begin
401        1/1                   reset_pulse0 &lt;= HIGH;
402        1/1                   reset_pulse1 &lt;= reset_pulse0;
403                           end
404                        end
405                     
406                        assign reset_pulse = reset_pulse0 &amp; (~reset_pulse1);
407                     
408                        // *********************************************************************
409                        // Generation of ftap_slvidcode reset value.
410                        // *********************************************************************
411                        assign slvidcode_reset_value = {ftap_slvidcode[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1], HIGH};
412                        assign ftap_slvidcode0_NC    = ftap_slvidcode[0];
413                     
414                        // *********************************************************************
415                        // IDCODE register implementation
416                        // *********************************************************************
417                        always_ff @(posedge ftap_tck or negedge powergood_rst_trst_b)
418                        begin
419        1/1                if (!powergood_rst_trst_b)
420                           begin
421        1/1                   slvidcode_reg &lt;= {{(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1){LOW}}, HIGH};
422                           end
423        1/1                else if (reset_pulse)
424                           begin
425        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
426                           end
427        1/1                else if (stap_fsm_tlrs)
428                           begin
429        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
430                           end
431        1/1                else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
432                           begin
433        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
434                           end
435        1/1                else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
436                           begin
437        1/1                   slvidcode_reg &lt;= {ftap_tdi, slvidcode_reg[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1]};
438                           end
                        MISSING_ELSE
439                        end
440                        // ---------------------------------------------------------------------
441                        // stap_drreg_tdo[DRREG_STAP_POSITION_OF_SLVIDCODE] is going to the TDOmux FUB.
442                        // ---------------------------------------------------------------------
443                        assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_SLVIDCODE] = slvidcode_reg[0];
444                     
445                        // *********************************************************************
446                        // sftapnw_ftap_secsel register implementation.
447                        // Module stap_data_reg is instantiated to create register sftapnw_ftap_secsel.
448                        // This register is generated only if tap nework is enabled and
449                        // secondary register is enabled.
450                        // *********************************************************************
451                        generate
452                           if (DRREG_STAP_ENABLE_TAP_NETWORK == 1)
453                           begin:generate_tapnw_sec_sel_tdr
454                              if (DRREG_STAP_ENABLE_TAPC_SEC_SEL == 1)
455                              begin:generate_tapnw_sec_sel_tdr_1
456                                 stap_data_reg #(
457                                                 .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_TAPS),
458                                                 .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_TAPS{LOW}})
459                                                )
460                                 i_stap_data_reg_tapc_sec_sel (
461                                                               .sync_reset              (LOW),
462                                                               .ftap_tck                (ftap_tck),
463                                                               .ftap_tdi                (ftap_tdi),
464                                                               .reset_b                 (fdfx_powergood),
465                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SEC_SEL]),
466                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
467                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
468                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
469                                                               .tdr_data_in             (sftapnw_ftap_secsel),
470                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_SEC_SEL]),
471                                                               .tdr_data_out            (sftapnw_ftap_secsel)
472                                                              );
473                              end
474                              else
475                              begin:generate_tapnw_sec_sel_tdr_1
476                                 assign sftapnw_ftap_secsel[(DRREG_STAP_NUMBER_OF_TAPS - 1):0] = {DRREG_STAP_NUMBER_OF_TAPS{LOW}};
477                              end
478                           end
479                           else
480                           begin:generate_tapnw_sec_sel_tdr
481                              assign sftapnw_ftap_secsel[(DRREG_STAP_NUMBER_OF_TAPS - 1):0] = {DRREG_STAP_NUMBER_OF_TAPS{LOW}};
482                           end
483                        endgenerate
484                     
485                        // *********************************************************************
486                        // tapc_select register implementation.
487                        // Module stap_data_reg is instantiated to create register tapc_select.
488                        // *********************************************************************
489                        generate
490                           if (DRREG_STAP_ENABLE_TAP_NETWORK == 1)
491                           begin:generate_tapc_sel_tdr
492                              stap_data_reg #(
493                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2),
494                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2{LOW}})
495                                             )
496                              i_stap_data_reg_tapc_select (
497                                                           .sync_reset              (LOW),
498                                                           .ftap_tck                (ftap_tck),
499                                                           .ftap_tdi                (ftap_tdi),
500                                                           .reset_b                 (fdfx_powergood),
501                                                           .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_SELECT]),
502                                                           .stap_fsm_capture_dr     (stap_fsm_capture_dr),
503                                                           .stap_fsm_shift_dr       (stap_fsm_shift_dr),
504                                                           .stap_fsm_update_dr      (stap_fsm_update_dr),
505                                                           .tdr_data_in             (tapc_select_int),
506                                                           .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_SELECT]),
507                                                           .tdr_data_out            (tapc_select_int)
508                                                          );
509                           end
510                           else
511                           begin:generate_tapc_sel_tdr
512                              assign tapc_select_int[(DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2 - 1):0] = TWO_BIT_ZERO;
513                           end
514                        endgenerate
515                     
516                        // *********************************************************************
517                        assign green_en   = (feature_green_en  | feature_orange_en | feature_red_en);
518                        assign orange_en  = (feature_orange_en | feature_red_en);
519                     
520                        generate
521                           for (genvar m = 0; m &lt; DRREG_STAP_NUMBER_OF_TAPS; m = m + 1)
522                           begin:generate_taps_security
523                              always_comb
524                              begin
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        1/1                            if (feature_red_en)
529                                       begin
530        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "red">0/1     ==>                    if (orange_en)</font>
540                                       begin
541        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
542                                       end
543                                       else
544                                       begin
545        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "red">0/1     ==>                    if (green_en)</font>
551                                       begin
552        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
553                                       end
554                                       else
555                                       begin
556        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "red">0/1     ==>                    tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
***repeat 1
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        1/1                            if (feature_red_en)
529                                       begin
530        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "red">0/1     ==>                    if (orange_en)</font>
540                                       begin
541        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
542                                       end
543                                       else
544                                       begin
545        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "red">0/1     ==>                    if (green_en)</font>
551                                       begin
552        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
553                                       end
554                                       else
555                                       begin
556        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "red">0/1     ==>                    tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
***repeat 2
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "red">0/1     ==>                    if (feature_red_en)</font>
529                                       begin
530        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
531                                       end
532                                       else
533                                       begin
534        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        1/1                            if (orange_en)
540                                       begin
541        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "red">0/1     ==>                    if (green_en)</font>
551                                       begin
552        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
553                                       end
554                                       else
555                                       begin
556        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "red">0/1     ==>                    tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
***repeat 3
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "red">0/1     ==>                    if (feature_red_en)</font>
529                                       begin
530        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
531                                       end
532                                       else
533                                       begin
534        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        1/1                            if (orange_en)
540                                       begin
541        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        1/1                               tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "red">0/1     ==>                    if (green_en)</font>
551                                       begin
552        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];</font>
553                                       end
554                                       else
555                                       begin
556        <font color = "red">0/1     ==>                       tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "red">0/1     ==>                    tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;</font>
562                                    end
563                                 endcase
564                              end
565                           end
566                        endgenerate
567                     
568                        // *********************************************************************
569                     
570                        // *********************************************************************
571                        // tapc_wtap_sel register implementation.
572                        // Module stap_data_reg is instantiated to create register tapc_wtap_sel.
573                        // This register is generated only if wtap nework is enabled.
574                        // *********************************************************************
575                        generate
576                           if (DRREG_STAP_ENABLE_WTAP_NETWORK == 1)
577                           begin:generate_wtap_nw_tdr
578                              stap_data_reg #(
579                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_WTAPS),
580                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_WTAPS{DRREG_STAP_WTAPCTRL_RESET_VALUE}})
581                                             )
582                              i_stap_data_reg_tapc_wtap_sel (
583                                                             .sync_reset              (LOW),
584                                                             .ftap_tck                (ftap_tck),
585                                                             .ftap_tdi                (ftap_tdi),
586                                                             .reset_b                 (fdfx_powergood),
587                                                             .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_WTAPNW_SELECTWIR]),
588                                                             .stap_fsm_capture_dr     (stap_fsm_capture_dr),
589                                                             .stap_fsm_shift_dr       (stap_fsm_shift_dr),
590                                                             .stap_fsm_update_dr      (stap_fsm_update_dr),
591                                                             .tdr_data_in             (tapc_wtap_sel),
592                                                             .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_WTAPNW_SELECTWIR]),
593                                                             .tdr_data_out            (tapc_wtap_sel)
594                                                            );
595                           end
596                           else
597                           begin:generate_wtap_nw_tdr
598                              assign tapc_wtap_sel[0] = LOW;
599                           end
600                        endgenerate
601                     
602                        // *********************************************************************
603                        // tapc_remove register implementation.
604                        // Module stap_data_reg is instantiated to create register tapc_remove.
605                        // *********************************************************************
606                        generate
607                           if (DRREG_STAP_ENABLE_TAPC_REMOVE == 1)
608                           begin:generate_tapc_remove_tdr
609                              stap_data_reg #(
610                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_WIDTH_OF_TAPC_REMOVE),
611                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_WIDTH_OF_TAPC_REMOVE{LOW}})
612                                             )
613                              i_stap_data_reg_tapc_remove (
614                                                           .sync_reset              (LOW),
615                                                           .ftap_tck                (ftap_tck),
616                                                           .ftap_tdi                (ftap_tdi),
617                                                           .reset_b                 (fdfx_powergood),
618                                                           .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_REMOVE]),
619                                                           .stap_fsm_capture_dr     (stap_fsm_capture_dr),
620                                                           .stap_fsm_shift_dr       (stap_fsm_shift_dr),
621                                                           .stap_fsm_update_dr      (stap_fsm_update_dr),
622                                                           .tdr_data_in             (tapc_remove),
623                                                           .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_REMOVE]),
624                                                           .tdr_data_out            (tapc_remove)
625                                                          );
626                           end
627                           else
628                           begin:generate_tapc_remove_tdr
629                              assign tapc_remove = {DRREG_STAP_WIDTH_OF_TAPC_REMOVE{LOW}};
630                           end
631                        endgenerate
632                     //*************************************************************************
633                     // Programmable Reset Implementation for iTDRs and RTDRs.
634                     //*************************************************************************
635                        // *********************************************************************
636                        // TAPC_TDRRSTEN 'h15 register implementation.
637                        // Module stap_data_reg is instantiated to create register TAPC_TDRRSTEN.
638                        // *********************************************************************
639                        generate
640                           if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
641                           begin:generate_tapc_tdrrsten_tdr
642                              stap_data_reg #(
643                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_SIZE_OF_TDRRSTEN_REGISTER),
644                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_SIZE_OF_TDRRSTEN_REGISTER{LOW}})
645                                             )
646                              i_stap_data_reg_tapc_tdrrsten (
647                                                             .sync_reset              (LOW),
648                                                             .ftap_tck                (ftap_tck),
649                                                             .ftap_tdi                (ftap_tdi),
650                                                             .reset_b                 (fdfx_powergood),
651                                                             .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_TDRRSTEN]),
652                                                             .stap_fsm_capture_dr     (stap_fsm_capture_dr),
653                                                             .stap_fsm_shift_dr       (stap_fsm_shift_dr),
654                                                             .stap_fsm_update_dr      (stap_fsm_update_dr),
655                                                             .tdr_data_in             (tapc_tdrrsten_reg),
656                                                             .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_TDRRSTEN]),
657                                                             .tdr_data_out            (tapc_tdrrsten_reg)
658                                                            );
659                           end
660                           else
661                           begin:generate_tapc_tdrrsten_tdr
662                              assign tapc_tdrrsten_reg[(DRREG_SIZE_OF_TDRRSTEN_REGISTER - 1):0] = TWO_BIT_ZERO;
663                           end
664                        endgenerate
665                     
666                        // *********************************************************************
667                        // TAPC_ITDRRSTSEL 'h16 register implementation.
668                        // Module stap_data_reg is instantiated to create register TAPC_ITDRRSTSEL.
669                        // *********************************************************************
670                        generate
671                           if (DRREG_STAP_ENABLE_ITDR_PROG_RST == 1)
672                           begin:generate_tapc_itdrrstsel_tdr
673                              stap_data_reg #(
674                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ),
675                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{LOW}})
676                                             )
677                              i_stap_data_reg_tapc_itdrrstsel (
678                                                               .sync_reset              (LOW),
679                                                               .ftap_tck                (ftap_tck),
680                                                               .ftap_tdi                (ftap_tdi),
681                                                               .reset_b                 (fdfx_powergood),
682                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_ITDRRSTSEL]),
683                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
684                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
685                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
686                                                               .tdr_data_in             (tapc_itdrrstsel_reg),
687                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_ITDRRSTSEL]),
688                                                               .tdr_data_out            (tapc_itdrrstsel_reg)
689                                                              );
690                           end
691                           else
692                           begin:generate_tapc_itdrrstsel_tdr
693                              assign tapc_itdrrstsel_reg = {DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{LOW}};
694                           end
695                        endgenerate
696                     
697                        // *********************************************************************
698                        // TAPC_RTDRRSTSEL 'h17 register implementation.
699                        // Module stap_data_reg is instantiated to create register TAPC_RTDRRSTSEL.
700                        // *********************************************************************
701                        generate
702                           if (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1)
703                           begin:generate_tapc_rtdrrstsel_tdr
704                              stap_data_reg #(
705                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ),
706                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ{LOW}})
707                                             )
708                              i_stap_data_reg_tapc_rtdrrstsel (
709                                                               .sync_reset              (LOW),
710                                                               .ftap_tck                (ftap_tck),
711                                                               .ftap_tdi                (ftap_tdi),
712                                                               .reset_b                 (fdfx_powergood),
713                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_RTDRRSTSEL]),
714                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
715                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
716                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
717                                                               .tdr_data_in             (tapc_rtdrrstsel_reg),
718                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_RTDRRSTSEL]),
719                                                               .tdr_data_out            (tapc_rtdrrstsel_reg)
720                                                              );
721                           end
722                           else
723                           begin:generate_tapc_rtdrrstsel_tdr
724                              assign tapc_rtdrrstsel_reg = {DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ{LOW}};
725                           end
726                        endgenerate
727                     
728                        // *********************************************************************
729                        // Logic for selecting soft programmable reset option for ITDRs/RTDRs 
730                        // based on the regiseter TAPC_TDRRSTEN.
731                        // *********************************************************************
732                        generate
733                           always_comb
734                           begin
735        1/1                   if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
736                              begin:generate_soft_rst_mux
737        1/1                      case (tapc_tdrrsten_reg[1])
738                                 LOW:
739                                 begin
740        1/1                        prgm_soft_rst_mux = fdfx_powergood;
741                                 end
742                                 HIGH:
743                                 begin
744        1/1                        prgm_soft_rst_mux = (!tapc_tdrrsten_reg[1]);
745                                 end
746                                 default:
747                                 begin
748        <font color = "red">0/1     ==>                prgm_soft_rst_mux = fdfx_powergood;</font>
749                                 end
750                                 endcase
751                              end
752                              else
753                              begin
754        <font color = "red">0/1     ==>              prgm_soft_rst_mux = fdfx_powergood;</font>
755                              end
756                           end
757                        endgenerate
758                     
759                        // *********************************************************************
760                        // Logic for selecting ftap_trst_b programmable reset option for ITDRs/RTDRs 
761                        // based on the regiseter TAPC_TDRRSTEN.
762                        // *********************************************************************
763                        generate
764                           if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
765                           begin:generate_hard_rst_mux
766                              always_comb
767                              begin
768        1/1                      case (tapc_tdrrsten_reg[0])
769                                 LOW:
770                                 begin
771        1/1                        prgm_hard_rst_mux = prgm_soft_rst_mux;
772                                 end
773                                 HIGH:
774                                 begin
775                                   // Fix HSD 4903467
776                                   //prgm_hard_rst_mux = (ftap_trst_b); 
777        1/1                        prgm_hard_rst_mux = ((ftap_trst_b) &amp; (!stap_fsm_tlrs));
778                                 end
779                                 default:
780                                 begin
781        <font color = "red">0/1     ==>                prgm_hard_rst_mux = prgm_soft_rst_mux;</font>
782                                 end
783                                 endcase
784                              end
785                           end
786                           else
787                           begin:generate_hard_rst_mux
788                              assign prgm_hard_rst_mux = prgm_soft_rst_mux;
789                           end
790                        endgenerate
791                     
792                        // *********************************************************************
793                        // Logic to check which ITDR bit in reg TAPC_ITDRRSTSEL is set to one 
794                        // for programmable reset option and pass the reset to respective ITDR
795                        // whose bit in TAPC_ITDRRSTSEL is set to one.
796                        // *********************************************************************
797                        generate
798                           if (DRREG_STAP_ENABLE_ITDR_PROG_RST == 1)
799                           begin:generate_prog_rst_itdr
800                              for (genvar y = 0; y &lt; DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ; y = y + 1)
801                              begin:generate_async_rst_itdr_1
802                                 always_comb
803                                 begin
804        1/1                         if (tapc_itdrrstsel_reg[y] == 1)
805        1/1                            itdr_async_reset[y] = prgm_hard_rst_mux;
806                                    else
807        1/1                            itdr_async_reset[y] = fdfx_powergood;
***repeat 4
804        1/1                         if (tapc_itdrrstsel_reg[y] == 1)
805        1/1                            itdr_async_reset[y] = prgm_hard_rst_mux;
806                                    else
807        1/1                            itdr_async_reset[y] = fdfx_powergood;
808                                 end
809                              end
810                           end
811                           else
812                           begin:generate_prog_rst_itdr
813                              assign itdr_async_reset = {DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{fdfx_powergood}};
814                           end
815                        endgenerate
816                     
817                        // *********************************************************************
818                        // Logic to check which RTDR bit in reg TAPC_RTDRRSTSEL is set to one 
819                        // for programmable reset option and pass the reset to respective RTDR
820                        // whose bit in TAPC_RTDRRSTSEL is set to one.
821                        // *********************************************************************
822                        generate
823                           if (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1)
824                           begin:generate_prog_rst_rtdr
825                              for (genvar z = 0; z &lt; DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ; z = z + 1)
826                              begin:generate_sync_rst_rtdr_1
827                                 always_comb
828                                 begin
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
***repeat 5
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
***repeat 6
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/include/assertions/stap_drreg_include.sv
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
***repeat 7
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
***repeat 8
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
205                     
206                                    end
207                                 end
208                              end
209                              else
210                              begin
211                                 always @(posedge ftap_tck)
212                                 begin
213                                    if (fdfx_powergood === HIGH)
214                                    begin
215                                       chk_rtdr_prog_rst_when_rtdr_disabled:
216                                       assert property (tap_rtdr_prog_rst_b[0] === HIGH)
217                                       else $error(&quot;The tap_rtdr_prog_rst_b is not HIGH when the RTDRs are disabled&quot;);
218                                    end
219                                 end
220                              end
221                           endgenerate
222                     
223                            // ====================================================================
224                            // Check at any given point of time only one bit of stap_irdecoder_drselect
225                            // should be high
226                            // ====================================================================
227                            check_irdec_only_one_bit_is_high:assert property ( @(posedge ftap_tck) $onehot0(stap_irdecoder_drselect) ) 
228                            else $error(&quot;Only one bit of stap_irdecoder_drselect is not one at a time&quot;); 
229                     
230                        `endif
231                     `endif
232                     
233                     
234                     //-------------------------------------------------------------------------------------------
235                     `ifndef INTEL_SVA_OFF
236                        `ifdef DFX_PARAMETER_CHECKER
237                           `ifndef DFX_FPV_ENABLE
238                               initial
239                               begin
240                                  // ====================================================================
241                                  // To check the width of stap_irdecoder_drselect is equal to
242                                  // DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS
243                                  // ====================================================================
244                                  assert ($size(stap_irdecoder_drselect) === DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS)
245                                  else $fatal (&quot;The width of the stap_irdecoder_drselect is not equal to DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS&quot;);
246        1/1                       $display (&quot;stap_irdecoder_drselect_width     = %0d &quot;, $size(stap_irdecoder_drselect));
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod41.html" >\STAP_RTL_LIB.stap_drreg </a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       311
 EXPRESSION 
 Number  Term
      1  (stap_and_all_bits_irreg == HIGH) ? stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] : stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION ((stap_and_all_bits_irreg == HIGH) ? bypass_reg : ((stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW))
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 SUB-EXPRESSION ((stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW)
                 ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod41.html" >\STAP_RTL_LIB.stap_drreg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">743</td>
<td class="rt">94.77 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">373</td>
<td class="rt">95.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">370</td>
<td class="rt">94.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">36</td>
<td class="rt">33</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">512</td>
<td class="rt">95.17 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">257</td>
<td class="rt">95.54 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">255</td>
<td class="rt">94.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">22</td>
<td class="rt">15</td>
<td class="rt">68.18 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">246</td>
<td class="rt">231</td>
<td class="rt">93.90 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">123</td>
<td class="rt">116</td>
<td class="rt">94.31 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">123</td>
<td class="rt">115</td>
<td class="rt">93.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fdfx_powergood</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_selectwir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_slvidcode[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[25:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_out[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sftapnw_ftap_secsel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tapc_select[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>feature_green_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>feature_orange_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>feature_red_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tapc_wtap_sel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tapc_remove</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[12:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[25:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>swcompctrl_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>swcompstat_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_and_all_bits_irreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rtdr_tap_tdo[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tap_rtdr_tdi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_capture[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_shift[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_update[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_irdec[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_selectir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_powergood</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_prog_rst_b[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fsm_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>slvidcode_reset_value[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>slvidcode_reset_value[31:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bypass_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>slvidcode_reg[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_fsm_rti_NC</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[25:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_slvidcode0_NC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_selectwir_NC</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rtdr_tap_tdo_NC</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>green_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>orange_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_select_int[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_tdrrsten_reg[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_tdrrsten_reg[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_itdrrstsel_reg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_rtdrrstsel_reg[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>prgm_soft_rst_mux</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>prgm_hard_rst_mux</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>itdr_async_reset[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rtdr_sync_reset[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod41.html" >\STAP_RTL_LIB.stap_drreg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">87</td>
<td class="rt">64</td>
<td class="rt">73.56 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">311</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">345</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">324</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">394</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">419</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">735</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">768</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
311           assign irdecoder_drselect =
                                         
312              (stap_and_all_bits_irreg == HIGH) ? stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES]  :
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
345           assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] =
                                                                             
346              (stap_and_all_bits_irreg == HIGH) ? bypass_reg :
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
347              (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW;
                                                                                           <font color = "green">-2-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
324              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
325              begin
326                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
327              end
328              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
329              begin
330                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
331              end
332              else if (stap_fsm_capture_dr & irdecoder_drselect)
                      <font color = "green">-3-</font>  
333              begin
334                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
335              end
336              else if (stap_fsm_shift_dr & irdecoder_drselect)
                      <font color = "green">-4-</font>               
337              begin
338                 bypass_reg <= ftap_tdi;
           <font color = "green">         ==></font>
339              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
394              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
395              begin
396                 reset_pulse0 <= LOW;
           <font color = "green">         ==></font>
397                 reset_pulse1 <= LOW;
398              end
399              else
400              begin
401                 reset_pulse0 <= HIGH;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
419              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
420              begin
421                 slvidcode_reg <= {{(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1){LOW}}, HIGH};
           <font color = "green">         ==></font>
422              end
423              else if (reset_pulse)
                      <font color = "green">-2-</font>  
424              begin
425                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
426              end
427              else if (stap_fsm_tlrs)
                      <font color = "green">-3-</font>  
428              begin
429                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
430              end
431              else if (stap_fsm_capture_dr & stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
                      <font color = "green">-4-</font>  
432              begin
433                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
434              end
435              else if (stap_fsm_shift_dr & stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
                      <font color = "green">-5-</font>               
436              begin
437                 slvidcode_reg <= {ftap_tdi, slvidcode_reg[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1]};
           <font color = "green">         ==></font>
438              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
735                 if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
                    <font color = "red">-1-</font>  
736                 begin:generate_soft_rst_mux
737                    case (tapc_tdrrsten_reg[1])
                       <font color = "red">-2-</font>  
738                    LOW:
739                    begin
740                      prgm_soft_rst_mux = fdfx_powergood;
           <font color = "green">              ==></font>
741                    end
742                    HIGH:
743                    begin
744                      prgm_soft_rst_mux = (!tapc_tdrrsten_reg[1]);
           <font color = "green">              ==></font>
745                    end
746                    default:
747                    begin
748                      prgm_soft_rst_mux = fdfx_powergood;
           <font color = "red">              ==></font>
749                    end
750                    endcase
751                 end
752                 else
753                 begin
754                    prgm_soft_rst_mux = fdfx_powergood;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>LOW </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>HIGH </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "green">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "red">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "green">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "red">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "red">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "green">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "red">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "green">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "red">                     ==></font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                     ==></font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "red">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
768                    case (tapc_tdrrsten_reg[0])
                       <font color = "red">-1-</font>  
769                    LOW:
770                    begin
771                      prgm_hard_rst_mux = prgm_soft_rst_mux;
           <font color = "green">              ==></font>
772                    end
773                    HIGH:
774                    begin
775                      // Fix HSD 4903467
776                      //prgm_hard_rst_mux = (ftap_trst_b); 
777                      prgm_hard_rst_mux = ((ftap_trst_b) & (!stap_fsm_tlrs));
           <font color = "green">              ==></font>
778                    end
779                    default:
780                    begin
781                      prgm_hard_rst_mux = prgm_soft_rst_mux;
           <font color = "red">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>LOW </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>HIGH </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804                       if (tapc_itdrrstsel_reg[y] == 1)
                          <font color = "green">-1-</font>  
805                          itdr_async_reset[y] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
806                       else
807                          itdr_async_reset[y] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804                       if (tapc_itdrrstsel_reg[y] == 1)
                          <font color = "green">-1-</font>  
805                          itdr_async_reset[y] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
806                       else
807                          itdr_async_reset[y] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod41.html" >\STAP_RTL_LIB.stap_drreg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#739047383" >Assertions</a></td>
<td class="wht cl rt">22</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#685347788" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#919482351" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">22</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="739047383"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="2009661100"></a>
check_irdec_only_one_bit_is_high</td>
<td class="s9 cl rt">88842</td>
<td class="s9 cl rt">88842</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1221727033"></a>
chk_stap_data_change_when_update_dr</td>
<td class="s9 cl rt">88848</td>
<td class="s9 cl rt">77400</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">5</td>
</tr><tr>
<td class="wht cl"><a name="1582683350"></a>
genblk16.chk_check_itdr_powergood_reset_option</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="407244104"></a>
genblk16.chk_chk_tdr_data_out_when_tdr_not_enabled</td>
<td class="s9 cl rt">3472</td>
<td class="s9 cl rt">3359</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1740790276"></a>
genblk16.genblk1[0].chk_check_itdr_softrst_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">297</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="936169351"></a>
genblk16.genblk1[0].chk_check_itdr_trst_b_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">30</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="716096355"></a>
genblk16.genblk1[1].chk_check_itdr_softrst_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">297</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1960863272"></a>
genblk16.genblk1[1].chk_check_itdr_trst_b_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">30</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="437678018"></a>
genblk17.chk_rtdr_prog_rst_when_rtdr_disabled</td>
<td class="s9 cl rt">3472</td>
<td class="s9 cl rt">3359</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1994874686"></a>
genblk17.genblk1[0].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1530089950"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="759196692"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="685352170"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="970180765"></a>
genblk17.genblk1[1].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="505396029"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="265497229"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="339341751"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="54513156"></a>
genblk17.genblk1[2].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="519297892"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1290191150"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1364035672"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="657368347"></a>
unnamed$$_0</td>
<td class="s9 cl rt">16</td>
<td class="s9 cl rt">16</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_94'>
<a name="inst_tag_94_Line"></a>
<b>Line Coverage for Instance : <a href="mod41.html#inst_tag_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>74</td><td>74</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>324</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>394</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>419</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>735</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>768</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>804</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>804</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>829</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>244</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
323                        begin
324        1/1                if (!powergood_rst_trst_b)
325                           begin
326        1/1                   bypass_reg &lt;= LOW;
327                           end
328        1/1                else if (stap_fsm_tlrs)
329                           begin
330        1/1                   bypass_reg &lt;= LOW;
331                           end
332        1/1                else if (stap_fsm_capture_dr &amp; irdecoder_drselect)
333                           begin
334        1/1                   bypass_reg &lt;= LOW;
335                           end
336        1/1                else if (stap_fsm_shift_dr &amp; irdecoder_drselect)
337                           begin
338        1/1                   bypass_reg &lt;= ftap_tdi;
339                           end
                        MISSING_ELSE
340                        end
341                     
342                        // *********************************************************************
343                        // stap_drreg_tdo implementation for bits all ones
344                        // *********************************************************************
345                        assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] =
346                           (stap_and_all_bits_irreg == HIGH) ? bypass_reg :
347                           (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW;
348                     
349                        // *********************************************************************
350                        // Dummy assignments to avoid lintra warnings
351                        // *********************************************************************
352                        generate
353                           if (DRREG_STAP_ENABLE_BSCAN == 1)
354                           begin:generate_bscan_regs
355                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_SAMPLE_PRELOAD] = LOW;
356                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_HIGHZ]          = LOW;
357                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST]         = LOW;
358                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_PULSE]   = LOW;
359                              assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_TRAIN]   = LOW;
360                     
361                              if (DRREG_STAP_NUMBER_OF_PRELOAD_REGISTERS &gt; 0)
362                              begin:generate_bscan_regs_1
363                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_PRELOAD] = LOW;
364                              end
365                     
366                              if (DRREG_STAP_NUMBER_OF_CLAMP_REGISTERS &gt; 0)
367                              begin:generate_bscan_regs_2
368                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_CLAMP] = LOW;
369                              end
370                     
371                              if (DRREG_STAP_NUMBER_OF_INTEST_REGISTERS &gt; 0)
372                              begin:generate_bscan_regs_3
373                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_INTEST] = LOW;
374                              end
375                     
376                              if (DRREG_STAP_NUMBER_OF_RUNBIST_REGISTERS &gt; 0)
377                              begin:generate_bscan_regs_4
378                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_RUNBIST] = LOW;
379                              end
380                     
381                              if (DRREG_STAP_NUMBER_OF_EXTEST_TOGGLE_REGISTERS &gt; 0)
382                              begin:generate_bscan_regs_5
383                                 assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_EXTEST_TOGGLE] = LOW;
384                              end
385                           end
386                        endgenerate
387                     
388                        // *********************************************************************
389                        // Reset pulse generation logic. To avoid lintra error which complains about
390                        // loading pin values during reset
391                        // *********************************************************************
392                        always_ff @(posedge ftap_tck or negedge powergood_rst_trst_b)
393                        begin
394        1/1                if (!powergood_rst_trst_b)
395                           begin
396        1/1                   reset_pulse0 &lt;= LOW;
397        1/1                   reset_pulse1 &lt;= LOW;
398                           end
399                           else
400                           begin
401        1/1                   reset_pulse0 &lt;= HIGH;
402        1/1                   reset_pulse1 &lt;= reset_pulse0;
403                           end
404                        end
405                     
406                        assign reset_pulse = reset_pulse0 &amp; (~reset_pulse1);
407                     
408                        // *********************************************************************
409                        // Generation of ftap_slvidcode reset value.
410                        // *********************************************************************
411                        assign slvidcode_reset_value = {ftap_slvidcode[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1], HIGH};
412                        assign ftap_slvidcode0_NC    = ftap_slvidcode[0];
413                     
414                        // *********************************************************************
415                        // IDCODE register implementation
416                        // *********************************************************************
417                        always_ff @(posedge ftap_tck or negedge powergood_rst_trst_b)
418                        begin
419        1/1                if (!powergood_rst_trst_b)
420                           begin
421        1/1                   slvidcode_reg &lt;= {{(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1){LOW}}, HIGH};
422                           end
423        1/1                else if (reset_pulse)
424                           begin
425        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
426                           end
427        1/1                else if (stap_fsm_tlrs)
428                           begin
429        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
430                           end
431        1/1                else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
432                           begin
433        1/1                   slvidcode_reg &lt;= slvidcode_reset_value;
434                           end
435        1/1                else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
436                           begin
437        1/1                   slvidcode_reg &lt;= {ftap_tdi, slvidcode_reg[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1]};
438                           end
                        MISSING_ELSE
439                        end
440                        // ---------------------------------------------------------------------
441                        // stap_drreg_tdo[DRREG_STAP_POSITION_OF_SLVIDCODE] is going to the TDOmux FUB.
442                        // ---------------------------------------------------------------------
443                        assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_SLVIDCODE] = slvidcode_reg[0];
444                     
445                        // *********************************************************************
446                        // sftapnw_ftap_secsel register implementation.
447                        // Module stap_data_reg is instantiated to create register sftapnw_ftap_secsel.
448                        // This register is generated only if tap nework is enabled and
449                        // secondary register is enabled.
450                        // *********************************************************************
451                        generate
452                           if (DRREG_STAP_ENABLE_TAP_NETWORK == 1)
453                           begin:generate_tapnw_sec_sel_tdr
454                              if (DRREG_STAP_ENABLE_TAPC_SEC_SEL == 1)
455                              begin:generate_tapnw_sec_sel_tdr_1
456                                 stap_data_reg #(
457                                                 .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_TAPS),
458                                                 .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_TAPS{LOW}})
459                                                )
460                                 i_stap_data_reg_tapc_sec_sel (
461                                                               .sync_reset              (LOW),
462                                                               .ftap_tck                (ftap_tck),
463                                                               .ftap_tdi                (ftap_tdi),
464                                                               .reset_b                 (fdfx_powergood),
465                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SEC_SEL]),
466                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
467                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
468                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
469                                                               .tdr_data_in             (sftapnw_ftap_secsel),
470                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_SEC_SEL]),
471                                                               .tdr_data_out            (sftapnw_ftap_secsel)
472                                                              );
473                              end
474                              else
475                              begin:generate_tapnw_sec_sel_tdr_1
476                                 assign sftapnw_ftap_secsel[(DRREG_STAP_NUMBER_OF_TAPS - 1):0] = {DRREG_STAP_NUMBER_OF_TAPS{LOW}};
477                              end
478                           end
479                           else
480                           begin:generate_tapnw_sec_sel_tdr
481                              assign sftapnw_ftap_secsel[(DRREG_STAP_NUMBER_OF_TAPS - 1):0] = {DRREG_STAP_NUMBER_OF_TAPS{LOW}};
482                           end
483                        endgenerate
484                     
485                        // *********************************************************************
486                        // tapc_select register implementation.
487                        // Module stap_data_reg is instantiated to create register tapc_select.
488                        // *********************************************************************
489                        generate
490                           if (DRREG_STAP_ENABLE_TAP_NETWORK == 1)
491                           begin:generate_tapc_sel_tdr
492                              stap_data_reg #(
493                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2),
494                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2{LOW}})
495                                             )
496                              i_stap_data_reg_tapc_select (
497                                                           .sync_reset              (LOW),
498                                                           .ftap_tck                (ftap_tck),
499                                                           .ftap_tdi                (ftap_tdi),
500                                                           .reset_b                 (fdfx_powergood),
501                                                           .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_SELECT]),
502                                                           .stap_fsm_capture_dr     (stap_fsm_capture_dr),
503                                                           .stap_fsm_shift_dr       (stap_fsm_shift_dr),
504                                                           .stap_fsm_update_dr      (stap_fsm_update_dr),
505                                                           .tdr_data_in             (tapc_select_int),
506                                                           .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_SELECT]),
507                                                           .tdr_data_out            (tapc_select_int)
508                                                          );
509                           end
510                           else
511                           begin:generate_tapc_sel_tdr
512                              assign tapc_select_int[(DRREG_STAP_NUMBER_OF_TAPS_MULTIPLY_BY_2 - 1):0] = TWO_BIT_ZERO;
513                           end
514                        endgenerate
515                     
516                        // *********************************************************************
517                        assign green_en   = (feature_green_en  | feature_orange_en | feature_red_en);
518                        assign orange_en  = (feature_orange_en | feature_red_en);
519                     
520                        generate
521                           for (genvar m = 0; m &lt; DRREG_STAP_NUMBER_OF_TAPS; m = m + 1)
522                           begin:generate_taps_security
523                              always_comb
524                              begin
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "grey">excluded     </font>                  if (feature_red_en)
529                                       begin
530        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "grey">excluded     </font>                  if (orange_en)
540                                       begin
541        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "grey">excluded     </font>                  if (green_en)
551                                       begin
552        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
553                                       end
554                                       else
555                                       begin
556        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "grey">excluded     </font>                  tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
***repeat 1
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "grey">excluded     </font>                  if (feature_red_en)
529                                       begin
530        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "grey">excluded     </font>                  if (orange_en)
540                                       begin
541        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "grey">excluded     </font>                  if (green_en)
551                                       begin
552        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
553                                       end
554                                       else
555                                       begin
556        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "grey">excluded     </font>                  tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
***repeat 2
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "grey">excluded     </font>                  if (feature_red_en)
529                                       begin
530        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "grey">excluded     </font>                  if (orange_en)
540                                       begin
541        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "grey">excluded     </font>                  if (green_en)
551                                       begin
552        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
553                                       end
554                                       else
555                                       begin
556        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "grey">excluded     </font>                  tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
***repeat 3
525        1/1                      case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
526                                    DRREG_STAP_SECURE_RED:
527                                    begin
528        <font color = "grey">excluded     </font>                  if (feature_red_en)
529                                       begin
530        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
531                                       end
532                                       else
533                                       begin
534        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
535                                       end
536                                    end
537                                    DRREG_STAP_SECURE_ORANGE:
538                                    begin
539        <font color = "grey">excluded     </font>                  if (orange_en)
540                                       begin
541        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
542                                       end
543                                       else
544                                       begin
545        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
546                                       end
547                                    end
548                                    DRREG_STAP_SECURE_GREEN:
549                                    begin
550        <font color = "grey">excluded     </font>                  if (green_en)
551                                       begin
552        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
553                                       end
554                                       else
555                                       begin
556        <font color = "grey">excluded     </font>                     tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
557                                       end
558                                    end
559                                    default:
560                                    begin
561        <font color = "grey">excluded     </font>                  tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
562                                    end
563                                 endcase
564                              end
565                           end
566                        endgenerate
567                     
568                        // *********************************************************************
569                     
570                        // *********************************************************************
571                        // tapc_wtap_sel register implementation.
572                        // Module stap_data_reg is instantiated to create register tapc_wtap_sel.
573                        // This register is generated only if wtap nework is enabled.
574                        // *********************************************************************
575                        generate
576                           if (DRREG_STAP_ENABLE_WTAP_NETWORK == 1)
577                           begin:generate_wtap_nw_tdr
578                              stap_data_reg #(
579                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_NUMBER_OF_WTAPS),
580                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_NUMBER_OF_WTAPS{DRREG_STAP_WTAPCTRL_RESET_VALUE}})
581                                             )
582                              i_stap_data_reg_tapc_wtap_sel (
583                                                             .sync_reset              (LOW),
584                                                             .ftap_tck                (ftap_tck),
585                                                             .ftap_tdi                (ftap_tdi),
586                                                             .reset_b                 (fdfx_powergood),
587                                                             .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_WTAPNW_SELECTWIR]),
588                                                             .stap_fsm_capture_dr     (stap_fsm_capture_dr),
589                                                             .stap_fsm_shift_dr       (stap_fsm_shift_dr),
590                                                             .stap_fsm_update_dr      (stap_fsm_update_dr),
591                                                             .tdr_data_in             (tapc_wtap_sel),
592                                                             .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_WTAPNW_SELECTWIR]),
593                                                             .tdr_data_out            (tapc_wtap_sel)
594                                                            );
595                           end
596                           else
597                           begin:generate_wtap_nw_tdr
598                              assign tapc_wtap_sel[0] = LOW;
599                           end
600                        endgenerate
601                     
602                        // *********************************************************************
603                        // tapc_remove register implementation.
604                        // Module stap_data_reg is instantiated to create register tapc_remove.
605                        // *********************************************************************
606                        generate
607                           if (DRREG_STAP_ENABLE_TAPC_REMOVE == 1)
608                           begin:generate_tapc_remove_tdr
609                              stap_data_reg #(
610                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER           (DRREG_STAP_WIDTH_OF_TAPC_REMOVE),
611                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS       ({DRREG_STAP_WIDTH_OF_TAPC_REMOVE{LOW}})
612                                             )
613                              i_stap_data_reg_tapc_remove (
614                                                           .sync_reset              (LOW),
615                                                           .ftap_tck                (ftap_tck),
616                                                           .ftap_tdi                (ftap_tdi),
617                                                           .reset_b                 (fdfx_powergood),
618                                                           .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_REMOVE]),
619                                                           .stap_fsm_capture_dr     (stap_fsm_capture_dr),
620                                                           .stap_fsm_shift_dr       (stap_fsm_shift_dr),
621                                                           .stap_fsm_update_dr      (stap_fsm_update_dr),
622                                                           .tdr_data_in             (tapc_remove),
623                                                           .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_REMOVE]),
624                                                           .tdr_data_out            (tapc_remove)
625                                                          );
626                           end
627                           else
628                           begin:generate_tapc_remove_tdr
629                              assign tapc_remove = {DRREG_STAP_WIDTH_OF_TAPC_REMOVE{LOW}};
630                           end
631                        endgenerate
632                     //*************************************************************************
633                     // Programmable Reset Implementation for iTDRs and RTDRs.
634                     //*************************************************************************
635                        // *********************************************************************
636                        // TAPC_TDRRSTEN 'h15 register implementation.
637                        // Module stap_data_reg is instantiated to create register TAPC_TDRRSTEN.
638                        // *********************************************************************
639                        generate
640                           if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
641                           begin:generate_tapc_tdrrsten_tdr
642                              stap_data_reg #(
643                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_SIZE_OF_TDRRSTEN_REGISTER),
644                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_SIZE_OF_TDRRSTEN_REGISTER{LOW}})
645                                             )
646                              i_stap_data_reg_tapc_tdrrsten (
647                                                             .sync_reset              (LOW),
648                                                             .ftap_tck                (ftap_tck),
649                                                             .ftap_tdi                (ftap_tdi),
650                                                             .reset_b                 (fdfx_powergood),
651                                                             .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_TDRRSTEN]),
652                                                             .stap_fsm_capture_dr     (stap_fsm_capture_dr),
653                                                             .stap_fsm_shift_dr       (stap_fsm_shift_dr),
654                                                             .stap_fsm_update_dr      (stap_fsm_update_dr),
655                                                             .tdr_data_in             (tapc_tdrrsten_reg),
656                                                             .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_TDRRSTEN]),
657                                                             .tdr_data_out            (tapc_tdrrsten_reg)
658                                                            );
659                           end
660                           else
661                           begin:generate_tapc_tdrrsten_tdr
662                              assign tapc_tdrrsten_reg[(DRREG_SIZE_OF_TDRRSTEN_REGISTER - 1):0] = TWO_BIT_ZERO;
663                           end
664                        endgenerate
665                     
666                        // *********************************************************************
667                        // TAPC_ITDRRSTSEL 'h16 register implementation.
668                        // Module stap_data_reg is instantiated to create register TAPC_ITDRRSTSEL.
669                        // *********************************************************************
670                        generate
671                           if (DRREG_STAP_ENABLE_ITDR_PROG_RST == 1)
672                           begin:generate_tapc_itdrrstsel_tdr
673                              stap_data_reg #(
674                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ),
675                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{LOW}})
676                                             )
677                              i_stap_data_reg_tapc_itdrrstsel (
678                                                               .sync_reset              (LOW),
679                                                               .ftap_tck                (ftap_tck),
680                                                               .ftap_tdi                (ftap_tdi),
681                                                               .reset_b                 (fdfx_powergood),
682                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_ITDRRSTSEL]),
683                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
684                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
685                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
686                                                               .tdr_data_in             (tapc_itdrrstsel_reg),
687                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_ITDRRSTSEL]),
688                                                               .tdr_data_out            (tapc_itdrrstsel_reg)
689                                                              );
690                           end
691                           else
692                           begin:generate_tapc_itdrrstsel_tdr
693                              assign tapc_itdrrstsel_reg = {DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{LOW}};
694                           end
695                        endgenerate
696                     
697                        // *********************************************************************
698                        // TAPC_RTDRRSTSEL 'h17 register implementation.
699                        // Module stap_data_reg is instantiated to create register TAPC_RTDRRSTSEL.
700                        // *********************************************************************
701                        generate
702                           if (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1)
703                           begin:generate_tapc_rtdrrstsel_tdr
704                              stap_data_reg #(
705                                              .DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER     (DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ),
706                                              .DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ({DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ{LOW}})
707                                             )
708                              i_stap_data_reg_tapc_rtdrrstsel (
709                                                               .sync_reset              (LOW),
710                                                               .ftap_tck                (ftap_tck),
711                                                               .ftap_tdi                (ftap_tdi),
712                                                               .reset_b                 (fdfx_powergood),
713                                                               .stap_irdecoder_drselect (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_TAPC_RTDRRSTSEL]),
714                                                               .stap_fsm_capture_dr     (stap_fsm_capture_dr),
715                                                               .stap_fsm_shift_dr       (stap_fsm_shift_dr),
716                                                               .stap_fsm_update_dr      (stap_fsm_update_dr),
717                                                               .tdr_data_in             (tapc_rtdrrstsel_reg),
718                                                               .data_reg_tdo            (stap_drreg_tdo[DRREG_STAP_POSITION_OF_TAPC_RTDRRSTSEL]),
719                                                               .tdr_data_out            (tapc_rtdrrstsel_reg)
720                                                              );
721                           end
722                           else
723                           begin:generate_tapc_rtdrrstsel_tdr
724                              assign tapc_rtdrrstsel_reg = {DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ{LOW}};
725                           end
726                        endgenerate
727                     
728                        // *********************************************************************
729                        // Logic for selecting soft programmable reset option for ITDRs/RTDRs 
730                        // based on the regiseter TAPC_TDRRSTEN.
731                        // *********************************************************************
732                        generate
733                           always_comb
734                           begin
735        1/1                   if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
736                              begin:generate_soft_rst_mux
737        1/1                      case (tapc_tdrrsten_reg[1])
738                                 LOW:
739                                 begin
740        1/1                        prgm_soft_rst_mux = fdfx_powergood;
741                                 end
742                                 HIGH:
743                                 begin
744        1/1                        prgm_soft_rst_mux = (!tapc_tdrrsten_reg[1]);
745                                 end
746                                 default:
747                                 begin
748        <font color = "grey">excluded     </font>              prgm_soft_rst_mux = fdfx_powergood;
749                                 end
750                                 endcase
751                              end
752                              else
753                              begin
754        <font color = "grey">excluded     </font>            prgm_soft_rst_mux = fdfx_powergood;
755                              end
756                           end
757                        endgenerate
758                     
759                        // *********************************************************************
760                        // Logic for selecting ftap_trst_b programmable reset option for ITDRs/RTDRs 
761                        // based on the regiseter TAPC_TDRRSTEN.
762                        // *********************************************************************
763                        generate
764                           if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
765                           begin:generate_hard_rst_mux
766                              always_comb
767                              begin
768        1/1                      case (tapc_tdrrsten_reg[0])
769                                 LOW:
770                                 begin
771        1/1                        prgm_hard_rst_mux = prgm_soft_rst_mux;
772                                 end
773                                 HIGH:
774                                 begin
775                                   // Fix HSD 4903467
776                                   //prgm_hard_rst_mux = (ftap_trst_b); 
777        1/1                        prgm_hard_rst_mux = ((ftap_trst_b) &amp; (!stap_fsm_tlrs));
778                                 end
779                                 default:
780                                 begin
781        <font color = "grey">excluded     </font>              prgm_hard_rst_mux = prgm_soft_rst_mux;
782                                 end
783                                 endcase
784                              end
785                           end
786                           else
787                           begin:generate_hard_rst_mux
788                              assign prgm_hard_rst_mux = prgm_soft_rst_mux;
789                           end
790                        endgenerate
791                     
792                        // *********************************************************************
793                        // Logic to check which ITDR bit in reg TAPC_ITDRRSTSEL is set to one 
794                        // for programmable reset option and pass the reset to respective ITDR
795                        // whose bit in TAPC_ITDRRSTSEL is set to one.
796                        // *********************************************************************
797                        generate
798                           if (DRREG_STAP_ENABLE_ITDR_PROG_RST == 1)
799                           begin:generate_prog_rst_itdr
800                              for (genvar y = 0; y &lt; DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ; y = y + 1)
801                              begin:generate_async_rst_itdr_1
802                                 always_comb
803                                 begin
804        1/1                         if (tapc_itdrrstsel_reg[y] == 1)
805        1/1                            itdr_async_reset[y] = prgm_hard_rst_mux;
806                                    else
807        1/1                            itdr_async_reset[y] = fdfx_powergood;
***repeat 4
804        1/1                         if (tapc_itdrrstsel_reg[y] == 1)
805        1/1                            itdr_async_reset[y] = prgm_hard_rst_mux;
806                                    else
807        1/1                            itdr_async_reset[y] = fdfx_powergood;
808                                 end
809                              end
810                           end
811                           else
812                           begin:generate_prog_rst_itdr
813                              assign itdr_async_reset = {DRREG_STAP_NUMBER_OF_TEST_DATA_REGISTERS_NZ{fdfx_powergood}};
814                           end
815                        endgenerate
816                     
817                        // *********************************************************************
818                        // Logic to check which RTDR bit in reg TAPC_RTDRRSTSEL is set to one 
819                        // for programmable reset option and pass the reset to respective RTDR
820                        // whose bit in TAPC_RTDRRSTSEL is set to one.
821                        // *********************************************************************
822                        generate
823                           if (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1)
824                           begin:generate_prog_rst_rtdr
825                              for (genvar z = 0; z &lt; DRREG_STAP_NUMBER_OF_REMOTE_TEST_DATA_REGISTERS_NZ; z = z + 1)
826                              begin:generate_sync_rst_rtdr_1
827                                 always_comb
828                                 begin
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
***repeat 5
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
***repeat 6
829        1/1                         if (tapc_rtdrrstsel_reg[z] == 1)
830        1/1                            rtdr_sync_reset[z] = prgm_hard_rst_mux;
831                                    else
832        1/1                            rtdr_sync_reset[z] = fdfx_powergood;
</pre>
<pre class="code"><br clear=all>
  FILE: /nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/include/assertions/stap_drreg_include.sv
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
***repeat 7
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
***repeat 8
166        1/1                            if ((tapc_tdrrsten_reg === 2'b00) &amp;&amp; (fdfx_powergood === LOW))
167                                       begin
168                                          chk_prog_rst_pwrgud:
169        1/1                               assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
170                                          else $error(&quot;There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood&quot;);
171                                       end
                        MISSING_ELSE
172                     
173                                       // =============================================================
174                                       // If the bits of 'h15 are 2'b01 or 2'b11 and the respective bit
175                                       // in the register 'h17 is high then that particular bit of
176                                       // tap_rtdr_prog_rst_b should follow ftap_trst_b.
177                                       // =============================================================
178        1/1                            if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &amp;&amp;
179                                            (tapc_rtdrrstsel_reg[x] === HIGH))
180                                       begin
181                                          // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                                          chk_prog_rtdr_rst_trst_b:
183        1/1                               assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b &amp; !(stap_fsm_tlrs === HIGH)))
184                                          else $error(&quot;There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b&quot;);
185                                       end
                        MISSING_ELSE
186                     
187                                       // =============================================================
188                                       // If the bits of 'h15 are 2'b10 the respective bit
189                                       // in the register 'h17 is high then that particular bit of
190                                       // tap_rtdr_prog_rst_b should be Zero.
191                                       // =============================================================
192        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === HIGH))
193                                       begin
194                                          chk_prog_rtdr_rst_soft_when_17_is_high:
195        1/1                               assert property (tap_rtdr_prog_rst_b[x] === LOW)
196                                          else $error(&quot;There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset&quot;);
197                                       end
                        MISSING_ELSE
198                     
199        1/1                            if ((tapc_tdrrsten_reg === 2'b10) &amp;&amp; (tapc_rtdrrstsel_reg[x] === LOW))
200                                       begin
201                                          chk_prog_rtdr_rst_soft_when_17_is_low:
202        1/1                               assert property (tap_rtdr_prog_rst_b[x] === HIGH)
203                                          else $error(&quot;There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset&quot;);
204                                       end
                        MISSING_ELSE
205                     
206                                    end
207                                 end
208                              end
209                              else
210                              begin
211                                 always @(posedge ftap_tck)
212                                 begin
213                                    if (fdfx_powergood === HIGH)
214                                    begin
215                                       chk_rtdr_prog_rst_when_rtdr_disabled:
216                                       assert property (tap_rtdr_prog_rst_b[0] === HIGH)
217                                       else $error(&quot;The tap_rtdr_prog_rst_b is not HIGH when the RTDRs are disabled&quot;);
218                                    end
219                                 end
220                              end
221                           endgenerate
222                     
223                            // ====================================================================
224                            // Check at any given point of time only one bit of stap_irdecoder_drselect
225                            // should be high
226                            // ====================================================================
227                            check_irdec_only_one_bit_is_high:assert property ( @(posedge ftap_tck) $onehot0(stap_irdecoder_drselect) ) 
228                            else $error(&quot;Only one bit of stap_irdecoder_drselect is not one at a time&quot;); 
229                     
230                        `endif
231                     `endif
232                     
233                     
234                     //-------------------------------------------------------------------------------------------
235                     `ifndef INTEL_SVA_OFF
236                        `ifdef DFX_PARAMETER_CHECKER
237                           `ifndef DFX_FPV_ENABLE
238                               initial
239                               begin
240                                  // ====================================================================
241                                  // To check the width of stap_irdecoder_drselect is equal to
242                                  // DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS
243                                  // ====================================================================
244                                  assert ($size(stap_irdecoder_drselect) === DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS)
245                                  else $fatal (&quot;The width of the stap_irdecoder_drselect is not equal to DRREG_STAP_NUMBER_OF_TOTAL_REGISTERS&quot;);
246        1/1                       $display (&quot;stap_irdecoder_drselect_width     = %0d &quot;, $size(stap_irdecoder_drselect));
</pre>
<hr>
<a name="inst_tag_94_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod41.html#inst_tag_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       311
 EXPRESSION 
 Number  Term
      1  (stap_and_all_bits_irreg == HIGH) ? stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] : stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES])
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION ((stap_and_all_bits_irreg == HIGH) ? bypass_reg : ((stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW))
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 SUB-EXPRESSION ((stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW)
                 ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_94_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod41.html#inst_tag_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">50</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">702</td>
<td class="rt">702</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">351</td>
<td class="rt">351</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">351</td>
<td class="rt">351</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">33</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">474</td>
<td class="rt">474</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">237</td>
<td class="rt">237</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">237</td>
<td class="rt">237</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">228</td>
<td class="rt">228</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">114</td>
<td class="rt">114</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">114</td>
<td class="rt">114</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fdfx_powergood</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_selectwir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_slvidcode[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[9]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect[25:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_out[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sftapnw_ftap_secsel[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>sftapnw_ftap_secsel[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sftapnw_ftap_secsel[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>sftapnw_ftap_secsel[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tapc_select[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>feature_green_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>feature_orange_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>feature_red_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tapc_wtap_sel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tapc_remove</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_drreg_tdo[25:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>swcompctrl_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>swcompstat_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_and_all_bits_irreg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rtdr_tap_tdo[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tap_rtdr_tdi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_capture[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_shift[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_update[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_irdec[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_selectir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_powergood</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tap_rtdr_prog_rst_b[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_fsm_rti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>slvidcode_reset_value[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>slvidcode_reset_value[31:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bypass_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>slvidcode_reg[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset_pulse1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_fsm_rti_NC</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[9]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>stap_irdecoder_drsel_NC[25:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ftap_slvidcode0_NC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>stap_selectwir_NC</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>rtdr_tap_tdo_NC</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>green_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>orange_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_select_int[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_tdrrsten_reg[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>tapc_itdrrstsel_reg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tapc_rtdrrstsel_reg[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>prgm_soft_rst_mux</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>prgm_hard_rst_mux</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>itdr_async_reset[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rtdr_sync_reset[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_94_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod41.html#inst_tag_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">311</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">345</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">324</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">394</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">419</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">735</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
311           assign irdecoder_drselect =
                                         
312              (stap_and_all_bits_irreg == HIGH) ? stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES]  :
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
345           assign stap_drreg_tdo[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] =
                                                                             
346              (stap_and_all_bits_irreg == HIGH) ? bypass_reg :
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
347              (stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_BYPASS_ALL_ONES] == HIGH) ? bypass_reg : LOW;
                                                                                           <font color = "green">-2-</font>  
                                                                                           <font color = "green">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
324              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
325              begin
326                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
327              end
328              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
329              begin
330                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
331              end
332              else if (stap_fsm_capture_dr & irdecoder_drselect)
                      <font color = "green">-3-</font>  
333              begin
334                 bypass_reg <= LOW;
           <font color = "green">         ==></font>
335              end
336              else if (stap_fsm_shift_dr & irdecoder_drselect)
                      <font color = "green">-4-</font>               
337              begin
338                 bypass_reg <= ftap_tdi;
           <font color = "green">         ==></font>
339              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
394              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
395              begin
396                 reset_pulse0 <= LOW;
           <font color = "green">         ==></font>
397                 reset_pulse1 <= LOW;
398              end
399              else
400              begin
401                 reset_pulse0 <= HIGH;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
419              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
420              begin
421                 slvidcode_reg <= {{(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1){LOW}}, HIGH};
           <font color = "green">         ==></font>
422              end
423              else if (reset_pulse)
                      <font color = "green">-2-</font>  
424              begin
425                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
426              end
427              else if (stap_fsm_tlrs)
                      <font color = "green">-3-</font>  
428              begin
429                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
430              end
431              else if (stap_fsm_capture_dr & stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
                      <font color = "green">-4-</font>  
432              begin
433                 slvidcode_reg <= slvidcode_reset_value;
           <font color = "green">         ==></font>
434              end
435              else if (stap_fsm_shift_dr & stap_irdecoder_drselect[DRREG_STAP_POSITION_OF_SLVIDCODE])
                      <font color = "green">-5-</font>               
436              begin
437                 slvidcode_reg <= {ftap_tdi, slvidcode_reg[(DRREG_STAP_WIDTH_OF_SLVIDCODE - 1):1]};
           <font color = "green">         ==></font>
438              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
735                 if ((DRREG_STAP_ENABLE_ITDR_PROG_RST == 1) || (DRREG_STAP_ENABLE_RTDR_PROG_RST == 1))
                    <font color = "red">-1-</font>  
736                 begin:generate_soft_rst_mux
737                    case (tapc_tdrrsten_reg[1])
                       <font color = "red">-2-</font>  
738                    LOW:
739                    begin
740                      prgm_soft_rst_mux = fdfx_powergood;
           <font color = "green">              ==></font>
741                    end
742                    HIGH:
743                    begin
744                      prgm_soft_rst_mux = (!tapc_tdrrsten_reg[1]);
           <font color = "green">              ==></font>
745                    end
746                    default:
747                    begin
748                      prgm_soft_rst_mux = fdfx_powergood;
           <font color = "grey">              ==> (Excluded)</font>
749                    end
750                    endcase
751                 end
752                 else
753                 begin
754                    prgm_soft_rst_mux = fdfx_powergood;
           <font color = "grey">            ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>LOW </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>HIGH </td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>1</td>
<td align=center>default</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "green">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "red">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                  ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "green">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "red">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                  ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "red">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "green">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                  ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525                    case (DRREG_STAP_DFX_SECURE_POLICY_SELECTREG[((m * TWO) + 1):(m * TWO)])
                       <font color = "red">-1-</font>  
526                       DRREG_STAP_SECURE_RED:
527                       begin
528                          if (feature_red_en)
                             <font color = "red">-2-</font>  
529                          begin
530                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
531                          end
532                          else
533                          begin
534                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
535                          end
536                       end
537                       DRREG_STAP_SECURE_ORANGE:
538                       begin
539                          if (orange_en)
                             <font color = "green">-3-</font>  
540                          begin
541                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "green">                     ==></font>
542                          end
543                          else
544                          begin
545                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "green">                     ==></font>
546                          end
547                       end
548                       DRREG_STAP_SECURE_GREEN:
549                       begin
550                          if (green_en)
                             <font color = "red">-4-</font>  
551                          begin
552                             tapc_select[((TWO * m) + 1):(TWO * m)] = tapc_select_int[((TWO * m) + 1):(TWO * m)];
           <font color = "grey">                     ==> (Excluded)</font>
553                          end
554                          else
555                          begin
556                             tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                     ==> (Excluded)</font>
557                          end
558                       end
559                       default:
560                       begin
561                          tapc_select[((TWO * m) + 1):(TWO * m)] = TWO_BIT_ZERO;
           <font color = "grey">                  ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_RED </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DRREG_STAP_SECURE_ORANGE </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>DRREG_STAP_SECURE_GREEN </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
768                    case (tapc_tdrrsten_reg[0])
                       <font color = "red">-1-</font>  
769                    LOW:
770                    begin
771                      prgm_hard_rst_mux = prgm_soft_rst_mux;
           <font color = "green">              ==></font>
772                    end
773                    HIGH:
774                    begin
775                      // Fix HSD 4903467
776                      //prgm_hard_rst_mux = (ftap_trst_b); 
777                      prgm_hard_rst_mux = ((ftap_trst_b) & (!stap_fsm_tlrs));
           <font color = "green">              ==></font>
778                    end
779                    default:
780                    begin
781                      prgm_hard_rst_mux = prgm_soft_rst_mux;
           <font color = "grey">              ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>LOW </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>HIGH </td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>default</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804                       if (tapc_itdrrstsel_reg[y] == 1)
                          <font color = "green">-1-</font>  
805                          itdr_async_reset[y] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
806                       else
807                          itdr_async_reset[y] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804                       if (tapc_itdrrstsel_reg[y] == 1)
                          <font color = "green">-1-</font>  
805                          itdr_async_reset[y] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
806                       else
807                          itdr_async_reset[y] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829                       if (tapc_rtdrrstsel_reg[z] == 1)
                          <font color = "green">-1-</font>  
830                          rtdr_sync_reset[z] = prgm_hard_rst_mux;
           <font color = "green">                  ==></font>
831                       else
832                          rtdr_sync_reset[z] = fdfx_powergood;
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166                          if ((tapc_tdrrsten_reg === 2'b00) && (fdfx_powergood === LOW))
                             <font color = "green">-1-</font>  
167                          begin
168                             chk_prog_rst_pwrgud:
169                             assert property (tap_rtdr_prog_rst_b[x] === fdfx_powergood)
           <font color = "green">                     ==></font>
170                             else $error("There is no reset for RTDR on fdfx_powergood when the programmable reset option is powergood");
171                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
178                          if (((tapc_tdrrsten_reg === 2'b01) || (tapc_tdrrsten_reg === 2'b11)) &&
                             <font color = "green">-1-</font>  
179                               (tapc_rtdrrstsel_reg[x] === HIGH))
180                          begin
181                             // If any of bits of 'h17 are high and '15 is programmed to trst_b ..
182                             chk_prog_rtdr_rst_trst_b:
183                             assert property (tap_rtdr_prog_rst_b[x] === (ftap_trst_b & !(stap_fsm_tlrs === HIGH)))
           <font color = "green">                     ==></font>
184                             else $error("There is no reset for RTDR on ftap_trst_b when the programmable reset option is ftap_trst_b");
185                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === HIGH))
                             <font color = "green">-1-</font>  
193                          begin
194                             chk_prog_rtdr_rst_soft_when_17_is_high:
195                             assert property (tap_rtdr_prog_rst_b[x] === LOW)
           <font color = "green">                     ==></font>
196                             else $error("There is no reset for RTDR on soft reset when the programmable reset option is enabled for soft reset");
197                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199                          if ((tapc_tdrrsten_reg === 2'b10) && (tapc_rtdrrstsel_reg[x] === LOW))
                             <font color = "green">-1-</font>  
200                          begin
201                             chk_prog_rtdr_rst_soft_when_17_is_low:
202                             assert property (tap_rtdr_prog_rst_b[x] === HIGH)
           <font color = "green">                     ==></font>
203                             else $error("There is reset for RTDR on soft reset when the programmable reset option is disable for soft reset");
204                          end
                             MISSING_ELSE
           <font color = "green">                  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_94_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod41.html#inst_tag_94" >top.stap_top_inst.i_stap_drreg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1444882694" >Assertions</a></td>
<td class="wht cl rt">22</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1710309839" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1228563724" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">22</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">22</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1444882694"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1469112495"></a>
check_irdec_only_one_bit_is_high</td>
<td class="s9 cl rt">88842</td>
<td class="s9 cl rt">88842</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1224619498"></a>
chk_stap_data_change_when_update_dr</td>
<td class="s9 cl rt">88848</td>
<td class="s9 cl rt">77400</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">5</td>
</tr><tr>
<td class="wht cl"><a name="1847825255"></a>
genblk16.chk_check_itdr_powergood_reset_option</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1138830795"></a>
genblk16.chk_chk_tdr_data_out_when_tdr_not_enabled</td>
<td class="s9 cl rt">3472</td>
<td class="s9 cl rt">3359</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="844007937"></a>
genblk16.genblk1[0].chk_check_itdr_softrst_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">297</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="670916778"></a>
genblk16.genblk1[0].chk_check_itdr_trst_b_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">30</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="851767296"></a>
genblk16.genblk1[1].chk_check_itdr_softrst_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">297</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="663157419"></a>
genblk16.genblk1[1].chk_check_itdr_trst_b_option_enabled_for_this_itdr</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">30</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1982118143"></a>
genblk17.chk_rtdr_prog_rst_when_rtdr_disabled</td>
<td class="s9 cl rt">3472</td>
<td class="s9 cl rt">3359</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1491117317"></a>
genblk17.genblk1[0].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1900238437"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1719915025"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="233633063"></a>
genblk17.genblk1[0].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1483357958"></a>
genblk17.genblk1[1].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1892479078"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1727674384"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="241392422"></a>
genblk17.genblk1[1].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1475598599"></a>
genblk17.genblk1[2].chk_prog_rst_pwrgud</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">1575</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1884719719"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_soft_when_17_is_high</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">34</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1735433743"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_soft_when_17_is_low</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">4232</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="249151781"></a>
genblk17.genblk1[2].chk_prog_rtdr_rst_trst_b</td>
<td class="s9 cl rt">85370</td>
<td class="s9 cl rt">78</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="193232568"></a>
unnamed$$_0</td>
<td class="s9 cl rt">16</td>
<td class="s9 cl rt">16</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_94">
    <li>
      <a href="#inst_tag_94_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_94_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_94_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_94_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_94_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_STAP_RTL_LIB.stap_drreg">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
