;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 130, 9
	MOV 1, <-15
	SUB @121, 102
	SUB @121, 102
	SUB @121, 102
	ADD 710, 60
	ADD 130, 9
	SUB 300, 90
	ADD 130, -9
	SUB 300, 90
	ADD 130, -9
	ADD #270, @801
	SUB -7, <-60
	SUB @0, @-2
	CMP 0, -0
	DAT #121, #106
	SPL 0, <-2
	DAT #121, #106
	SUB 10, @12
	SPL 900, <-2
	SLT 20, @12
	SLT 20, @12
	SPL 100, 600
	ADD -1, <-427
	ADD -1, <-427
	SPL 900, <-2
	SLT 710, 60
	SUB @0, @-2
	SLT 0, @2
	SLT 0, @2
	CMP -207, <-120
	SUB @-127, 100
	DAT <72, <201
	SUB @0, @-2
	ADD 270, 41
	CMP -207, <-120
	DAT <72, <201
	CMP -207, <-120
	CMP @127, 101
	CMP @127, 101
	SPL 0, <-2
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-120
