<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Clk_Division_0_synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Clk_Division_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="rgb2dvi_0_synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/rgb2dvi_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Driver_HDMI_0_synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Driver_HDMI_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Wave_Ram_synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/Wave_Ram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Clk_Division_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="rgb2dvi_0_synth_1"/>
		<Parent Id="Driver_HDMI_0_synth_1"/>
		<Parent Id="Wave_Ram_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/QQ_File/FPGA/SEA-Tutorial/FPGA-Experimental-Project/Lab_13/Lab_13.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Clk_Division_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="rgb2dvi_0_synth_1"/>
		<Parent Id="Driver_HDMI_0_synth_1"/>
		<Parent Id="Wave_Ram_synth_1"/>
	</Run>
</Runs>

