/*
 * Copyright (C) 2014 Variscite LTD - http://www.variscite.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/* VAR-SOM-AM43 */

#include "var-som-am43.dtsi"


&am43xx_pinmux {
	cpsw_default: cpsw_default {
		pinctrl-single,pins = <
			/* Slave 1 */
			0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txen.rgmii1_txen */
			0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxdv.rgmii1_rxctl */
			0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txd1.rgmii1_txd3 */
			0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txd0.rgmii1_txd2 */
			0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txd1.rgmii1_txd1 */
			0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txd0.rgmii1_txd0 */
			0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* mii1_txclk.rmii1_tclk */
			0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxclk.rmii1_rclk */
			0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxd1.rgmii1_rxd3 */
			0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxd0.rgmii1_rxd2 */
			0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxd1.rgmii1_rxd1 */
			0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* mii1_rxd0.rgmii1_rxd0 */

			0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a6.rgmii2_tclk */
			//0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a0.rgmii2_tctl */ - shared with BT_EN
			0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a5.rgmii2_td0 */
			//reset 0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a4.rgmii2_td1 */
			//0x4c (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a3.rgmii2_td2 */
			//0x48 (PIN_OUTPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a2.rgmii2_td3 */
			//irq   0x5c (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a7.rgmii2_rclk */
			//0x44 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a1.rgmii2_rtcl */
			//0x6c (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a11.rgmii2_rd0 */ // used for WL18xx: GPMC_A11/MCASP0_AXR1 COM_AUD_OUT
			//0x68 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a10.rgmii2_rd1 */ // used for WL18xx: GPMC_A10/MCASP0_AXR0 COM_AUD_IN
			//0x64 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a9.rgmii2_rd2 */ // used for WL18xx: GPMC_A9/MCASP0_FSX	COM_AUD_FSYNC
			//0x60 (PIN_INPUT_PULLDOWN | MUX_MODE2)	/* gpmc_a8.rgmii2_rd3 */ // used for WL18xx: GPMC_A8/MCASP0_ACLKX COM_AUD_CLK
			0x38 (PIN_OUTPUT_PULLUP | MUX_MODE7)   /* PHY reset */
		>;
	};

	cpsw_sleep: cpsw_sleep {
		pinctrl-single,pins = <
			/* Slave 1 reset value */
			0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			0x134 (PIN_INPUT | PULL_DISABLE | MUX_MODE7)
			0x138 (PIN_INPUT | PULL_DISABLE | MUX_MODE7)
			0x13c (PIN_INPUT | PULL_DISABLE | MUX_MODE7)
			0x140 (PIN_INPUT | PULL_DISABLE | MUX_MODE7)

			/* Slave 2 reset value */
			0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7) 
			0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)
			//0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7) // used for WL18xx: GPMC_A11/MCASP0_AXR1 COM_AUD_OUT
			//0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)	// used for WL18xx: GPMC_A10/MCASP0_AXR0 COM_AUD_IN
			//0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7) // used for WL18xx: GPMC_A9/MCASP0_FSX	COM_AUD_FSYNC
			//0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7) // used for WL18xx: GPMC_A8/MCASP0_ACLKX COM_AUD_CLK
			0x38 (PIN_INPUT_PULLDOWN | MUX_MODE7)   /* PHY reset */
		>;
	};

	mmc3_pins_default: pinmux_mmc3_pins_default {
		pinctrl-single,pins = <
			0x8c (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_clk.mmc2_clk */
			0x88 (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_csn3.mmc2_cmd */
			0x44 (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_a1.mmc2_dat0 */
			0x48 (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_a2.mmc2_dat1 */
			0x4c (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_a3.mmc2_dat2 */
			0x78 (PIN_INPUT_PULLUP | MUX_MODE3)      /* gpmc_be1n.mmc2_dat3 */
		>;
	};

	mmc3_pins_sleep: pinmux_mmc3_pins_sleep {
		pinctrl-single,pins = <
			0x8c (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_clk.mmc2_clk */
			0x88 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_csn3.mmc2_cmd */
			0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a1.mmc2_dat0 */
			0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a2.mmc2_dat1 */
			0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a3.mmc2_dat2 */
			0x78 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_be1n.mmc2_dat3 */
		>;
	};

	wlan_pins_default: pinmux_wlan_pins_default {
		pinctrl-single,pins = <
			0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE7)		/* gpmc_a4.gpio1_20 WL_EN */
			0x5c (PIN_INPUT_PULLUP | WAKEUP_ENABLE | MUX_MODE7) 	/* gpmc_a7.gpio1_23 WL_IRQ*/
			0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE7)		/* gpmc_a0.gpio1_16 BT_EN*/

			0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a11.rgmii2_rd0 */ // used for WL18xx: GPMC_A11/MCASP0_AXR1 COM_AUD_OUT
			0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a10.rgmii2_rd1 */ // used for WL18xx: GPMC_A10/MCASP0_AXR0 COM_AUD_IN
			0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a9.rgmii2_rd2 */ // used for WL18xx: GPMC_A9/MCASP0_FSX	COM_AUD_FSYNC
			0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* gpmc_a8.rgmii2_rd3 */ // used for WL18xx: GPMC_A8/MCASP0_ACLKX COM_AUD_CLK
		>;
	};

	wlan_pins_sleep: pinmux_wlan_pins_sleep {
		pinctrl-single,pins = <
			0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE7)		/* gpmc_a4.gpio1_20 WL_EN */
			0x5c (PIN_INPUT | WAKEUP_ENABLE | MUX_MODE7) 	/* gpmc_a7.gpio1_23 WL_IRQ*/
			0x40 (PIN_OUTPUT_PULLUP | MUX_MODE7)		/* gpmc_a0.gpio1_16 BT_EN*/

			0x6c (PIN_INPUT | MUX_MODE7)	/* gpmc_a11.rgmii2_rd0 - used for WL18xx: GPMC_A11/MCASP0_AXR1	COM_AUD_OUT */
			0x68 (PIN_INPUT | MUX_MODE7)	/* gpmc_a10.rgmii2_rd1 - used for WL18xx: GPMC_A10/MCASP0_AXR0	COM_AUD_IN */
			0x64 (PIN_INPUT | MUX_MODE7)	/* gpmc_a9.rgmii2_rd2 - used for WL18xx: GPMC_A9/MCASP0_FSX	COM_AUD_FSYNC */
			0x60 (PIN_INPUT | MUX_MODE7)	/* gpmc_a8.rgmii2_rd3 - used for WL18xx: GPMC_A8/MCASP0_ACLKX	COM_AUD_CLK */
		>;
	};
};

&mac {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&cpsw_default>;
	pinctrl-1 = <&cpsw_sleep>;
	dual_emac = <1>;
	status = "okay";
};

&vmmcwl_fixed{
	gpio = <&gpio1 20 GPIO_ACTIVE_HIGH>;
	startup-delay-us = <70000>;
	enable-active-high;
};

&mmc3 { /* WL8 */
	/* these are on the crossbar and are outlined in the
	   xbar-event-map element */
	dmas = <&edma 30
		&edma 31>;
	dma-names = "tx", "rx";
	status = "okay";
	vmmc-supply = <&vmmcwl_fixed>;
	bus-width = <4>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&mmc3_pins_default &wlan_pins_default>;
	pinctrl-1 = <&mmc3_pins_sleep &wlan_pins_sleep>;
	ti,non-removable;
	cap-power-off-card;
	keep-power-in-suspend;	

	#address-cells = <1>;
	#size-cells = <0>;
	wlcore: wlcore@0 {
		compatible = "ti,wlcore";
		reg = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <23 IRQ_TYPE_NONE>;

		/* if a 12xx card is there, configure the clock to
		   WL12XX_REFCLOCK_38_XTAL */
		board-ref-clock = <4>;
		status = "okay";
	};
};


