#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Mar 18 16:49:24 2023
# Process ID: 16580
# Current directory: D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/array_io/xsim_script.tcl}
# Log file: D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution2/sim/verilog/xsim.log
# Journal file: D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution2/sim/verilog\xsim.jou
# Running On: JoeDesktop, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 68448 MB
#-----------------------------------------------------------
source xsim.dir/array_io/xsim_script.tcl
# xsim {array_io} -view {{array_io_dataflow_ana.wcfg}} -tclbatch {array_io.tcl} -protoinst {array_io.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file array_io.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_array_io_top/AESL_inst_array_io//AESL_inst_array_io_activity
Time resolution is 1 ps
open_wave_config array_io_dataflow_ana.wcfg
source array_io.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $coutputgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_write -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_full_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_din -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_q1 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_address1 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_q0 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_start -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_done -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_idle -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_array_io_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcoutputgroup]
## add_wave /apatb_array_io_top/d_o_write -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_full_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_din -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_array_io_top/d_i_q1 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_i_address1 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_q0 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_i_address0 -into $tb_return_group -radix hex
## save_wave_config array_io.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "250000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 274 ns : File "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution2/sim/verilog/array_io.autotb.v" Line 274
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 18 16:49:26 2023...
