[
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "0a4473298e4a6a17a2f479d787b708f56dbda503",
    "size": 427,
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/blobs/0a4473298e4a6a17a2f479d787b708f56dbda503"
  },
  {
    "path": ".vscode",
    "mode": "040000",
    "type": "tree",
    "sha": "797f34bacf70bb7a2b208b92da68f8030cd59a70",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/797f34bacf70bb7a2b208b92da68f8030cd59a70"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64",
    "size": 11357,
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/blobs/261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "9fc71021594c92c5151428190028bc5e44764660",
    "size": 2077,
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/blobs/9fc71021594c92c5151428190028bc5e44764660"
  },
  {
    "path": "README_zh.md",
    "mode": "100644",
    "type": "blob",
    "sha": "be94c88d4b12de86120c2b3fa4a186c7e24921c1",
    "size": 2889,
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/blobs/be94c88d4b12de86120c2b3fa4a186c7e24921c1"
  },
  {
    "path": "addlic.py",
    "mode": "100644",
    "type": "blob",
    "sha": "c1bb64beb50858056262724839ec0d5090c585d3",
    "size": 2538,
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/blobs/c1bb64beb50858056262724839ec0d5090c585d3"
  },
  {
    "path": "digital_soc",
    "mode": "040000",
    "type": "tree",
    "sha": "a82d22259a5eb859a1ea7c2b620cddaae0f85e58",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/a82d22259a5eb859a1ea7c2b620cddaae0f85e58"
  },
  {
    "path": "doc",
    "mode": "040000",
    "type": "tree",
    "sha": "2b612bf64d49aede87212f201864a83f91d5b3dc",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/2b612bf64d49aede87212f201864a83f91d5b3dc"
  },
  {
    "path": "fpga_soc",
    "mode": "040000",
    "type": "tree",
    "sha": "3bff7a1f167437813aa1ba9e506c3bad39940d10",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/3bff7a1f167437813aa1ba9e506c3bad39940d10"
  },
  {
    "path": "netlist",
    "mode": "040000",
    "type": "tree",
    "sha": "cf4ed5d887b5f78fc2abca85260360d47f068a76",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/cf4ed5d887b5f78fc2abca85260360d47f068a76"
  },
  {
    "path": "verilog",
    "mode": "040000",
    "type": "tree",
    "sha": "d86f2051e724467684bfb660a1a035629474f7de",
    "url": "https://api.github.com/repos/renyangang/riscv-mcu/git/trees/d86f2051e724467684bfb660a1a035629474f7de"
  }
]