

================================================================
== Vitis HLS Report for 'dense_relu_2'
================================================================
* Date:           Sun Dec 24 00:40:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   205889|   205889|  2.478 ms|  2.478 ms|  205889|  205889|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_relu1     |   205888|   205888|      3217|          -|          -|    64|        no|
        | + dense_relu1_2  |     3205|     3205|        10|          4|          1|   800|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    109|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       93|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     268|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       93|    0|     268|    332|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |layer_9_bias_U     |dense_relu_2_layer_9_bias     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |layer_9_weights_U  |dense_relu_2_layer_9_weights  |       92|  0|   0|    0|  51200|   32|     1|      1638400|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                              |       93|  0|   0|    0|  51264|   64|     2|      1640448|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_162_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln157_fu_183_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln159_fu_208_p2    |         +|   0|  0|  23|          16|          16|
    |and_ln49_fu_251_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln155_fu_168_p2   |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln157_fu_189_p2   |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln49_1_fu_241_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_235_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln49_fu_247_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 109|          84|          42|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |add108_reg_136                   |   9|          2|   32|         64|
    |ap_NS_fsm                        |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_add108_phi_fu_139_p4  |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_129_p4      |   9|          2|   10|         20|
    |grp_fu_146_p0                    |  14|          3|   32|         96|
    |grp_fu_146_p1                    |  14|          3|   32|         96|
    |i_reg_113                        |   9|          2|    7|         14|
    |ii_reg_125                       |   9|          2|   10|         20|
    |output_r_address0                |  14|          3|    6|         18|
    |output_r_d0                      |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 191|         41|  195|        507|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add108_reg_136             |  32|   0|   32|          0|
    |add1_reg_334               |  32|   0|   32|          0|
    |add_ln155_reg_257          |   7|   0|    7|          0|
    |add_ln157_reg_285          |  10|   0|   10|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_reg_113                  |   7|   0|    7|          0|
    |icmp_ln157_reg_290         |   1|   0|    1|          0|
    |icmp_ln49_1_reg_346        |   1|   0|    1|          0|
    |icmp_ln49_reg_341          |   1|   0|    1|          0|
    |ii_reg_125                 |  10|   0|   10|          0|
    |layer_9_bias_load_reg_329  |  32|   0|   32|          0|
    |mul7_reg_314               |  32|   0|   32|          0|
    |output_addr_reg_270        |   6|   0|    6|          0|
    |zext_ln155_1_reg_275       |   7|   0|   16|          9|
    |zext_ln155_reg_265         |   7|   0|   64|         57|
    |icmp_ln157_reg_290         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 268|  32|  271|         66|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_852_p_din0     |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_852_p_din1     |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_852_p_opcode   |  out|    2|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_852_p_dout0    |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_852_p_ce       |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_856_p_din0     |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_856_p_din1     |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_856_p_dout0    |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_856_p_ce       |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|input_r_address0      |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

