# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdo....)

</div>

---

## ğŸ“– About the Program  

The **RISC-V Reference SoC Tapeout Program (VSD)** is Indiaâ€™s largest **open-source silicon design initiative**, enabling **3500+ participants** to take a design from **RTL â†’ GDSII â†’ Tapeout** using **SkyWater 130nm PDK** and open-source EDA tools.  

Over **10 weeks**, participants gain hands-on exposure to:  
- Digital design using **Verilog & SystemVerilog**  
- **Synthesis & Gate-Level Simulation (GLS)** with Yosys + Icarus Verilog  
- **Physical Design Flow** using OpenLane & Magic  
- Timing analysis, power optimization, and floorplanning  
- Final **SoC Tapeout** with Efabless & SkyWater  

This repo documents my **week-by-week journey** with learnings, tasks, and project work.  

---

## ğŸ“… Weekly Progress  

| Week | Focus Area | Status | Link |
|------|------------|--------|------|
| Week 0 | âš™ï¸ Environment Setup & Tools | âœ… Completed | [Week 0](Week0/README.md) |
| Week 1 | ğŸ”§ RTL Synthesis & Gate-Level Simulation | âœ… Completed | [Week 1](Week1/README.md) |
| Week 2 | ğŸ—ï¸ Combinational & Sequential Designs | â³ In Progress | [Week 2](Week2/README.md) |
| Week 3 | ğŸ§® Timing Analysis & Optimization | â³ Upcoming | [Week 3](Week3/README.md) |
| Week 4 | ğŸ—‚ï¸ Floorplanning & Placement | â³ Upcoming | [Week 4](Week4/README.md) |
| Week 5 | ğŸ”„ Clock Tree Synthesis (CTS) | â³ Upcoming | [Week 5](Week5/README.md) |
| Week 6 | ğŸš¦ Routing & DRC/LVS Checks | â³ Upcoming | [Week 6](Week6/README.md) |
| Week 7 | âš¡ Power Planning & IR Drop | â³ Upcoming | [Week 7](Week7/README.md) |
| Week 8 | ğŸ› ï¸ Sign-off (STA, Antenna, ERC) | â³ Upcoming | [Week 8](Week8/README.md) |
| Week 9 | ğŸ“¦ Integration & Chip Assembly | â³ Upcoming | [Week 9](Week9/README.md) |
| Week 10 | ğŸ‰ Final GDSII & Tapeout Submission | â³ Upcoming | [Week 10](Week10/README.md) |

---

## ğŸŒŸ What I Aim to Achieve
- Build a **complete SoC design flow** using **open-source tools**  
- Contribute to **Indiaâ€™s semiconductor ecosystem**  
- Gain practical **RTL-to-GDSII experience**  
- Tapeout a **working silicon design** as part of the VSD program  

---

## ğŸ™ Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the **RISC-V SoC Tapeout Program**.  

Special thanks to **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://efabless.com/) for supporting this initiative.  

---

## ğŸ”— Useful Links  

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  

---
