#
# ltcc calibration
#

#
# TS settings
#
TS_CRATE trig1

TS_BLOCK_LEVEL 1
TS_BUFFER_LEVEL 1

#TS_HOLDOFF 1 30 1
#TS_HOLDOFF 2 30 1
#TS_HOLDOFF 3 30 1
#TS_HOLDOFF 4 30 1

#TS_INPUT_PRESCALE 1 0
#TS_INPUT_PRESCALE 2 0
#TS_INPUT_PRESCALE 3 0
#TS_INPUT_PRESCALE 4 0
#TS_INPUT_PRESCALE 5 0
#TS_INPUT_PRESCALE 6 0

TS_GTP_INPUT_MASK 0x00000000

#ltcc 'FADC-OR' trigger from SD's
TS_INPUT_MASK 0x00000040

# first arg: 0-disable, 1-enable; second arg: prescale (15-7Hz, 7-3.5kHz, 3-60kHz)
TS_RANDOM_TRIGGER 1 5

TS_CRATE end


#
# FADCs
#

#PEDESTALS, TET, NSA, NSB 

# include trigger/LTCC/ltcc_calib.cnf

#
# ltcc calibration
#

#
# TS settings
#
TS_CRATE trig1

TS_BLOCK_LEVEL 1
TS_BUFFER_LEVEL 1

#TS_HOLDOFF 1 30 1
#TS_HOLDOFF 2 30 1
#TS_HOLDOFF 3 30 1
#TS_HOLDOFF 4 30 1

#TS_INPUT_PRESCALE 1 0
#TS_INPUT_PRESCALE 2 0
#TS_INPUT_PRESCALE 3 0
#TS_INPUT_PRESCALE 4 0
#TS_INPUT_PRESCALE 5 0
#TS_INPUT_PRESCALE 6 0

TS_GTP_INPUT_MASK 0x00000000

#ltcc 'FADC-OR' trigger from SD's
TS_INPUT_MASK 0x00000040

# first arg: 0-disable, 1-enable; second arg: prescale (15-7Hz, 7-3.5kHz, 3-60kHz)
TS_RANDOM_TRIGGER 1 5

TS_CRATE end


#
# FADCs
#

#PEDESTALS, TET, NSA, NSB 

# include trigger/LTCC/ltcc_calib.cnf

#
# ltcc calibration
#

#
# TS settings
#
TS_CRATE trig1

TS_BLOCK_LEVEL 1
TS_BUFFER_LEVEL 1

#TS_HOLDOFF 1 30 1
#TS_HOLDOFF 2 30 1
#TS_HOLDOFF 3 30 1
#TS_HOLDOFF 4 30 1

#TS_INPUT_PRESCALE 1 0
#TS_INPUT_PRESCALE 2 0
#TS_INPUT_PRESCALE 3 0
#TS_INPUT_PRESCALE 4 0
#TS_INPUT_PRESCALE 5 0
#TS_INPUT_PRESCALE 6 0

TS_GTP_INPUT_MASK 0x00000000

#ltcc 'FADC-OR' trigger from SD's
TS_INPUT_MASK 0x00000040

# first arg: 0-disable, 1-enable; second arg: prescale (15-7Hz, 7-3.5kHz, 3-60kHz)
TS_RANDOM_TRIGGER 1 5

TS_CRATE end


#
# FADCs
#

#PEDESTALS, TET, NSA, NSB 

# include trigger/LTCC/ltcc_calib.cnf

#
# ltcc calibration
#

#
# TS settings
#
TS_CRATE trig1

TS_BLOCK_LEVEL 1
TS_BUFFER_LEVEL 1

#TS_HOLDOFF 1 30 1
#TS_HOLDOFF 2 30 1
#TS_HOLDOFF 3 30 1
#TS_HOLDOFF 4 30 1

#TS_INPUT_PRESCALE 1 0
#TS_INPUT_PRESCALE 2 0
#TS_INPUT_PRESCALE 3 0
#TS_INPUT_PRESCALE 4 0
#TS_INPUT_PRESCALE 5 0
#TS_INPUT_PRESCALE 6 0


#ltcc 'FADC-OR' trigger from SD's
TS_INPUT_MASK 0x00000040

# first arg: 0-disable, 1-enable; second arg: prescale (15-7Hz, 7-3.5kHz, 3-60kHz)
#TS_RANDOM_TRIGGER 0 3

TS_CRATE end


#
# FADCs
#

#PEDESTALS, TET, NSA, NSB 

# include trigger/LTCC/ltcc_calib.cnf

#
# LTCC FADC Trigger configuration for PRODUCTION
# Version 1.0  2/12/18
# LTCC slots are in EC crates
#
# Slot 18 has last 4 channels LTCC and 12 EC
# Slot 19, 20 are entirely LTCC
#

FADC250_CRATE adcecal2
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_CRATE end

FADC250_CRATE adcecal3
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_CRATE end

FADC250_CRATE adcecal5
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_CRATE end

FADC250_CRATE adcecal6
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 15
FADC250_CH_TET 1 15
FADC250_CH_TET 2 15
FADC250_CH_TET 3 15
FADC250_CH_TET 4 15
FADC250_CH_TET 5 15
FADC250_CH_TET 6 15
FADC250_CH_TET 7 15
FADC250_CH_TET 8 15
FADC250_CH_TET 9 15
FADC250_CH_TET 10 15
FADC250_CH_TET 11 15
FADC250_CH_TET 12 15
FADC250_CH_TET 13 15
FADC250_CH_TET 14 15
FADC250_CH_TET 15 15
FADC250_CRATE end


FADC250_CRATE all
FADC250_SLOT all
FADC250_W_OFFSET  1500
FADC250_W_WIDTH   400

#disable ECAL channels, enable LTCC channels
FADC250_SLOT 3
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 4
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 5
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 6
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 7
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 8
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 9
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 10
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 13
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 14
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 15
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 16
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 17
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 18
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_SLOT 19
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_SLOT 20
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

FADC250_CRATE end


#
# TDCs
#

TDC1190_CRATE all
TDC1190_SLOT all

TDC1190_W_OFFSET -1500
TDC1190_W_WIDTH    400

TDC1190_CRATE end

FADC250_CRATE all
FADC250_SLOT all
FADC250_W_OFFSET  1500
FADC250_W_WIDTH   400

#disable ECAL channels, enable LTCC channels
FADC250_SLOT 3
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 4
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 5
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 6
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 7
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 8
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 9
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 10
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 13
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 14
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 15
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 16
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 17
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 18
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_SLOT 19
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_SLOT 20
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

FADC250_CRATE end


#
# TDCs
#

TDC1190_CRATE all
TDC1190_SLOT all

TDC1190_W_OFFSET -1500
TDC1190_W_WIDTH    400

TDC1190_CRATE end

FADC250_CRATE all
FADC250_SLOT all
FADC250_W_OFFSET  1500
FADC250_W_WIDTH   400

#disable ECAL channels, enable LTCC channels
FADC250_SLOT 3
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 4
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 5
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 6
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 7
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 8
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 9
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 10
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 13
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 14
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 15
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 16
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 17
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 18
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_SLOT 19
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_SLOT 20
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

FADC250_CRATE end


#
# TDCs
#

TDC1190_CRATE all
TDC1190_SLOT all

TDC1190_W_OFFSET -1500
TDC1190_W_WIDTH    400

TDC1190_CRATE end

FADC250_CRATE all
FADC250_SLOT all
FADC250_W_OFFSET  1500
FADC250_W_WIDTH   400

#disable ECAL channels, enable LTCC channels
FADC250_SLOT 3
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 4
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 5
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 6
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 7
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 8
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 9
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 10
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 13
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 14
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 15
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 16
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 17
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
FADC250_SLOT 18
FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_TRG_MASK  0  0  0  0  0  0  0  0  0  0  0  0  1  1  1  1
FADC250_SLOT 19
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_SLOT 20
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

FADC250_CRATE end


#
# TDCs
#

TDC1190_CRATE all
TDC1190_SLOT all

TDC1190_W_OFFSET -1500
TDC1190_W_WIDTH    400

TDC1190_CRATE end
