// Generated by CIRCT 42e53322a
module bsg_fpu_classify(	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:2:3
  input  [15:0] a_i,	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:2:34
  output [15:0] class_o	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:2:50
);

  wire _a_i_15;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:75:11
  wire _GEN;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:74:11
  wire _GEN_0;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:73:11
  wire _GEN_1;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:71:11
  wire _GEN_2;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:68:11
  wire _GEN_3;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:61:11
  wire mantissa_zero =
    ~(a_i[1] | a_i[0]) & ~(a_i[3] | a_i[2]) & ~(a_i[7] | a_i[6] | a_i[5] | a_i[4])
    & ~(a_i[9] | a_i[8]);	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11
  wire exp_zero = ~(a_i[14]) & ~(a_i[13] | a_i[12] | a_i[11] | a_i[10]);	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11
  assign _GEN_3 = mantissa_zero & exp_zero;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:50:11, :59:11, :61:11
  wire _16_ = ~(a_i[13] & a_i[12]) | ~(a_i[11] & a_i[10]) | ~(a_i[14]);	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:51:11, :52:11, :53:11, :54:11, :55:11, :58:11, :62:11, :63:11, :64:11, :65:11, :67:11
  assign _GEN_2 = _16_ | mantissa_zero;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:50:11, :67:11, :68:11
  assign _GEN_1 = ~_GEN_2 & ~(a_i[9]);	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:7:10, :46:11, :68:11, :69:11, :71:11
  assign _GEN_0 = mantissa_zero & ~_16_;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:50:11, :67:11, :72:11, :73:11
  assign _GEN = ~exp_zero | mantissa_zero;	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:50:11, :59:11, :60:11, :74:11
  assign _a_i_15 = a_i[15];	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:75:11
  assign class_o =
    {6'h0,
     ~_GEN_2 & ~_GEN_1,
     _GEN_1,
     _GEN_0 & ~_a_i_15,
     ~_GEN_3 & ~(_a_i_15 | _GEN_0 | ~_GEN | ~_GEN_2),
     ~_GEN & ~_a_i_15,
     _GEN_3 & ~_a_i_15,
     _a_i_15 & _GEN_3,
     _a_i_15 & ~_GEN,
     ~_GEN_3 & ~(_GEN_0 | ~_a_i_15 | ~_GEN | ~_GEN_2),
     _a_i_15 & _GEN_0};	// /tmp/tmp.Sg2BQ78dtE/21495_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_fpu_classify.json_dut.cleaned.mlir:3:14, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :14:10, :15:11, :17:11, :20:11, :23:11, :24:11, :26:11, :28:11, :29:11, :31:11, :61:11, :68:11, :71:11, :73:11, :74:11, :75:11, :76:11, :77:5
endmodule

