{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489142517487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489142517492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 10:41:57 2017 " "Processing started: Fri Mar 10 10:41:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489142517492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489142517492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accum4Bit -c Accum4Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accum4Bit -c Accum4Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489142517492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1489142517867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accum4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accum4Bit " "Found entity 1: Accum4Bit" {  } { { "Accum4Bit.bdf" "" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/Accum4Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489142530350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489142530350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accum4Bit " "Elaborating entity \"Accum4Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489142530375 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitadder.bdf 1 1 " "Using design file 4bitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4BitAdder " "Found entity 1: 4BitAdder" {  } { { "4bitadder.bdf" "" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/4bitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489142530385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1489142530385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitAdder 4BitAdder:inst " "Elaborating entity \"4BitAdder\" for hierarchy \"4BitAdder:inst\"" {  } { { "Accum4Bit.bdf" "inst" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/Accum4Bit.bdf" { { 120 536 656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489142530385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489142530394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1489142530394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder 4BitAdder:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"4BitAdder:inst\|FullAdder:inst\"" {  } { { "4bitadder.bdf" "inst" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/4bitadder.bdf" { { 216 472 568 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489142530395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bit.bdf 1 1 " "Using design file reg4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bit " "Found entity 1: Reg4Bit" {  } { { "reg4bit.bdf" "" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/reg4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489142530402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1489142530402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bit Reg4Bit:inst3 " "Elaborating entity \"Reg4Bit\" for hierarchy \"Reg4Bit:inst3\"" {  } { { "Accum4Bit.bdf" "inst3" { Schematic "C:/Users/ammar_laptop/scripts/uni/term_2/digital/Accum4Bit/Accum4Bit.bdf" { { 368 232 408 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489142530402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489142530953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489142531522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489142531522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489142531598 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489142531598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489142531598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489142531598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489142531670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 10:42:11 2017 " "Processing ended: Fri Mar 10 10:42:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489142531670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489142531670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489142531670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489142531670 ""}
