
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015425    0.036535    0.188585    0.333565 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036535    0.000047    0.333611 v _214_/A (sg13g2_xnor2_1)
     1    0.001863    0.028218    0.058787    0.392398 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028218    0.000003    0.392401 v _300_/D (sg13g2_dfrbpq_2)
                                              0.392401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.036391    0.358589   library hold time
                                              0.358589   data required time
---------------------------------------------------------------------------------------------
                                              0.358589   data required time
                                             -0.392401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.033812   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009272    0.047280    0.182574    0.327553 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.047280    0.000018    0.327571 ^ fanout77/A (sg13g2_buf_8)
     7    0.041371    0.033819    0.085515    0.413087 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033820    0.000249    0.413336 ^ _128_/A (sg13g2_inv_2)
     5    0.019590    0.037475    0.044866    0.458202 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.037475    0.000005    0.458207 v _293_/D (sg13g2_dfrbpq_1)
                                              0.458207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.039277    0.355702   library hold time
                                              0.355702   data required time
---------------------------------------------------------------------------------------------
                                              0.355702   data required time
                                             -0.458207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.102505   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175994    0.320973 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036319    0.000018    0.320991 v fanout77/A (sg13g2_buf_8)
     7    0.040198    0.029976    0.085201    0.406191 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029984    0.000255    0.406446 v _192_/A (sg13g2_xnor2_1)
     1    0.001948    0.028543    0.056717    0.463163 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028543    0.000003    0.463166 v _294_/D (sg13g2_dfrbpq_1)
                                              0.463166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.036446    0.358545   library hold time
                                              0.358545   data required time
---------------------------------------------------------------------------------------------
                                              0.358545   data required time
                                             -0.463166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.104622   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000159    0.352083 v _210_/B (sg13g2_xnor2_1)
     1    0.005651    0.048780    0.075610    0.427693 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048780    0.000012    0.427705 v _211_/B (sg13g2_xnor2_1)
     1    0.001861    0.027496    0.055528    0.483233 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027496    0.000002    0.483235 v _299_/D (sg13g2_dfrbpq_2)
                                              0.483235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394384   clock uncertainty
                                  0.000000    0.394384   clock reconvergence pessimism
                                 -0.036308    0.358076   library hold time
                                              0.358076   data required time
---------------------------------------------------------------------------------------------
                                              0.358076   data required time
                                             -0.483235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.125159   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012097    0.045426    0.183255    0.327648 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045426    0.000025    0.327673 v fanout55/A (sg13g2_buf_8)
     8    0.036396    0.029021    0.088247    0.415919 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029022    0.000250    0.416169 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003391    0.045307    0.087438    0.503608 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045307    0.000006    0.503613 ^ _219_/A (sg13g2_inv_1)
     1    0.002190    0.018520    0.029910    0.533523 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018520    0.000005    0.533528 v _301_/D (sg13g2_dfrbpq_1)
                                              0.533528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394393   clock uncertainty
                                  0.000000    0.394393   clock reconvergence pessimism
                                 -0.033419    0.360974   library hold time
                                              0.360974   data required time
---------------------------------------------------------------------------------------------
                                              0.360974   data required time
                                             -0.533528   data arrival time
---------------------------------------------------------------------------------------------
                                              0.172554   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012097    0.045426    0.183255    0.327648 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045426    0.000025    0.327673 v fanout55/A (sg13g2_buf_8)
     8    0.036396    0.029021    0.088247    0.415919 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029023    0.000357    0.416276 v _195_/B (sg13g2_xor2_1)
     2    0.008902    0.044652    0.077112    0.493388 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044652    0.000012    0.493401 v _196_/B (sg13g2_xor2_1)
     1    0.001529    0.023999    0.051198    0.544599 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.023999    0.000000    0.544600 v _295_/D (sg13g2_dfrbpq_2)
                                              0.544600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.035033    0.359951   library hold time
                                              0.359951   data required time
---------------------------------------------------------------------------------------------
                                              0.359951   data required time
                                             -0.544600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184649   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012097    0.045426    0.183255    0.327648 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045426    0.000025    0.327673 v fanout55/A (sg13g2_buf_8)
     8    0.036396    0.029021    0.088247    0.415919 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029022    0.000200    0.416119 v _202_/B (sg13g2_xor2_1)
     2    0.009205    0.045678    0.078421    0.494541 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045678    0.000003    0.494544 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024377    0.057618    0.552162 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024377    0.000002    0.552164 v _297_/D (sg13g2_dfrbpq_1)
                                              0.552164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000038    0.144390 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394390   clock uncertainty
                                  0.000000    0.394390   clock reconvergence pessimism
                                 -0.035276    0.359114   library hold time
                                              0.359114   data required time
---------------------------------------------------------------------------------------------
                                              0.359114   data required time
                                             -0.552164   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193050   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012097    0.045426    0.183255    0.327648 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045426    0.000031    0.327678 v fanout56/A (sg13g2_buf_2)
     5    0.023829    0.048608    0.104334    0.432012 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048608    0.000140    0.432152 v _199_/B (sg13g2_xnor2_1)
     2    0.009051    0.067143    0.087393    0.519545 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.067143    0.000014    0.519559 v _200_/B (sg13g2_xor2_1)
     1    0.001895    0.024764    0.061434    0.580993 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024764    0.000003    0.580996 v _296_/D (sg13g2_dfrbpq_1)
                                              0.580996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.035249    0.359730   library hold time
                                              0.359730   data required time
---------------------------------------------------------------------------------------------
                                              0.359730   data required time
                                             -0.580996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221266   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012097    0.045426    0.183255    0.327648 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045426    0.000031    0.327678 v fanout56/A (sg13g2_buf_2)
     5    0.023829    0.048608    0.104334    0.432012 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.048608    0.000101    0.432112 v _206_/B (sg13g2_xnor2_1)
     2    0.009639    0.070227    0.090004    0.522117 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070227    0.000015    0.522132 v _208_/A (sg13g2_xor2_1)
     1    0.001895    0.024844    0.067486    0.589618 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024844    0.000003    0.589621 v _298_/D (sg13g2_dfrbpq_1)
                                              0.589621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000026    0.144378 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394378   clock uncertainty
                                  0.000000    0.394378   clock reconvergence pessimism
                                 -0.035423    0.358955   library hold time
                                              0.358955   data required time
---------------------------------------------------------------------------------------------
                                              0.358955   data required time
                                             -0.589621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230666   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000032    5.083446 v _292_/A (sg13g2_inv_1)
     1    0.005619    0.036631    0.042996    5.126441 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.036631    0.000010    5.126452 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126452   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000041    0.144393 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394393   clock uncertainty
                                  0.000000    0.394393   clock reconvergence pessimism
                                 -0.105176    0.289217   library removal time
                                              0.289217   data required time
---------------------------------------------------------------------------------------------
                                              0.289217   data required time
                                             -5.126452   data arrival time
---------------------------------------------------------------------------------------------
                                              4.837235   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000174    5.171189 v _129_/A (sg13g2_inv_1)
     1    0.005375    0.031540    0.035735    5.206924 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031540    0.000006    5.206930 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.206930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.103562    0.291417   library removal time
                                              0.291417   data required time
---------------------------------------------------------------------------------------------
                                              0.291417   data required time
                                             -5.206930   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915513   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000081    5.171096 v _291_/A (sg13g2_inv_1)
     1    0.005548    0.032214    0.036251    5.207347 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032214    0.000008    5.207355 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.103696    0.291284   library removal time
                                              0.291284   data required time
---------------------------------------------------------------------------------------------
                                              0.291284   data required time
                                             -5.207355   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916071   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000116    5.171132 v _288_/A (sg13g2_inv_1)
     1    0.005375    0.031540    0.035735    5.206867 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031540    0.000006    5.206872 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.206872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000038    0.144390 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394390   clock uncertainty
                                  0.000000    0.394390   clock reconvergence pessimism
                                 -0.103652    0.290737   library removal time
                                              0.290737   data required time
---------------------------------------------------------------------------------------------
                                              0.290737   data required time
                                             -5.206872   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916135   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000177    5.171192 v _285_/A (sg13g2_inv_1)
     1    0.005565    0.032282    0.036303    5.207495 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032282    0.000009    5.207504 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.103784    0.291207   library removal time
                                              0.291207   data required time
---------------------------------------------------------------------------------------------
                                              0.291207   data required time
                                             -5.207504   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916297   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000198    5.171213 v _287_/A (sg13g2_inv_1)
     1    0.005592    0.032385    0.036382    5.207595 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032385    0.000010    5.207606 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.103815    0.291164   library removal time
                                              0.291164   data required time
---------------------------------------------------------------------------------------------
                                              0.291164   data required time
                                             -5.207606   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916441   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000185    5.171200 v _286_/A (sg13g2_inv_1)
     1    0.005651    0.032615    0.036557    5.207757 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032615    0.000010    5.207767 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.103814    0.291170   library removal time
                                              0.291170   data required time
---------------------------------------------------------------------------------------------
                                              0.291170   data required time
                                             -5.207767   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916597   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000087    5.171103 v _290_/A (sg13g2_inv_1)
     1    0.005596    0.032400    0.036393    5.207496 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032400    0.000009    5.207505 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394384   clock uncertainty
                                  0.000000    0.394384   clock reconvergence pessimism
                                 -0.103841    0.290543   library removal time
                                              0.290543   data required time
---------------------------------------------------------------------------------------------
                                              0.290543   data required time
                                             -5.207505   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916962   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.002869    0.017101    0.001988    5.001988 v rst (in)
                                                         rst (net)
                      0.017101    0.000000    5.001988 v input1/A (sg13g2_buf_1)
     2    0.012933    0.048320    0.081426    5.083414 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048320    0.000050    5.083464 v fanout78/A (sg13g2_buf_8)
     8    0.030332    0.027136    0.087552    5.171015 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027136    0.000114    5.171129 v _289_/A (sg13g2_inv_1)
     1    0.005611    0.032458    0.036438    5.207567 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032458    0.000010    5.207577 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000026    0.144378 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394378   clock uncertainty
                                  0.000000    0.394378   clock reconvergence pessimism
                                 -0.103927    0.290451   library removal time
                                              0.290451   data required time
---------------------------------------------------------------------------------------------
                                              0.290451   data required time
                                             -5.207577   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917126   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015425    0.036535    0.188585    0.333565 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036535    0.000042    0.333607 v output2/A (sg13g2_buf_1)
     1    0.006827    0.030726    0.074673    0.408279 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030726    0.000020    0.408299 v sign (out)
                                              0.408299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.408299   data arrival time
---------------------------------------------------------------------------------------------
                                              5.158299   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.015425    0.036535    0.188585    0.333565 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036535    0.000022    0.333587 v _127_/A (sg13g2_inv_1)
     1    0.005267    0.031800    0.038253    0.371840 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031800    0.000040    0.371880 ^ output3/A (sg13g2_buf_1)
     1    0.009808    0.048580    0.081123    0.453003 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.048580    0.000107    0.453110 ^ signB (out)
                                              0.453110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.453110   data arrival time
---------------------------------------------------------------------------------------------
                                              5.203110   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000227    0.455372 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002660    0.018912    0.029549    0.484921 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018912    0.000004    0.484925 v output18/A (sg13g2_buf_1)
     1    0.007837    0.033183    0.069654    0.554579 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033183    0.000045    0.554624 v sine_out[22] (out)
                                              0.554624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.554624   data arrival time
---------------------------------------------------------------------------------------------
                                              5.304624   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000248    0.453526 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003672    0.020806    0.031413    0.484939 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020806    0.000016    0.484955 v output11/A (sg13g2_buf_1)
     1    0.007923    0.033484    0.070673    0.555628 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033484    0.000048    0.555676 v sine_out[16] (out)
                                              0.555676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.555676   data arrival time
---------------------------------------------------------------------------------------------
                                              5.305676   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000224    0.455368 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003007    0.019442    0.030419    0.485788 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019442    0.000007    0.485795 v output16/A (sg13g2_buf_1)
     1    0.007837    0.033196    0.069880    0.555675 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.033196    0.000045    0.555720 v sine_out[20] (out)
                                              0.555720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.555720   data arrival time
---------------------------------------------------------------------------------------------
                                              5.305719   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000026    0.144378 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012672    0.060234    0.192120    0.336498 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060234    0.000034    0.336532 ^ fanout61/A (sg13g2_buf_8)
     6    0.033323    0.030824    0.088643    0.425175 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030825    0.000328    0.425503 ^ _212_/A (sg13g2_nor2_1)
     2    0.009222    0.039569    0.049330    0.474833 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039569    0.000043    0.474876 v output26/A (sg13g2_buf_1)
     1    0.010469    0.041434    0.084942    0.559819 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.041434    0.000130    0.559949 v sine_out[2] (out)
                                              0.559949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.559949   data arrival time
---------------------------------------------------------------------------------------------
                                              5.309948   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000244    0.455389 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003954    0.025065    0.036210    0.491598 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.025065    0.000020    0.491618 v output12/A (sg13g2_buf_1)
     1    0.007923    0.033592    0.072488    0.564106 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033592    0.000048    0.564153 v sine_out[17] (out)
                                              0.564153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.564153   data arrival time
---------------------------------------------------------------------------------------------
                                              5.314154   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000264    0.455409 ^ _160_/A (sg13g2_nor2_1)
     1    0.004269    0.025061    0.037614    0.493023 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025061    0.000024    0.493047 v output14/A (sg13g2_buf_1)
     1    0.007837    0.033339    0.072274    0.565320 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033339    0.000045    0.565365 v sine_out[19] (out)
                                              0.565365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.565365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.315365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000178    0.455322 ^ _281_/A (sg13g2_nor2_1)
     1    0.006963    0.032323    0.044204    0.499526 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.032323    0.000083    0.499609 v output35/A (sg13g2_buf_1)
     1    0.008920    0.036693    0.078032    0.577642 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.036693    0.000079    0.577721 v sine_out[8] (out)
                                              0.577721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.577721   data arrival time
---------------------------------------------------------------------------------------------
                                              5.327722   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000038    0.144390 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002861    0.019434    0.160660    0.305050 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019434    0.000006    0.305055 v fanout68/A (sg13g2_buf_1)
     4    0.022264    0.076799    0.105282    0.410338 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076799    0.000202    0.410540 v _283_/A1 (sg13g2_a21oi_1)
     1    0.004712    0.052036    0.088777    0.499317 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.052036    0.000032    0.499349 ^ output6/A (sg13g2_buf_1)
     1    0.008617    0.044503    0.086336    0.585685 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.044503    0.000069    0.585754 ^ sine_out[11] (out)
                                              0.585754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.585754   data arrival time
---------------------------------------------------------------------------------------------
                                              5.335754   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019108    0.051132    0.197968    0.342952 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.051132    0.000076    0.343028 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029767    0.083681    0.426709 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029767    0.000226    0.426935 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006015    0.052975    0.071715    0.498650 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.052975    0.000059    0.498709 v output28/A (sg13g2_buf_1)
     1    0.010020    0.040410    0.089573    0.588282 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.040410    0.000115    0.588397 v sine_out[31] (out)
                                              0.588397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.588397   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338398   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029651    0.000326    0.453603 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004429    0.041563    0.052424    0.506027 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.041563    0.000027    0.506054 v output15/A (sg13g2_buf_1)
     1    0.010469    0.041478    0.085796    0.591850 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.041478    0.000130    0.591980 v sine_out[1] (out)
                                              0.591980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.591980   data arrival time
---------------------------------------------------------------------------------------------
                                              5.341980   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000026    0.144378 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012672    0.060234    0.192120    0.336498 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060234    0.000034    0.336532 ^ fanout61/A (sg13g2_buf_8)
     6    0.033323    0.030824    0.088643    0.425175 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030827    0.000613    0.425788 ^ fanout60/A (sg13g2_buf_8)
     8    0.029147    0.027716    0.072808    0.498596 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027716    0.000110    0.498705 ^ _275_/A (sg13g2_nor2_1)
     1    0.005172    0.027074    0.038245    0.536950 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027074    0.000040    0.536990 v output30/A (sg13g2_buf_1)
     1    0.010289    0.040622    0.079150    0.616140 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.040622    0.000124    0.616264 v sine_out[3] (out)
                                              0.616264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.616264   data arrival time
---------------------------------------------------------------------------------------------
                                              5.366264   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000155    0.455300 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027684    0.073220    0.528520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027684    0.000073    0.528592 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003131    0.018989    0.029478    0.558071 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.018989    0.000009    0.558080 v output17/A (sg13g2_buf_1)
     1    0.007837    0.033185    0.069687    0.627767 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.033185    0.000045    0.627812 v sine_out[21] (out)
                                              0.627812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.627812   data arrival time
---------------------------------------------------------------------------------------------
                                              5.377812   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000152    0.445361 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025801    0.077325    0.522686 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025801    0.000058    0.522744 v _180_/A (sg13g2_nand2_1)
     1    0.002945    0.023042    0.030397    0.553141 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023042    0.000006    0.553147 ^ output24/A (sg13g2_buf_1)
     1    0.009276    0.046274    0.075810    0.628958 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046274    0.000089    0.629047 ^ sine_out[28] (out)
                                              0.629047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.629047   data arrival time
---------------------------------------------------------------------------------------------
                                              5.379047   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000152    0.445361 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025801    0.077325    0.522686 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025801    0.000034    0.522720 v _175_/A (sg13g2_nand2_1)
     1    0.003320    0.024413    0.031504    0.554224 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.024413    0.000011    0.554235 ^ output22/A (sg13g2_buf_1)
     1    0.008747    0.044242    0.074854    0.629089 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.044242    0.000074    0.629163 ^ sine_out[26] (out)
                                              0.629163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.629163   data arrival time
---------------------------------------------------------------------------------------------
                                              5.379163   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000155    0.455300 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027684    0.073220    0.528520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027684    0.000018    0.528538 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004408    0.022415    0.032607    0.561144 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022415    0.000028    0.561172 v output13/A (sg13g2_buf_1)
     1    0.007923    0.033525    0.071359    0.632531 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033525    0.000048    0.632578 v sine_out[18] (out)
                                              0.632578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.632578   data arrival time
---------------------------------------------------------------------------------------------
                                              5.382578   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000152    0.445361 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025801    0.077325    0.522686 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025801    0.000155    0.522840 v _170_/A (sg13g2_nand2_1)
     1    0.005357    0.031884    0.037508    0.560348 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031884    0.000044    0.560393 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042764    0.076798    0.637190 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042764    0.000060    0.637250 ^ sine_out[24] (out)
                                              0.637250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.637250   data arrival time
---------------------------------------------------------------------------------------------
                                              5.387250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000094    0.359923 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031811    0.095222    0.455145 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031812    0.000155    0.455300 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027684    0.073220    0.528520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027684    0.000148    0.528668 ^ _167_/A (sg13g2_nor2_1)
     1    0.004652    0.026259    0.036983    0.565651 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026259    0.000032    0.565683 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034763    0.073955    0.639637 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034763    0.000060    0.639697 v sine_out[23] (out)
                                              0.639697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389697   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000152    0.445361 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025801    0.077325    0.522686 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025801    0.000159    0.522845 v _172_/A (sg13g2_nand2_1)
     1    0.005842    0.033701    0.038936    0.561781 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033701    0.000054    0.561835 ^ output21/A (sg13g2_buf_1)
     1    0.009016    0.045545    0.079631    0.641466 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.045545    0.000080    0.641546 ^ sine_out[25] (out)
                                              0.641546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641546   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391546   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000152    0.445361 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025801    0.077325    0.522686 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025801    0.000014    0.522700 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004256    0.032364    0.039948    0.562648 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032364    0.000023    0.562671 ^ output23/A (sg13g2_buf_1)
     1    0.009327    0.046718    0.079963    0.642634 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.046718    0.000090    0.642724 ^ sine_out[27] (out)
                                              0.642724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642724   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392725   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012443    0.046460    0.184424    0.329403 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046460    0.000070    0.329473 v fanout69/A (sg13g2_buf_8)
     8    0.031636    0.027500    0.087068    0.416541 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027500    0.000132    0.416673 v _215_/B (sg13g2_nand3_1)
     2    0.006965    0.041201    0.050074    0.466747 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041201    0.000021    0.466767 ^ _284_/B (sg13g2_and2_1)
     1    0.006299    0.038214    0.096143    0.562910 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038214    0.000063    0.562973 ^ output7/A (sg13g2_buf_1)
     1    0.008444    0.043446    0.079895    0.642868 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.043446    0.000064    0.642931 ^ sine_out[12] (out)
                                              0.642931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642931   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392931   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000026    0.144378 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012672    0.060234    0.192120    0.336498 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060234    0.000034    0.336532 ^ fanout61/A (sg13g2_buf_8)
     6    0.033323    0.030824    0.088643    0.425175 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030826    0.000467    0.425642 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003356    0.020748    0.030997    0.456639 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.020748    0.000003    0.456642 v _232_/B1 (sg13g2_o21ai_1)
     1    0.004731    0.033494    0.039880    0.496523 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.033494    0.000023    0.496546 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.004254    0.040250    0.064632    0.561178 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.040250    0.000024    0.561202 v output4/A (sg13g2_buf_1)
     1    0.011252    0.043778    0.087162    0.648364 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.043778    0.000160    0.648524 v sine_out[0] (out)
                                              0.648524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.648524   data arrival time
---------------------------------------------------------------------------------------------
                                              5.398524   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019108    0.051132    0.197968    0.342952 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.051132    0.000076    0.343028 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029767    0.083681    0.426709 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029767    0.000267    0.426976 ^ _140_/B (sg13g2_nor2_2)
     5    0.020158    0.039282    0.048772    0.475748 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039282    0.000048    0.475796 v _144_/A (sg13g2_nand2_1)
     2    0.009086    0.048541    0.053498    0.529294 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048541    0.000006    0.529300 ^ _145_/B (sg13g2_nand2_1)
     1    0.002931    0.032341    0.052947    0.582248 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032341    0.000006    0.582254 v output9/A (sg13g2_buf_1)
     1    0.007923    0.033776    0.075589    0.657843 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033776    0.000048    0.657890 v sine_out[14] (out)
                                              0.657890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.657890   data arrival time
---------------------------------------------------------------------------------------------
                                              5.407890   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012788    0.060685    0.192789    0.337767 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060685    0.000073    0.337840 ^ fanout69/A (sg13g2_buf_8)
     8    0.032492    0.030494    0.088590    0.426430 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030495    0.000335    0.426765 ^ _125_/A (sg13g2_inv_2)
     3    0.018100    0.034593    0.041775    0.468540 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.034593    0.000056    0.468595 v _161_/A (sg13g2_nand2_2)
     3    0.015571    0.042522    0.046788    0.515384 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.042523    0.000186    0.515570 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.004480    0.033914    0.067644    0.583214 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033914    0.000029    0.583242 v output36/A (sg13g2_buf_1)
     1    0.008920    0.036731    0.078711    0.661954 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.036731    0.000079    0.662033 v sine_out[9] (out)
                                              0.662033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.662033   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412033   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000105    0.453383 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039247    0.047608    0.500991 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039247    0.000020    0.501011 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039286    0.045015    0.546026 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039286    0.000020    0.546046 ^ _278_/A (sg13g2_nor2_1)
     1    0.003416    0.025187    0.038253    0.584299 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.025187    0.000012    0.584312 v output33/A (sg13g2_buf_1)
     1    0.010013    0.039760    0.077666    0.661978 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.039760    0.000116    0.662094 v sine_out[6] (out)
                                              0.662094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.662094   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412094   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000038    0.144390 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002861    0.019434    0.160660    0.305050 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019434    0.000006    0.305055 v fanout68/A (sg13g2_buf_1)
     4    0.022264    0.076799    0.105282    0.410338 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076799    0.000281    0.410619 v fanout65/A (sg13g2_buf_8)
     8    0.035901    0.029849    0.103187    0.513806 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029856    0.000109    0.513915 v _139_/A1 (sg13g2_a21oi_1)
     1    0.003947    0.048096    0.068083    0.581998 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048096    0.000019    0.582017 ^ output8/A (sg13g2_buf_1)
     1    0.008270    0.043058    0.083630    0.665648 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.043058    0.000058    0.665706 ^ sine_out[13] (out)
                                              0.665706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.665706   data arrival time
---------------------------------------------------------------------------------------------
                                              5.415706   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000105    0.453383 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039247    0.047608    0.500991 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039247    0.000020    0.501011 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039286    0.045015    0.546026 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039286    0.000032    0.546058 ^ _279_/A (sg13g2_nor2_1)
     1    0.005446    0.030582    0.043400    0.589459 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030582    0.000047    0.589506 v output34/A (sg13g2_buf_1)
     1    0.009225    0.037548    0.078038    0.667543 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037548    0.000089    0.667632 v sine_out[7] (out)
                                              0.667632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667632   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417633   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000038    0.144390 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002920    0.024030    0.163723    0.308112 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.024030    0.000006    0.308118 ^ fanout68/A (sg13g2_buf_1)
     4    0.022497    0.098592    0.114873    0.422992 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.098592    0.000285    0.423276 ^ fanout65/A (sg13g2_buf_8)
     8    0.036685    0.033972    0.108473    0.531749 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033972    0.000118    0.531867 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004914    0.035004    0.062226    0.594092 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035004    0.000036    0.594129 v output5/A (sg13g2_buf_1)
     1    0.008920    0.036757    0.079177    0.673306 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.036757    0.000079    0.673385 v sine_out[10] (out)
                                              0.673385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.673385   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423385   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000105    0.453383 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039247    0.047608    0.500991 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039247    0.000020    0.501011 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039286    0.045015    0.546026 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039286    0.000033    0.546059 ^ _277_/A (sg13g2_nor2_1)
     1    0.007009    0.034815    0.047357    0.593416 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034815    0.000082    0.593498 v output32/A (sg13g2_buf_1)
     1    0.010282    0.040774    0.082446    0.675943 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.040774    0.000124    0.676068 v sine_out[5] (out)
                                              0.676068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.676068   data arrival time
---------------------------------------------------------------------------------------------
                                              5.426068   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000318    0.453596 ^ _143_/A (sg13g2_nor2_1)
     2    0.007972    0.035774    0.045786    0.499382 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035774    0.000026    0.499408 v _147_/A (sg13g2_nand2_1)
     2    0.007668    0.042478    0.047843    0.547251 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042478    0.000012    0.547263 ^ _149_/B (sg13g2_nand2_1)
     1    0.003392    0.033066    0.052942    0.600206 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033066    0.000012    0.600218 v output10/A (sg13g2_buf_1)
     1    0.007923    0.033795    0.075898    0.676115 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033795    0.000048    0.676163 v sine_out[15] (out)
                                              0.676163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.676163   data arrival time
---------------------------------------------------------------------------------------------
                                              5.426163   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.030518    0.072763    0.215444    0.359828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.072763    0.000215    0.360043 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029646    0.093235    0.453278 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029646    0.000105    0.453383 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039247    0.047608    0.500991 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039247    0.000020    0.501011 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039286    0.045015    0.546026 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039286    0.000033    0.546060 ^ _276_/A (sg13g2_nor2_1)
     1    0.007252    0.035502    0.047972    0.594031 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.035502    0.000088    0.594120 v output31/A (sg13g2_buf_1)
     1    0.010289    0.040810    0.082758    0.676878 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.040810    0.000124    0.677001 v sine_out[4] (out)
                                              0.677001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677001   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427001   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000180    0.445389 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.031481    0.080851    0.526240 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031481    0.000009    0.526249 v _186_/A1 (sg13g2_a21oi_1)
     1    0.003435    0.042253    0.065605    0.591853 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.042253    0.000012    0.591866 ^ output27/A (sg13g2_buf_1)
     1    0.009702    0.048436    0.085305    0.677171 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048436    0.000106    0.677277 ^ sine_out[30] (out)
                                              0.677277   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677277   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427277   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000178    0.445388 v _181_/B (sg13g2_and2_1)
     4    0.015990    0.057966    0.103874    0.549262 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057966    0.000039    0.549301 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003294    0.034748    0.047176    0.596477 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.034748    0.000010    0.596487 ^ output29/A (sg13g2_buf_1)
     1    0.010367    0.050841    0.084022    0.680509 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050841    0.000129    0.680638 ^ sine_out[32] (out)
                                              0.680638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680638   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430638   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017872    0.022376    0.065048    0.144352 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000032    0.144384 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.029668    0.057827    0.207540    0.351924 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.057827    0.000092    0.352015 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028460    0.093194    0.445210 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028466    0.000178    0.445388 v _181_/B (sg13g2_and2_1)
     4    0.015990    0.057966    0.103874    0.549262 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057966    0.000023    0.549285 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004758    0.049239    0.058007    0.607293 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.049239    0.000032    0.607325 ^ output25/A (sg13g2_buf_1)
     1    0.009276    0.046970    0.087066    0.694390 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.046970    0.000089    0.694479 ^ sine_out[29] (out)
                                              0.694479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.694479   data arrival time
---------------------------------------------------------------------------------------------
                                              5.444479   slack (MET)



