transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {F:/Altera/FPGA_projects/Generator_attempt_5/Generator.vhd}
vcom -93 -work work {F:/Altera/FPGA_projects/Generator_attempt_5/Signal_generator.vhd}
vcom -93 -work work {F:/Altera/FPGA_projects/Generator_attempt_5/PLL.vhd}

vcom -93 -work work {F:/Altera/FPGA_projects/Generator_attempt_5/GeneratorTB.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone -L rtl_work -L work -voptargs="+acc"  GeneratorTB

add wave *
view structure
view signals
run -all
