
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009802                       # Number of seconds simulated
sim_ticks                                  9802373200                       # Number of ticks simulated
final_tick                                 9802373200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72188                       # Simulator instruction rate (inst/s)
host_op_rate                                   143755                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60654686                       # Simulator tick rate (ticks/s)
host_mem_usage                                1374460                       # Number of bytes of host memory used
host_seconds                                   161.61                       # Real time elapsed on the host
sim_insts                                    11666297                       # Number of instructions simulated
sim_ops                                      23232184                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          385920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          773888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1159808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       385920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        385920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       106048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          106048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39370058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           78949045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118319103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39370058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39370058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10818605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10818605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10818605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39370058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          78949045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129137707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1657                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1159168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1159808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               106048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              186                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9802354800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.714922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.590136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.081224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2077     42.05%     42.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1149     23.26%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          497     10.06%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          334      6.76%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          255      5.16%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      3.73%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          127      2.57%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      1.40%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          247      5.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           97                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.711340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.245197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1251.617944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            95     97.94%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      1.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            97                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.867003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     55.67%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42     43.30%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    404042450                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               743642450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22308.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41058.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       118.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13764                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     495594.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15886500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8424900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                61596780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3283380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            278134920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             24381120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2171364840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       693264000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        681798165                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4578869535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            467.118440                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9128010700                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     36873200                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     271664000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2561162550                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1805239600                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     365825300                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4761608550                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19449360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10318605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                67722900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5272200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            283464990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26775360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1983293910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       736548480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        762013065                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4526125650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            461.737714                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9110899450                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     42710800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     267902000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2843513950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1918149350                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     380813200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4349283900                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5541869                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5541869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            891026                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4985611                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  351596                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             131743                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4985611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             961148                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          4024463                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       641607                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  102                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24505934                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7767314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23498203                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5541869                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1312744                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14071018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1785193                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3771                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3364787                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                273252                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           22735438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.061389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.920970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9959771     43.81%     43.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   760511      3.35%     47.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   592866      2.61%     49.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   768825      3.38%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10653465     46.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22735438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226144                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.958878                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6174006                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1895633                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13571942                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                201261                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 892596                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               40246355                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 892596                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6917928                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1208585                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2288                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13017346                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                696695                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               38072331                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2453                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9554                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 659345                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            41573860                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              92095876                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         53950625                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            411703                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25661521                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15912339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                125                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            102                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     87549                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4201805                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2518929                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57798                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61686                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   33622793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               38222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  31430257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4302                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10428831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11617362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          35719                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22735438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.382435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.511532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10570628     46.49%     46.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1972293      8.67%     55.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4001845     17.60%     72.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3959107     17.41%     90.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1691696      7.44%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              429045      1.89%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              110824      0.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22735438                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    65      0.91%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2505     35.04%     35.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3304     46.22%     82.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1080     15.11%     97.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              194      2.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            336419      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              24726197     78.67%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  669      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   564      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              169928      0.54%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3864573     12.30%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2282629      7.26%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42011      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7267      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               31430257                       # Type of FU issued
system.cpu.iq.rate                           1.282557                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        7148                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000227                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           85128583                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          43803469                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     28866259                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              478819                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             287785                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       228734                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               30860944                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  240042                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140354                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1438280                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        17989                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1437                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       726242                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1344                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           253                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 892596                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  927051                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                182596                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            33661015                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            688352                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4201805                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2518929                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12376                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    897                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                180800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1437                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         215441                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       774933                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               990374                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              29598855                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3653954                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1831402                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5799227                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3159155                       # Number of branches executed
system.cpu.iew.exec_stores                    2145273                       # Number of stores executed
system.cpu.iew.exec_rate                     1.207824                       # Inst execution rate
system.cpu.iew.wb_sent                       29275198                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      29094993                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19895274                       # num instructions producing a value
system.cpu.iew.wb_consumers                  29337624                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.187263                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.678149                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10429037                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            891481                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     20988118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.106921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.321377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11265817     53.68%     53.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2267558     10.80%     64.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1399603      6.67%     71.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6055140     28.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20988118                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11666297                       # Number of instructions committed
system.cpu.commit.committedOps               23232184                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4556212                       # Number of memory references committed
system.cpu.commit.loads                       2763525                       # Number of loads committed
system.cpu.commit.membars                        1600                       # Number of memory barriers committed
system.cpu.commit.branches                    2738907                       # Number of branches committed
system.cpu.commit.fp_insts                     208269                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  22962395                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201160                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       130315      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         18389058     79.15%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             578      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              560      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         155461      0.67%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2732500     11.76%     92.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1788957      7.70%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        31025      0.13%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3730      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23232184                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6055140                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48594199                       # The number of ROB reads
system.cpu.rob.rob_writes                    69082341                       # The number of ROB writes
system.cpu.timesIdled                          145155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1770496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11666297                       # Number of Instructions Simulated
system.cpu.committedOps                      23232184                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.100575                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.100575                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.476060                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.476060                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 40854909                       # number of integer regfile reads
system.cpu.int_regfile_writes                23463105                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    375854                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   184217                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  14853286                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8331881                       # number of cc regfile writes
system.cpu.misc_regfile_reads                13307639                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             79954                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.472362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5133202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80466                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.793428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          66291600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.472362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42090866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42090866                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3358106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3358106                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1775011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1775011                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5133117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5133117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5133117                       # number of overall hits
system.cpu.dcache.overall_hits::total         5133117                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       100439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17744                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       118183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       118183                       # number of overall misses
system.cpu.dcache.overall_misses::total        118183                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1333955600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1333955600                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    952892799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    952892799                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2286848399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2286848399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2286848399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2286848399                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3458545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3458545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1792755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1792755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5251300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5251300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5251300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5251300                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009898                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022505                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13281.251307                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13281.251307                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53702.254227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53702.254227                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19350.062183                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19350.062183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19350.062183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19350.062183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2484                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          475                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.342105                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        56565                       # number of writebacks
system.cpu.dcache.writebacks::total             56565                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        37524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37524                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        37642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        37642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37642                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        62915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        62915                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17626                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17626                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        80541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        80541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80541                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    785228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    785228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    937694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    937694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1722922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1722922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1722922000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1722922000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015337                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12480.775650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12480.775650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53199.478044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53199.478044                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21391.862530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21391.862530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21391.862530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21391.862530                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            312533                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.922539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3011077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            313044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.618702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         263800400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.922539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27231385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27231385                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3011077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3011077                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3011077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3011077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3011077                       # number of overall hits
system.cpu.icache.overall_hits::total         3011077                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       353708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353708                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       353708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353708                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       353708                       # number of overall misses
system.cpu.icache.overall_misses::total        353708                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4093119597                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4093119597                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4093119597                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4093119597                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4093119597                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4093119597                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3364785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3364785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3364785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3364785                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3364785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3364785                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.105121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.105121                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.105121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.105121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.105121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.105121                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11572.030028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11572.030028                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11572.030028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11572.030028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11572.030028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11572.030028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1393                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.328947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    59.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       312533                       # number of writebacks
system.cpu.icache.writebacks::total            312533                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        40602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        40602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        40602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       313106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       313106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       313106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       313106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       313106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       313106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3514853597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3514853597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3514853597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3514853597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3514853597                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3514853597                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.093054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.093054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.093054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.093054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.093054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.093054                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11225.762512                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11225.762512                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11225.762512                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11225.762512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11225.762512                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11225.762512                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2385                       # number of replacements
system.l2.tags.tagsinuse                 11568.799198                       # Cycle average of tags in use
system.l2.tags.total_refs                      767725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.352568                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.096784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       4314.105355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7253.597060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.263312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.442724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.706103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.960815                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6304959                       # Number of tag accesses
system.l2.tags.data_accesses                  6304959                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        56565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56565                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       312404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           312404                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               7148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7148                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          306941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             306941                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          61226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61226                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                306941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 68374                       # number of demand (read+write) hits
system.l2.demand_hits::total                   375315                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               306941                       # number of overall hits
system.l2.overall_hits::cpu.data                68374                       # number of overall hits
system.l2.overall_hits::total                  375315                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            10409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10409                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6032                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1683                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6032                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12092                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18124                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6032                       # number of overall misses
system.l2.overall_misses::cpu.data              12092                       # number of overall misses
system.l2.overall_misses::total                 18124                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    855230800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     855230800                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    553773200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    553773200                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    191806000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    191806000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     553773200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1047036800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1600810000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    553773200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1047036800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1600810000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        56565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       312404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       312404                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       312973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        62909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         62909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            312973                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             80466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               393439                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           312973                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            80466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              393439                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.592869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.592869                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.019273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019273                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.026753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026753                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.019273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.150275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046066                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.019273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.150275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046066                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82162.628495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82162.628495                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91805.901857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91805.901857                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 113966.726084                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113966.726084                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91805.901857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86589.216011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88325.424851                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91805.901857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86589.216011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88325.424851                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1657                       # number of writebacks
system.l2.writebacks::total                      1657                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data        10409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10409                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6031                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6031                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1683                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18123                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    770647400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    770647400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    504774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    504774000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    178151400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    178151400                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    504774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    948798800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1453572800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    504774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    948798800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1453572800                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.592869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.592869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.019270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.026753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026753                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.019270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.150275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046063                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.019270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.150275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046063                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74036.641368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74036.641368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83696.567733                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83696.567733                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105853.475936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105853.475936                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83696.567733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78465.001654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80205.970314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83696.567733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78465.001654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80205.970314                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         20501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7713                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1657                       # Transaction distribution
system.membus.trans_dist::CleanEvict              722                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7713                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1265856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1265856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1265856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18122                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35958400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96351700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       786134                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       392565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          215                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              6                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9802373200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            376014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        58222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       312533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        62909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       938611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       241036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1179647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     40032320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8769984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48802304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2518                       # Total snoops (count)
system.tol2bus.snoopTraffic                    114560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           396032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 395747     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    285      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             396032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          609732000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         375754329                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          96645858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
