// Seed: 1174551132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout tri0 id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
  wire [id_3 : 1] id_8;
  assign id_6 = 1 ^ id_2;
endmodule
