--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml decodd.twx decodd.ncd -o decodd.twr decodd.pcf -ucf
decodd.ucf

Design file:              decodd.ncd
Physical constraint file: decodd.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
p<0>        |    1.917(R)|   -0.282(R)|CLK_50MHz_BUFGP   |   0.000|
p<1>        |    2.892(R)|   -1.062(R)|CLK_50MHz_BUFGP   |   0.000|
p<2>        |    2.193(R)|   -0.503(R)|CLK_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |    9.086(R)|CLK_50MHz_BUFGP   |   0.000|
AN1         |    9.382(R)|CLK_50MHz_BUFGP   |   0.000|
AN2         |    8.374(R)|CLK_50MHz_BUFGP   |   0.000|
AN3         |    9.097(R)|CLK_50MHz_BUFGP   |   0.000|
CA          |   12.219(R)|CLK_50MHz_BUFGP   |   0.000|
CB          |   10.631(R)|CLK_50MHz_BUFGP   |   0.000|
CC          |   11.647(R)|CLK_50MHz_BUFGP   |   0.000|
CD          |   11.918(R)|CLK_50MHz_BUFGP   |   0.000|
CE          |   11.582(R)|CLK_50MHz_BUFGP   |   0.000|
CF          |   11.875(R)|CLK_50MHz_BUFGP   |   0.000|
CG          |   11.320(R)|CLK_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |    5.222|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
p<0>           |s<0>           |   12.693|
p<0>           |s<1>           |   10.346|
p<0>           |s<2>           |   10.929|
p<0>           |s<3>           |    8.637|
p<0>           |s<4>           |    8.322|
p<0>           |s<5>           |    6.826|
p<0>           |s<6>           |    6.264|
p<0>           |s<7>           |    6.338|
p<1>           |s<0>           |   13.589|
p<1>           |s<1>           |   10.553|
p<1>           |s<2>           |   11.071|
p<1>           |s<3>           |    7.747|
p<1>           |s<4>           |    7.470|
p<1>           |s<5>           |    6.738|
p<1>           |s<6>           |    6.116|
p<1>           |s<7>           |    5.983|
p<2>           |s<0>           |   12.963|
p<2>           |s<1>           |    9.906|
p<2>           |s<2>           |   10.429|
p<2>           |s<3>           |    7.535|
p<2>           |s<4>           |    7.157|
p<2>           |s<5>           |    7.136|
p<2>           |s<6>           |    6.509|
p<2>           |s<7>           |    6.528|
---------------+---------------+---------+


Analysis completed Mon May 15 14:53:42 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



