Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 17 Nov 2018 03:15:08 -0000
Received: from icoremail.net (unknown [209.85.214.173])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH3oKUO9bUPGlAQ--.49138S3;
	Sat, 17 Nov 2018 07:17:31 +0800 (CST)
Received: from mail-pl1-f173.google.com (unknown [209.85.214.173])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX_UgJUO9bqm1LAA--.2775S3;
	Sat, 17 Nov 2018 07:17:29 +0800 (CST)
Received: by mail-pl1-f173.google.com with SMTP id e5so1791090plb.5
        for <xuliker@zju.edu.cn>; Fri, 16 Nov 2018 15:17:29 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent:sender:precedence
         :list-id;
        bh=ekKnk2QPBKe/u2m6bBUIbm93tkC8+DeVZLdzjhyzX6k=;
        b=uZE8YPwu2hr3WpQQ9w9vztoMhGaTf5Z4/q/8S646w+aTwjHlUyPPigh0GpOGe4M/he
         ETnaIB21mmj5RwMqLPT4JTU9Rq2+gR80MYXv4xSwwSk7OdB2vZXvCSqKZQpr6kuX6+gZ
         kti5p4TSgujCKri4NmQeN6RhBAyuZBfuVJFtf1FJgKX0tVYwg/niuhaSJG4Uu8wJ7o8t
         r57nnsDwD9e+L0Py66OE977Emfq0yQXJCMaPfvaeR5MQkT8TFl6ZATexqikRL5yqHFDU
         sxglonLdikmqwVMX/PoD6ipCXbdmv3VxYx5hbEMnPBZ2kS/ImUTdZvQlSlUWAAecqtBI
         mb0A==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
X-Gm-Message-State: AGRZ1gJupLVFVhUrZipD3Nn838qkUeNwYJ3CDOmnmxGak+2fIAyhv+7z
	WaicTASOgosTnlQ5ciK86nTSIG9SvxxypjznKd5zaP9eY7jbrT0=
X-Received: by 2002:a17:902:6b4b:: with SMTP id g11-v6mr12811752plt.213.1542410248875;
        Fri, 16 Nov 2018 15:17:28 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1024649pju;
        Fri, 16 Nov 2018 15:17:28 -0800 (PST)
X-Google-Smtp-Source: AJdET5fVv/PmfACQL63Xzdj5GlRxFPQueeSk7UxlsV/1jGrOf+aHXcJrVifc/ISbAphtlQ6jnFJQ
X-Received: by 2002:a17:902:aa84:: with SMTP id d4-v6mr13021188plr.25.1542410248063;
        Fri, 16 Nov 2018 15:17:28 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542410248; cv=none;
        d=google.com; s=arc-20160816;
        b=rUVmGSHL4g/mrabWmQCJVE9Xms8r0KVYFsYz53RxDo5Oz4cypw1q/AP0Vkp1ohvI8f
         yWIU2X2M4VYNVibQjk151vzX9qKoMqTJc0Q66vXQy3y7Hs0PReV2CF/2FcOt1S+MZssp
         JINCN9u1kke6WESg3SD68t6Lsnznyjb/ArnJCoBWuNIqoW1QHdMez786NVGB2BINWgzS
         S7pdk2bwtVkDNb5qT9B+nmWHxiFDGPQKhUDI4cG3fi27T9RK8OtL7tw1YQE0nFMcEM5I
         TZS0FyAz3c4lrWNZ5jslAr8obaxNAJ5ZB5NEKF3DG4RbLqrUwM8Q0oWFq0yVSa+gYzzH
         PvTg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date;
        bh=ekKnk2QPBKe/u2m6bBUIbm93tkC8+DeVZLdzjhyzX6k=;
        b=aeM4p1kZyKY+sxGYp7c993gwaj4TcFSX0SsonUaSi6YyszuXTmEuNONGkSdb0LG2zn
         zbsesmCYCNYIwruD3PUGFaBlWmUAlNBwm0JnKzB/Xh+2b9mc15UK57bBlxzZ36fqj8fY
         kABuTwKtCxWVqea/VuvmS/DZWvnwnd7zJuCTS0tW2wTOarYolfhYB5MPkkxhFgM1od87
         HUneJ4a2GZ7il15dhrsVktFCofLk17piUsdc0B8rrrjoRk3/cU4GQhWNR446vpVeXrHq
         GFi1aQL5hFUd4guDqia17F3tQxZqKDw2W2z0hqqyO2XUUXYZacWCedDqI+vfuHk9AM/S
         ho+A==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id u30si31795824pgn.170.2018.11.16.15.17.11;
        Fri, 16 Nov 2018 15:17:28 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730572AbeKQJ3p (ORCPT <rfc822;xjxyklwx@gmail.com> + 99 others);
        Sat, 17 Nov 2018 04:29:45 -0500
Received: from mail-ot1-f68.google.com ([209.85.210.68]:37615 "EHLO
        mail-ot1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728839AbeKQJ3o (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 17 Nov 2018 04:29:44 -0500
Received: by mail-ot1-f68.google.com with SMTP id 40so22857772oth.4;
        Fri, 16 Nov 2018 15:15:24 -0800 (PST)
X-Received: by 2002:a9d:4c88:: with SMTP id m8mr7871225otf.360.1542410124329;
        Fri, 16 Nov 2018 15:15:24 -0800 (PST)
Received: from localhost (mobile-166-173-57-127.mycingular.net. [166.173.57.127])
        by smtp.gmail.com with ESMTPSA id j23sm4510622oih.22.2018.11.16.15.15.23
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Fri, 16 Nov 2018 15:15:23 -0800 (PST)
Date: Fri, 16 Nov 2018 17:15:22 -0600
From: Rob Herring <robh@kernel.org>
To: matthias.bgg@kernel.org
Cc: mark.rutland@arm.com, ck.hu@mediatek.com, p.zabel@pengutronix.de,
        airlied@linux.ie, mturquette@baylibre.com, sboyd@codeaurora.org,
        ulrich.hecht+renesas@gmail.com, laurent.pinchart@ideasonboard.com,
        matthias.bgg@gmail.com, sean.wang@mediatek.com,
        sean.wang@kernel.org, rdunlap@infradead.org, wens@csie.org,
        dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, Matthias Brugger <mbrugger@suse.com>
Subject: Re: [PATCH v5 08/12] dt-bindings: mediatek: Change the binding for
 mmsys clocks
Message-ID: <20181116231522.GA18006@bogus>
References: <20181116125449.23581-1-matthias.bgg@kernel.org>
 <20181116125449.23581-9-matthias.bgg@kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20181116125449.23581-9-matthias.bgg@kernel.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX_UgJUO9bqm1LAA--.2775S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAF45Jry3WFWUZF4fWr1rJFb_yoW5GFyUpF
	4DKFyIyrZ5JF13Wws5t3W8JF4rZrn7CF4UGrn7XryUJ345GFWjgFyUt3s8uFW8GryIkayk
	JF4Y9rW3K3y2yaUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPIb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6FWlc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1I6r4UMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_GFv_WrylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6rWUJVWrZr1UYxBIdaVFxhVjvjDU0xZFpf9x07bY
	kucUUUUU=

On Fri, Nov 16, 2018 at 01:54:45PM +0100, matthias.bgg@kernel.org wrote:
> From: Matthias Brugger <mbrugger@suse.com>
> 
> On SoCs with no publical available HW or no working graphic stack
> we change the devicetree binding for the mmsys clock part. This
> way we don't need to register a platform device explicitly in the
> drm driver. Instead we can create a mmsys child which invokes the
> clock driver.
> 
> Signed-off-by: Matthias Brugger <mbrugger@suse.com>
> ---
>  .../bindings/arm/mediatek/mediatek,mmsys.txt  | 21 ++++++++++++-------
>  .../display/mediatek/mediatek,disp.txt        |  4 ++++
>  2 files changed, 18 insertions(+), 7 deletions(-)
> 
> diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
> index 4468345f8b1a..d4e205981363 100644
> --- a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
> +++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.txt
> @@ -1,4 +1,4 @@
> -Mediatek mmsys controller
> +Mediatek mmsys clock controller
>  ============================
>  
>  The Mediatek mmsys controller provides various clocks to the system.
> @@ -6,18 +6,25 @@ The Mediatek mmsys controller provides various clocks to the system.
>  Required Properties:
>  
>  - compatible: Should be one of:
> -	- "mediatek,mt2712-mmsys", "syscon"
> -	- "mediatek,mt6797-mmsys", "syscon"
> +	- "mediatek,mt2712-mmsys-clk", "syscon"
> +	- "mediatek,mt6797-mmsys-clk", "syscon"

Doesn't match the example.

>  - #clock-cells: Must be 1
>  
> -The mmsys controller uses the common clk binding from
> +The mmsys clock controller uses the common clk binding from
>  Documentation/devicetree/bindings/clock/clock-bindings.txt
>  The available clocks are defined in dt-bindings/clock/mt*-clk.h.
> +It is a child of the mmsys block, see binding at:
> +Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt
>  
>  Example:
>  
> -mmsys: clock-controller@14000000 {
> -	compatible = "mediatek,mt8173-mmsys", "syscon";
> +mmsys: syscon@14000000 {
> +	compatible = "mediatek,mt2712-mmsys", "syscon", "simple-mfd";
>  	reg = <0 0x14000000 0 0x1000>;
> -	#clock-cells = <1>;
> +
> +	mmsys_clk: clock-controller@14000000 {
> +		compatible = "mediatek,mt2712-mmsys-clk";
> +		#clock-cells = <1>;

This goes against the general direction of not defining separate nodes 
for providers with no resources.

Why do you need this and what does it buy if you have to continue to 
support the existing chips?

Rob
