
---------- Begin Simulation Statistics ----------
final_tick                               13804790650407                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108991                       # Simulator instruction rate (inst/s)
host_mem_usage                               17322212                       # Number of bytes of host memory used
host_op_rate                                   150247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5922.02                       # Real time elapsed on the host
host_tick_rate                               14477844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   645447888                       # Number of instructions simulated
sim_ops                                     889766787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085738                       # Number of seconds simulated
sim_ticks                                 85738054788                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     18711225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        22531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     37423470                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        22531                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    18                       # Number of float alu accesses
system.cpu0.num_fp_insts                           18                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          9                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     20.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     20.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     90.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      5722945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     11446459                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          395                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          142                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      3972401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      7916348                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          530                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         7                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454673                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          376                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     83.33%     83.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      4.17%     87.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5907161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       11837200                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4571287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9223105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          4616284                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4373022                       # number of cc regfile writes
system.switch_cpus0.committedInsts          120724135                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            150573005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.132727                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.132727                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        201998680                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       113811089                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 646701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          305                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1295841                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.585253                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            67367639                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           9208714                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           7327                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     58065296                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      9209501                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    150596890                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     58158925                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          815                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    150685912                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          2277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     58633428                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     58663209                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1198                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        166770010                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            150590923                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655740                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        109357801                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.584884                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             150591147                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       146462641                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       26052976                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.468883                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.468883                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     25402079     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       546336      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       404682      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       242808      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     31690484     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        40468      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       222858      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        60702      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     24708341     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13427634      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1599422      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44731501     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7609380      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     150686727                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      123485888                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    245439716                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    121885596                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    121907846                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2237189                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014847                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          16290      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          245      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       132314      5.91%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        670797     29.98%     36.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20985      0.94%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1296601     57.96%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        99957      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      29437996                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    314995878                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     28705327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     28714127                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         150596890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        150686727                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        23885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           47                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        17090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    256824904                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.586729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.264988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    191452072     74.55%     74.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     27730774     10.80%     85.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14859874      5.79%     91.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8594787      3.35%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7539618      2.94%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3959718      1.54%     98.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1670704      0.65%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       668298      0.26%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       349059      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    256824904                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.585256                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       111039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15481                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     58065296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9209501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       75645684                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               257471605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                 110537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          5739002                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         2726765                       # number of cc regfile writes
system.switch_cpus1.committedInsts          155457527                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            171070022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.656218                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.656218                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        283527485                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       128306125                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3367                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1023096                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.785316                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98801451                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          19393043                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       46340250                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     48393601                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     19421845                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    171224758                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     79408408                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1828                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    202196469                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        388797                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     54050560                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          3982                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     54522782                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         1266                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         3331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        233867396                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            171146362                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.535910                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        125331871                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.664719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             171147440                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       219884012                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22425268                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.603785                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.603785                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     25032229     12.38%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        18633      0.01%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     48174706     23.83%     36.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       932349      0.46%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     29237293     14.46%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26674406     13.19%     64.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64573      0.03%     64.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52735577     26.08%     90.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19328531      9.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202198297                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      182633269                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    347625290                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    147634171                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    147798351                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           22557424                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111561                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305741      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      3820700     16.94%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     18.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      3140546     13.92%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4899255     21.72%     53.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16050      0.07%     54.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9062379     40.17%     94.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1312753      5.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      42122452                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    336793229                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     23512191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     23582409                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         171224758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202198297                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       154736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1424                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       262097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    257463077                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.785349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.905989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    211664314     82.21%     82.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5051085      1.96%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5127552      1.99%     86.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4048377      1.57%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10521338      4.09%     91.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7012223      2.72%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5296821      2.06%     96.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4111352      1.60%     98.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4630015      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257463077                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.785323                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1604525                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       453911                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     48393601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19421845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104131802                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               257471605                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        180411575                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        73374698                       # number of cc regfile writes
system.switch_cpus2.committedInsts          119266155                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            205463071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.158799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.158799                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  13892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2790373                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        47683430                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.272794                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81450150                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          16990963                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      134956697                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     73942115                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       100109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     19121687                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    373526075                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     64459187                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8402380                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    327708326                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        362951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     11417469                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2698934                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     12096386                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7056                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1521581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1268792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        342245580                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            323770729                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655414                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        224312704                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.257501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             325979964                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       469531300                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      263192976                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.463221                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.463221                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       138486      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    249799883     74.32%     74.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       340099      0.10%     74.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       860490      0.26%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67298613     20.02%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17673137      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     336110708                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            6505607                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019356                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5725733     88.01%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        719400     11.06%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        60474      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     342477829                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    937426322                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    323770729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    541595554                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         373526075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        336110708                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    168062840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1241588                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    178502366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    257457713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.305499                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.439419                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    185614664     72.10%     72.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     10987191      4.27%     76.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7350787      2.86%     79.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5004455      1.94%     81.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7414821      2.88%     84.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9663260      3.75%     87.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11690185      4.54%     92.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10566916      4.10%     96.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      9165434      3.56%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    257457713                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.305428                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6919905                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2302827                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     73942115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     19121687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      176562934                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               257471605                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        214105458                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252890473                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362660600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.029886                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.029886                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6303919                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6203919                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 100080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3398664                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39378771                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.917241                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85587794                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26324160                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       59078940                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69419413                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         6470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37312541                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    623611822                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59263634                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6108249                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493635214                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        129037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       799776                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3309504                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       911423                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19455                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1335675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2062989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720540296                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488746214                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543077                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391308544                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.898253                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492955565                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794186371                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      427232566                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.970981                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.970981                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3115465      0.62%      0.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    399047770     79.85%     80.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9294715      1.86%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54044678     10.81%     93.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21515212      4.31%     97.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6408795      1.28%     98.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6316833      1.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499743468                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15484679                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28230164                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12488072                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24525226                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7849677                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015707                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3202732     40.80%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        344123      4.38%     45.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1543771     19.67%     64.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1930017     24.59%     89.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       829034     10.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488993001                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1236715954                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    476258142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    860056896                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         623598730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499743468                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    260951169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       237985                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    412558307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    257371525                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.941720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.206221                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    115490471     44.87%     44.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21345452      8.29%     53.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24501946      9.52%     62.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29322458     11.39%     74.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27128841     10.54%     84.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17380599      6.75%     91.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12217740      4.75%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7170193      2.79%     98.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2813825      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    257371525                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.940965                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10488057                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       644520                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69419413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37312541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175843436                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               257471605                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     57316305                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        57316308                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     57316305                       # number of overall hits
system.cpu0.dcache.overall_hits::total       57316308                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9639550                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9639558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9639550                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9639558                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 135770395941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 135770395941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 135770395941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 135770395941                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66955855                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66955866                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     66955855                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66955866                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.727273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143969                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143969                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.727273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143969                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143969                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14084.723451                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14084.711762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14084.723451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14084.711762                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21405                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          450                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8800                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.432386                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          450                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8836698                       # number of writebacks
system.cpu0.dcache.writebacks::total          8836698                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       802346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       802346                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       802346                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       802346                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8837204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8837204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8837204                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8837204                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 128638511631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 128638511631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 128638511631                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 128638511631                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 14556.471892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14556.471892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 14556.471892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14556.471892                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8836698                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     48711991                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       48711994                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      9036144                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9036150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 118010843028                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 118010843028                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57748135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57748144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13059.867464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13059.858793                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       802075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       802075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8234069                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8234069                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 111081413727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 111081413727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13490.464280                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13490.464280                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      8604314                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8604314                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       603406                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       603408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17759552913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17759552913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      9207720                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9207722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065533                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29432.178190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29432.080637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       603135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       603135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  17557097904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17557097904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 29109.731493                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29109.731493                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.619029                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           66153522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8837210                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485793                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.036237                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.582791                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000071                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999185                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999256                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544484138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544484138                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          9                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      2414104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2414128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      2414104                       # number of overall hits
system.cpu0.icache.overall_hits::total        2414128                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      9875455                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9875458                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      9875455                       # number of overall misses
system.cpu0.icache.overall_misses::total      9875458                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  49813969167                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  49813969167                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  49813969167                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  49813969167                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     12289559                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12289586                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     12289559                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12289586                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803565                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803565                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803563                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5044.220157                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5044.218624                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5044.220157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5044.218624                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9874525                       # number of writebacks
system.cpu0.icache.writebacks::total          9874525                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          423                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          423                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          423                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      9875032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9875032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      9875032                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9875032                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  46523133630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  46523133630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  46523133630                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  46523133630                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803530                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803528                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803530                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803528                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4711.188139                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4711.188139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4711.188139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4711.188139                       # average overall mshr miss latency
system.cpu0.icache.replacements               9874525                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      2414104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2414128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      9875455                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9875458                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  49813969167                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  49813969167                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     12289559                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12289586                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803565                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5044.220157                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5044.218624                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          423                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      9875032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9875032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  46523133630                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  46523133630                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803530                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4711.188139                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4711.188139                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.776151                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12289162                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9875034                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244468                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002382                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.773769                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993699                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993703                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108191722                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108191722                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       18109110                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       791361                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     18418240                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        603135                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       603135                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     18109110                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29624595                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     26511122                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           56135717                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1263971840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1131130112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          2395101952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       498378                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               31896192                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      19210625                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001173                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034229                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            19188091     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               22534      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        19210625                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     24923686365                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          29.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     9941672012                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8831649940                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         10.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      9872887                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      8359303                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       18232190                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      9872887                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      8359303                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      18232190                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2145                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       477899                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       480055                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2145                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       477899                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       480055                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    113934285                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  80647688583                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  80761622868                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    113934285                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  80647688583                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  80761622868                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      9875032                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8837202                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     18712245                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      9875032                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8837202                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     18712245                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.054078                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.025655                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.054078                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.025655                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 53116.216783                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 168754.671140                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 168234.104151                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 53116.216783                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 168754.671140                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 168234.104151                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       498378                       # number of writebacks
system.cpu0.l2cache.writebacks::total          498378                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2145                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       477898                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       480043                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2145                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       477898                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       480043                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    113220000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  80488363068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  80601583068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    113220000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  80488363068                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  80601583068                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.054078                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.025654                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.054078                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.025654                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 52783.216783                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 168421.636140                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 167904.923242                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 52783.216783                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 168421.636140                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 167904.923242                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               498378                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       676093                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       676093                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       676093                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       676093                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     18035127                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     18035127                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     18035127                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     18035127                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       487838                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       487838                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       115295                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       115297                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14944562145                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14944562145                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       603133                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       603135                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.191160                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.191163                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 129620.210287                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 129617.961829                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       115295                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       115295                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14906168910                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14906168910                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.191160                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.191160                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 129287.210287                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 129287.210287                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      9872887                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      7871465                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     17744352                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2145                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       362604                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       364758                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    113934285                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  65703126438                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  65817060723                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      9875032                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8234069                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     18109110                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000217                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044037                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.020142                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 53116.216783                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 181198.018880                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 180440.348733                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2145                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       362603                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       364748                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    113220000                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  65582194158                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  65695414158                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000217                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044037                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020142                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 52783.216783                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 180865.007068                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 180111.787201                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4087.253077                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          37423466                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          502474                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           74.478413                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   293.064938                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.109064                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   203.370085                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3586.708990                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.071549                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.049651                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.875661                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997865                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2681                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       599277946                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      599277946                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  85738044465                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28687.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28687.numOps                      0                       # Number of Ops committed
system.cpu0.thread28687.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     44201427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44201428                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45937786                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45937787                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4918289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4918296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     15770384                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15770391                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 281882293564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 281882293564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 281882293564                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 281882293564                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49119716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49119724                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     61708170                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61708178                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.100129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.100129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.255564                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.255564                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 57313.080538                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57312.998966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17874.155351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17874.147417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     82197788                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2652867                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.984511                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5722945                       # number of writebacks
system.cpu1.dcache.writebacks::total          5722945                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4508150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4508150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4508150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4508150                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       410139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       410139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5723452                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5723452                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  29874362067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29874362067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 898871124771                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 898871124771                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008350                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008350                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.092750                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.092750                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 72839.603322                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72839.603322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 157050.522092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 157050.522092                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5722945                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25571009                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25571010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4158519                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4158525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 246339223191                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 246339223191                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     29729528                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29729535                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.139878                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 59237.248451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59237.162982                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4121263                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4121263                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        37256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4797726804                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4797726804                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 128777.292356                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128777.292356                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     18630418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18630418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       759770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       759771                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  35543070373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35543070373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     19390188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19390189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.039183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46781.355375                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46781.293802                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       386887                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       386887                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       372883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       372883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  25076635263                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  25076635263                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.019230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 67250.679873                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67250.679873                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1736359                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1736359                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     10852095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     10852095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     12588454                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     12588454                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.862067                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.862067                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      5313313                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      5313313                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 868996762704                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 868996762704                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422078                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422078                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 163550.832165                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 163550.832165                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.953700                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51661244                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5723457                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.026231                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.023594                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.930107                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        499388881                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       499388881                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     13606274                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13606301                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     13606274                       # number of overall hits
system.cpu1.icache.overall_hits::total       13606301                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5792868                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5792868                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5792868                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5792868                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     13606327                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13606356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     13606327                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13606356                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 109299.396226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105324.872727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 109299.396226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105324.872727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5775219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5775219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5775219                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5775219                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108966.396226                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108966.396226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108966.396226                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108966.396226                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     13606274                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13606301                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5792868                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5792868                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     13606327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13606356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 109299.396226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105324.872727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5775219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5775219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 108966.396226                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108966.396226                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           51.138418                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13606356                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         247388.290909                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    49.138419                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099880                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        108850903                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       108850903                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        5350629                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      7455530                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1733831                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        372884                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       372883                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      5350630                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     17169861                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           17169971                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    732569728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           732573248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      3466416                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              221850624                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       9189930                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000043                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.006556                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             9189535    100.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 395      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         9189930                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      7623149220                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     5717726550                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2253340                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2253340                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2253340                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2253340                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      3470112                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3470174                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      3470112                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3470174                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5739588                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 883564492392                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 883570231980                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5739588                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 883564492392                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 883570231980                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      5723452                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5723514                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      5723452                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5723514                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606301                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606297                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606301                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 108294.113208                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 254621.318387                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 254618.423163                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 108294.113208                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 254621.318387                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 254618.423163                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      3466416                       # number of writebacks
system.cpu1.l2cache.writebacks::total         3466416                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      3470112                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3470165                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      3470112                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3470165                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5721939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 882408945762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 882414667701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5721939                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 882408945762                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 882414667701                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606300                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606297                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606300                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107961.113208                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 254288.318579                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 254286.083717                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107961.113208                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 254288.318579                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 254286.083717                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3466416                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4855705                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4855705                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4855705                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4855705                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       867240                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       867240                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       867240                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       867240                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       170637                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       170637                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       202246                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       202247                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  23978326671                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  23978326671                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       372883                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       372884                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.542385                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.542386                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118560.202283                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 118559.616068                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       202246                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       202246                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  23910979086                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  23910979086                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.542385                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.542383                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 118227.203930                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 118227.203930                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2082703                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3267866                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3267927                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5739588                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 859586165721                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 859591905309                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      5350569                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5350630                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.610751                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.610756                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108294.113208                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 263042.048150                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 263038.894476                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3267866                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3267919                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5721939                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 858497966676                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 858503688615                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.610751                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.610754                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 107961.113208                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 262709.048252                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 262706.538508                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4094.442072                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          11446457                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3470512                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.298204                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.871879                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001300                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005048                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.042471                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4093.521374                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000213                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.999395                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          982                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2969                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       186613856                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      186613856                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  85738044465                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-26450.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-26450.numOps                     0                       # Number of Ops committed
system.cpu1.thread-26450.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     59584491                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        59584497                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     59584491                       # number of overall hits
system.cpu2.dcache.overall_hits::total       59584497                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5533339                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5533342                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5533340                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5533343                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 375533232858                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 375533232858                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 375533232858                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 375533232858                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     65117830                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     65117839                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     65117831                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     65117840                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.084974                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084974                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.084974                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084974                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 67867.382219                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67867.345423                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 67867.369953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67867.333158                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3296                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          206                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3943252                       # number of writebacks
system.cpu2.dcache.writebacks::total          3943252                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1560411                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1560411                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1560411                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1560411                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3972928                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3972928                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3972929                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3972929                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 198504257373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 198504257373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 198504396567                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 198504396567                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061011                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061011                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061011                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061011                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49964.222199                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49964.222199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49964.244659                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49964.244659                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3943252                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     48685862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       48685864                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      5025908                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5025908                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 369519226218                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 369519226218                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53711770                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53711772                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.093572                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093572                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 73522.879093                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73522.879093                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1560309                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1560309                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3465599                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3465599                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 192659465016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 192659465016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.064522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 55591.966934                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55591.966934                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            4                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10898629                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10898633                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       507431                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       507434                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   6014006640                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6014006640                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11406060                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11406067                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044488                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044488                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11851.870777                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11851.800707                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       507329                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       507329                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5844792357                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5844792357                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044479                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044479                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 11520.714087                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11520.714087                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       139194                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       139194                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       139194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       139194                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.879903                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           63578789                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3943764                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.121347                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001546                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.878357                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999762                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        524886484                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       524886484                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     50910795                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        50910815                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     50910795                       # number of overall hits
system.cpu2.icache.overall_hits::total       50910815                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          119                       # number of overall misses
system.cpu2.icache.overall_misses::total          122                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10848807                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10848807                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10848807                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10848807                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     50910914                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     50910937                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     50910914                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     50910937                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91166.445378                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 88924.647541                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91166.445378                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 88924.647541                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           37                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8349642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8349642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8349642                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8349642                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101824.902439                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 101824.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101824.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 101824.902439                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     50910795                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       50910815                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10848807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10848807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     50910914                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     50910937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91166.445378                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 88924.647541                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8349642                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8349642                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 101824.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 101824.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           80.647893                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           50910900                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         598951.764706                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    77.647893                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.151656                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.157515                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        407287581                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       407287581                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        3465684                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2587710                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      3123025                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        29247                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        29247                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        478165                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       478165                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      3465684                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          170                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11889274                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           11889444                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    504769024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           504774464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1767483                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              113118912                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       5740579                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000175                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014990                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             5739715     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 722      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 142      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         5740579                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      5262347718                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3949556822                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2172492                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2172492                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2172492                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2172492                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1771269                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1771357                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           82                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1771269                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1771357                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8293365                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 187178975325                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 187187268690                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8293365                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 187178975325                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 187187268690                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3943761                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3943849                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3943761                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3943849                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.449132                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.449144                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.449132                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.449144                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 101138.597561                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 105675.069865                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105674.501916                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 101138.597561                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 105675.069865                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105674.501916                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1767483                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1767483                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1771267                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1771349                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1771267                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1771349                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8266059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 186589125432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 186597391491                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8266059                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 186589125432                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 186597391491                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.449131                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.449142                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.449131                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.449142                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100805.597561                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 105342.179035                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 105341.969025                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100805.597561                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 105342.179035                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 105341.969025                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1767483                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2188083                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2188083                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2188083                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2188083                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1755078                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1755078                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1755078                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1755078                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        29247                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        29247                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        29247                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        29247                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       242602                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       242602                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       235560                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       235563                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4431674556                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4431674556                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       478162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       478165                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.492636                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.492640                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 18813.357769                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 18813.118172                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       235559                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       235559                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4353229080                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4353229080                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.492634                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.492631                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18480.419258                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18480.419258                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1929890                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1929890                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1535709                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1535794                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8293365                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 182747300769                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 182755594134                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3465599                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3465684                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.443129                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.443143                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101138.597561                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 118998.651938                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 118997.465893                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1535708                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1535790                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8266059                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 182235896352                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 182244162411                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.443129                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443142                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 100805.597561                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 118665.720535                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 118664.766935                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4086.953235                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           7916255                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1771579                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.468474                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.514913                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.014884                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.018305                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.219647                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.185487                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000126                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000054                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997604                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997791                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3447                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       128431691                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      128431691                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  85738044465                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66144523                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66144524                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67544149                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67544150                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       427464                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        427466                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       578908                       # number of overall misses
system.cpu3.dcache.overall_misses::total       578910                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  55424654862                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  55424654862                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  55424654862                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  55424654862                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66571987                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66571990                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68123057                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68123060                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006421                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.008498                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008498                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 129659.234139                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129658.627498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 95740.005082                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95739.674322                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1278295                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3484                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   366.904420                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226872                       # number of writebacks
system.cpu3.dcache.writebacks::total           226872                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       219563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       219563                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       219563                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       219563                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227466                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227466                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  22779608253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22779608253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  25307861136                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  25307861136                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003123                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003123                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003339                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 109569.498237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109569.498237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111259.973517                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111259.973517                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226872                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50251935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50251936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       338527                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       338528                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  41828663133                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  41828663133                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50590462                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50590464                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 123560.788749                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 123560.423755                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       219473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       219473                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       119054                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119054                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   9221153949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9221153949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 77453.541662                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77453.541662                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15892588                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15892588                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        88937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        88938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  13595991729                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13595991729                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15981525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15981526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 152872.164892                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 152870.446030                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           90                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        88847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  13558454304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13558454304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 152604.525803                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 152604.525803                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1399626                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1399626                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       151444                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       151444                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1551070                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1551070                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.097638                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.097638                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19565                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19565                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   2528252883                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2528252883                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012614                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012614                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 129223.249834                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 129223.249834                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.493486                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67771640                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           227384                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           298.049291                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.002960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.490526                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999005                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        545211864                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       545211864                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68316711                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68316730                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68316711                       # number of overall hits
system.cpu3.icache.overall_hits::total       68316730                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          433                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           436                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          433                       # number of overall misses
system.cpu3.icache.overall_misses::total          436                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     68562369                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     68562369                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     68562369                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     68562369                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68317144                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68317166                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68317144                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68317166                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 158342.653580                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157253.139908                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 158342.653580                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157253.139908                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          103                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     52343937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     52343937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     52343937                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     52343937                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 158617.990909                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158617.990909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 158617.990909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158617.990909                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68316711                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68316730                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          433                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     68562369                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     68562369                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68317144                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68317166                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 158342.653580                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157253.139908                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          103                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     52343937                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     52343937                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 158617.990909                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158617.990909                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          327.501185                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68317063                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              333                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         205156.345345                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.501185                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.633791                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.639651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        546537661                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       546537661                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         138953                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       193626                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       133764                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           84                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         88764                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        88764                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       138953                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          666                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681808                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682474                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29072384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29093696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       100518                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6433152                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        328319                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001563                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.039498                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              327806     99.84%     99.84% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 513      0.16%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          328319                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302501196                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         329670                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      227182590                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       123138                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         123138                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       123138                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        123138                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       104244                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       104579                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       104244                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       104579                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     52121160                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  24693546402                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  24745667562                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     52121160                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  24693546402                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  24745667562                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       227382                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227717                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       227382                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227717                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.458453                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.459250                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.458453                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.459250                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 157942.909091                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 236882.184126                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 236621.765001                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 157942.909091                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 236882.184126                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 236621.765001                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       100518                       # number of writebacks
system.cpu3.l2cache.writebacks::total          100518                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       104244                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       104574                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       104244                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       104574                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     52011270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  24658833150                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  24710844420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     52011270                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  24658833150                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  24710844420                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.458453                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.459228                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.458453                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.459228                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 157609.909091                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 236549.184126                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 236300.078605                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 157609.909091                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 236549.184126                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 236300.078605                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               100518                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       138876                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       138876                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       138876                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       138876                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        87859                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        87859                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        87859                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        87859                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           84                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           84                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32815                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32815                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        55948                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        55949                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  13378059549                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  13378059549                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        88763                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        88764                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.630308                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.630312                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 239115.956763                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 239111.682943                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        55948                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        55948                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13359428865                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  13359428865                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.630308                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.630301                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 238782.956763                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 238782.956763                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        90323                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        90323                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        48296                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        48630                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     52121160                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11315486853                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11367608013                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       138619                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       138953                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.348408                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.349974                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 157942.909091                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 234294.493395                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 233757.104935                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        48296                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        48626                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     52011270                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11299404285                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11351415555                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.348408                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349946                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 157609.909091                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 233961.493395                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 233443.333916                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4042.299072                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454536                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          104614                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.344887                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.291081                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.111029                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.931724                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4024.965238                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001048                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002669                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.982658                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.986889                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2246                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7377190                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7377190                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  85738044465                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5217106                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5870749                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2639629                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1869854                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             609055                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            609054                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5217107                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1435955                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10406367                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5309799                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       309300                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                17461421                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61177664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    443916352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    226460416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13102144                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                744656576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4571133                       # Total snoops (count)
system.l3bus.snoopTraffic                   172881856                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           10501267                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 10501267    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             10501267                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5937006682                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           320367990                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          2318766879                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1179955480                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            69875031                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1538                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       165494                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data           52                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1006396                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          764                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1174247                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1538                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       165494                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data           52                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1006396                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          764                       # number of overall hits
system.l3cache.overall_hits::total            1174247                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       312404                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      3470060                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       764871                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103480                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4651915                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       312404                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      3470060                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       764871                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103480                       # number of overall misses
system.l3cache.overall_misses::total          4651915                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     83023893                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  76095383406                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5509485                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 868061625105                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7895763                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 165217278770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     50685930                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  24223750476                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1133745152828                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     83023893                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  76095383406                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5509485                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 868061625105                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7895763                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 165217278770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     50685930                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  24223750476                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1133745152828                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2145                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       477898                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      3470112                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1771267                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       104244                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5826162                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2145                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       477898                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      3470112                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1771267                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       104244                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5826162                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.282984                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.653704                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.431821                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.992671                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.798453                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.282984                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.653704                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.999985                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.431821                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.992671                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.798453                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 136777.418451                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 243580.054692                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 103952.547170                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 250157.526125                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 99946.367089                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 216006.723709                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 153593.727273                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 234091.133320                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 243715.792921                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 136777.418451                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 243580.054692                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 103952.547170                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 250157.526125                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 99946.367089                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 216006.723709                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 153593.727273                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 234091.133320                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 243715.792921                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2701279                       # number of writebacks
system.l3cache.writebacks::total              2701279                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       312404                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      3470060                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       764871                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103480                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4651884                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       312404                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      3470060                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       764871                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103480                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4651884                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     78981273                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  74014772766                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5156505                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 844951038825                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7369623                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 160123237910                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     48488130                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  23534573676                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1102763618708                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     78981273                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  74014772766                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5156505                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 844951038825                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7369623                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 160123237910                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     48488130                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  23534573676                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1102763618708                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.282984                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.653704                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.431821                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.992671                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.798447                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.282984                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.653704                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999985                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.431821                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.992671                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.798447                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 130117.418451                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 236920.054692                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97292.547170                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 243497.529963                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93286.367089                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 209346.723709                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 146933.727273                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 227431.133320                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 237057.419899                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 130117.418451                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 236920.054692                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97292.547170                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 243497.529963                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93286.367089                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 209346.723709                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 146933.727273                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 227431.133320                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 237057.419899                       # average overall mshr miss latency
system.l3cache.replacements                   4571133                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3169470                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3169470                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3169470                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3169470                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2639629                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2639629                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2639629                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2639629                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        47178                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           52                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       235192                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           282424                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        68117                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       202194                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          367                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        55946                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         326631                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  13739463703                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  23098053808                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     76349239                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  13131346678                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  50045213428                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       115295                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       202246                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       235559                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        55948                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       609055                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.590806                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999743                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001558                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999964                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.536291                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 201703.887473                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 114237.088183                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 208036.073569                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 234714.665535                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 153216.361668                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        68117                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       202194                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          367                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        55946                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       326624                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  13285804483                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  21751448428                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     73905019                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12758746318                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  47869904248                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.590806                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999743                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001558                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.536280                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 195043.887473                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 107577.121121                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 201376.073569                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 228054.665535                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 146559.665695                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1538                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       118316                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       771204                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          762                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       891823                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       244287                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      3267866                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       764504                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        47534                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      4325284                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     83023893                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  62355919703                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5509485                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 844963571297                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7895763                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 165140929531                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     50685930                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11092403798                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1083699939400                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2145                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       362603                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3267866                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1535708                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        48296                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5217107                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.282984                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.673704                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.497819                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.984222                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.829058                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 136777.418451                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 255256.807374                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 103952.547170                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 258567.386575                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 99946.367089                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 216010.550018                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 153593.727273                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 233357.255817                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 250550.007676                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       244287                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3267866                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       764504                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        47534                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      4325260                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     78981273                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  60728968283                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5156505                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 823199590397                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7369623                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 160049332891                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     48488130                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10775827358                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 1054893714460                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.282984                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.673704                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.497819                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.984222                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.829053                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 130117.418451                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 248596.807374                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97292.547170                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 251907.388613                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93286.367089                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 209350.550018                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 146933.727273                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 226697.255817                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 243891.399467                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64382.362427                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6983346                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5809099                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.202139                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719102863967                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64382.362427                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.982397                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.982397                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63719                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5245                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        30821                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        27181                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.972275                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            191973275                       # Number of tag accesses
system.l3cache.tags.data_accesses           191973275                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2701279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    312404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   3470058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    764865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000106667848                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168801                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168801                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5967810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2599889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4651882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2701279                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4651882                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2701279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      75.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4651882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2701279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  217735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  222396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  245582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  257829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  264845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  282864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  296531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 314759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 314015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 298146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 267640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 233588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 200525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 156618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 118684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  93286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  68198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  42149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  25517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  16696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  10622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   6390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   3973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  36706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  46327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  57486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  70853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  85749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 102280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 119127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 134924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 148641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 151954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  85513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  75447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  66327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  59479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  52546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  47170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  42660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  38925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  35607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  33118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  31056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  29342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  27501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  26095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  24915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  24191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  22632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  22333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  21901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  21944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  22014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  22019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  21975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  22211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  22469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  23279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  23866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  24880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  26239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  27168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  28349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  30279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  32225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  34513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 37425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 40120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 42279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 43974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 45548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 45977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 45776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 45386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 45152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 33825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 21733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 14394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  9497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   107                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       168801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.558225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.354247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.149826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       168800    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168801                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.074186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168571     99.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              114      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168801                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               297720448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            172881856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3472.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2016.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85737911265                       # Total gap between requests
system.mem_ctrls.avgGap                      11660.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     19993856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    222083712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     48951360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6622656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    172878336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 453101.019098898512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 233196986.442458480597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39562.362458388176                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2590258346.181689739227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 58970.313853069165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 570940874.749718308449                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 246331.690778643358                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 77242900.091161325574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2016354773.005606412888                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       312404                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      3470058                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       764871                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2701279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     56232615                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  62283083989                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3169171                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 714428353459                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4410505                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 131376322120                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     36114411                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  19650384077                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6391563542111                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     92640.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    199367.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     59795.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    205883.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     55829.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    171762.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    109437.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    189895.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2366124.91                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3836100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              21753                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     2314                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  95865                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            8                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            8                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     19993856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    222083712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     48951744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6622720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     297722432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    172881856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    172881856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       312404                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      3470058                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       764871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4651913                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2701279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2701279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       453101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    233196986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2590258346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        58970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    570945354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       246332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     77243647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3472465438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       453101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        58970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       246332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       806176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2016395828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2016395828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2016395828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       453101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    233196986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2590258346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        58970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    570945354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       246332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     77243647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5488861267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4651875                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2701224                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       141376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       144218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       141393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       146868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       145335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       145738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       144835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       144159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       144120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       148153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       151797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       148231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       147140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       145114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       144740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       142376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       144850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       151436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       145718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       138684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       138080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       141815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       140864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       147300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       150056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       148005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       141404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       142833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       148164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       152774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       145507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       148792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        84191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        84398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        84353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        84640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        83937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        84448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        84622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        85174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        85030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        84582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        84392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        84360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        84655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        83662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        83922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        84007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        84901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        84562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        84716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        83970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        84516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        84513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        83981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        84318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        83851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        83735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        84366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        84812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        85253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        85091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        84007                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            846467472847                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15500047500                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       927838070347                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               181962.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          199454.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3013529                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             503444                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3836119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   122.675502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.383474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.046996                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2752472     71.75%     71.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       740702     19.31%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       126359      3.29%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        60226      1.57%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        37296      0.97%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        24848      0.65%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19699      0.51%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14841      0.39%     98.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        59676      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3836119                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             297720000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          172878336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3472.437073                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2016.354773                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               47.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11963925634.752054                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15905856723.355280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   19567259964.000042                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  10152539599.103922                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30566971966.546619                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 72310747478.659241                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 408947203.660698                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  160876248570.071899                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1876.369238                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7722400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  78015571538                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4325283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2701279                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1869853                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326630                       # Transaction distribution
system.membus.trans_dist::ReadExResp           326630                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4325283                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     13874958                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     13874958                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               13874958                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    470604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    470604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               470604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4651913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4651913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4651913                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          6669455603                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8516015290                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1296302                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       708982                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          324                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       364808                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         364780                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992325                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         161962                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       161973                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       161858                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          115                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        25247                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          303                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    256820918                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.586296                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.440744                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    199709404     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     22407746      8.73%     86.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12165207      4.74%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8754009      3.41%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4911325      1.91%     96.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2886278      1.12%     97.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1804464      0.70%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       790536      0.31%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      3391949      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    256820918                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    120724135                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     150573005                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           67262451                       # Number of memory references committed
system.switch_cpus0.commit.loads             58054730                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1295758                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         121872568                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           81209290                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       161872                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     25399522     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       546318      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       404680      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       242808      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     31687110     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        40468      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       222833      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        60702      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     24706113     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     13397123      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1599280      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44657607     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7608441      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    150573005                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      3391949                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles       131068163                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    101279821                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23845971                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       629116                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       364796                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     150605412                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           58064791                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            9208714                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2988870                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               505850                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles    139050455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             120766171                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1296302                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       688600                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            117772943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           3012                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         12289559                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    256824904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.586506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.934408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       232038885     90.35%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          879842      0.34%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1466285      0.57%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2474881      0.96%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2812120      1.09%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1879436      0.73%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1240763      0.48%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          959416      0.37%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        13073276      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    256824904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.005035                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.469047                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           12289559                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             316621                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          10566                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1198                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1780                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         27753                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  85738054788                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles       131541557                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       58716278                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         23972699                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     42592488                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     150599951                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         93164                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      16116719                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      26149910                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    144245011                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          428464958                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       146281506                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        202011542                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    144219585                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           25426                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5419032                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               404027221                       # The number of ROB reads
system.switch_cpus0.rob.writes              301200490                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        120724135                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          150573005                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1026083                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1016709                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3372                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       373526                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         373519                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998126                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       155706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3367                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    257441074                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.664502                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.992916                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    219697970     85.34%     85.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     10896256      4.23%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4577065      1.78%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2980734      1.16%     92.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1847647      0.72%     93.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       887711      0.34%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       827617      0.32%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       526003      0.20%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15200071      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    257441074                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    155457527                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     171070022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           67688591                       # Number of memory references committed
system.switch_cpus1.commit.loads             48298371                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1022935                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         147618579                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           78148899                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     25023600     14.63%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        18432      0.01%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     48169871     28.16%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.80% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       932349      0.55%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     29237179     17.09%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     12926619      7.56%     67.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite        64516      0.04%     68.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35371752     20.68%     88.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19325704     11.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    171070022                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15200071                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         2864823                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    232830031                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         15535699                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6228506                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          3982                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       370666                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     171250726                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           48390363                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           19393043                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                51532                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2725                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        11396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             155786312                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1026083                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       373542                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            257447694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           7974                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         13606327                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    257463077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.665831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.024376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       228779288     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         1618181      0.63%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1203278      0.47%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1747548      0.68%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3088627      1.20%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3891334      1.51%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2357360      0.92%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2015506      0.78%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12761955      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    257463077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003985                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.605062                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           13606327                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6072360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          95230                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         1266                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         31625                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       2648141                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  85738054788                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          3982                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5556285                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      101994269                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         18958360                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    130950145                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     171232769                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      10673057                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      88133709                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      37757206                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    153514304                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          520417754                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       157923894                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        283604692                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    153378011                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          136293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33173709                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               413466731                       # The number of ROB reads
system.switch_cpus1.rob.writes              342473460                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        155457527                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          171070022                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       68127445                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     45230646                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2693008                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     23795000                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       23761911                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.860941                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        9448907                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8872786                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      8786599                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        86187                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        18168                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    168071993                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2692973                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    233738690                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.879029                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.149867                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    184141213     78.78%     78.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13981422      5.98%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6017202      2.57%     87.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6378745      2.73%     90.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4026767      1.72%     91.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1798947      0.77%     92.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1009491      0.43%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1926963      0.82%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14457940      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    233738690                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    119266155                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     205463071                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52294251                       # Number of memory references committed
system.switch_cpus2.commit.loads             40888188                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          30708484                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          205219642                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      3960482                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       125119      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    151952271     73.96%     74.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       263038      0.13%     74.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       828392      0.40%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     40888188     19.90%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11406063      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    205463071                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14457940                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8476079                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    183365938                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         55330752                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7586003                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2698934                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     22116939                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     413932432                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           64459152                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           16990963                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               729823                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               133634                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2230558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             256743732                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           68127445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41997417                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            252528186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5397938                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         50910914                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    257457713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.727606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.877772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       175345660     68.11%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6627417      2.57%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         5826003      2.26%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        10351658      4.02%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10118704      3.93%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5746267      2.23%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5498073      2.14%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10295035      4.00%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27648896     10.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    257457713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.264602                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.997173                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           50910914                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           10746356                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       33053901                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       195158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7056                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       7715617                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          981                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  85738054788                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2698934                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        11873151                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      155525607                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         58638244                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     28721765                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     399668455                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1457230                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12283584                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      22092428                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        181511                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    417079200                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1068336437                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       596724992                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    216573583                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       200505438                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         21550961                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               592815814                       # The number of ROB reads
system.switch_cpus2.rob.writes              770929273                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        119266155                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          205463071                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59624543                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48593953                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3031042                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40963093                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40867411                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.766419                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         183897                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171441                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       155279                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16162                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          783                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    254643784                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3030039                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    224023022                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.618854                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.390369                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    111029143     49.56%     49.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43686527     19.50%     69.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9746660      4.35%     73.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24801474     11.07%     84.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8350624      3.73%     88.21% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4520633      2.02%     90.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2142464      0.96%     91.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1748090      0.78%     91.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17997407      8.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    224023022                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362660600                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52938163                       # Number of memory references committed
system.switch_cpus3.commit.loads             36975535                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29655698                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1283736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362659128                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        63870                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          752      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300745823     82.93%     82.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8975862      2.48%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36333667     10.02%     95.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15320760      4.22%     99.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       641868      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       641868      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362660600                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17997407                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18847812                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    142561959                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62269216                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30383032                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3309504                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37097075                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1055                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     669886278                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2511                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59226946                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26345417                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37728                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1735                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      3003661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             511042165                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59624543                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41206587                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            251057068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6621078                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68317144                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    257371525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.926693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.329519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       120258184     46.73%     46.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12462946      4.84%     51.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14895703      5.79%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11155564      4.33%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11818617      4.59%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14224221      5.53%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8353830      3.25%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4611916      1.79%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59590544     23.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    257371525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.231577                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984849                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68317189                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   64                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13804790650407                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7065190                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32443869                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         6931                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19455                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21349912                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          3467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  85738054788                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3309504                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30908927                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       68147283                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         80047570                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     74958239                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     651207245                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        98586                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40978815                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        150233                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      28529093                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    934659682                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1670583302                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1132426481                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6539466                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534420157                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       400239415                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124056210                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               819920723                       # The number of ROB reads
system.switch_cpus3.rob.writes             1267969021                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362660600                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
