-- intel_ptile_io_pll_250.vhd

-- Generated using ACDS version 22.4 94

library IEEE;
library altera_iopll_1931;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity intel_ptile_io_pll_250 is
	port (
		refclk     : in  std_logic := '0'; --     refclk.clk
		locked     : out std_logic;        --     locked.export
		rst        : in  std_logic := '0'; --      reset.reset
		permit_cal : in  std_logic := '0'; -- permit_cal.export
		outclk_0   : out std_logic         --    outclk0.clk
	);
end entity intel_ptile_io_pll_250;

architecture rtl of intel_ptile_io_pll_250 is
	component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_2owc37y_cmp is
		port (
			refclk     : in  std_logic := 'X'; -- clk
			locked     : out std_logic;        -- export
			rst        : in  std_logic := 'X'; -- reset
			permit_cal : in  std_logic := 'X'; -- export
			outclk_0   : out std_logic         -- clk
		);
	end component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_2owc37y_cmp;

	for intel_ptile_io_pll_250 : PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_2owc37y_cmp
		use entity altera_iopll_1931.PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_2owc37y;
begin

	intel_ptile_io_pll_250 : component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_2owc37y_cmp
		port map (
			refclk     => refclk,     --     refclk.clk
			locked     => locked,     --     locked.export
			rst        => rst,        --      reset.reset
			permit_cal => permit_cal, -- permit_cal.export
			outclk_0   => outclk_0    --    outclk0.clk
		);

end architecture rtl; -- of intel_ptile_io_pll_250
