<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4722" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4722{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4722{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4722{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4722{left:171px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#t5_4722{left:257px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_4722{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t7_4722{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t8_4722{left:231px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4722{left:469px;bottom:1028px;letter-spacing:-0.14px;}
#ta_4722{left:648px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tb_4722{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#tc_4722{left:143px;bottom:1004px;letter-spacing:-0.14px;}
#td_4722{left:81px;bottom:979px;letter-spacing:-0.17px;}
#te_4722{left:142px;bottom:979px;letter-spacing:-0.17px;}
#tf_4722{left:189px;bottom:979px;letter-spacing:-0.15px;}
#tg_4722{left:447px;bottom:979px;letter-spacing:-0.13px;}
#th_4722{left:540px;bottom:979px;letter-spacing:-0.12px;}
#ti_4722{left:189px;bottom:955px;}
#tj_4722{left:540px;bottom:955px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_4722{left:189px;bottom:930px;}
#tl_4722{left:540px;bottom:930px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_4722{left:189px;bottom:906px;}
#tn_4722{left:540px;bottom:906px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_4722{left:189px;bottom:881px;}
#tp_4722{left:540px;bottom:881px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_4722{left:189px;bottom:857px;}
#tr_4722{left:540px;bottom:857px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_4722{left:189px;bottom:833px;letter-spacing:-0.13px;}
#tt_4722{left:540px;bottom:833px;letter-spacing:-0.14px;}
#tu_4722{left:189px;bottom:808px;letter-spacing:-0.12px;}
#tv_4722{left:540px;bottom:808px;letter-spacing:-0.11px;}
#tw_4722{left:189px;bottom:784px;letter-spacing:-0.15px;}
#tx_4722{left:540px;bottom:784px;letter-spacing:-0.12px;}
#ty_4722{left:189px;bottom:759px;letter-spacing:-0.14px;}
#tz_4722{left:540px;bottom:759px;letter-spacing:-0.12px;}
#t10_4722{left:189px;bottom:735px;letter-spacing:-0.14px;}
#t11_4722{left:540px;bottom:735px;letter-spacing:-0.14px;}
#t12_4722{left:81px;bottom:710px;letter-spacing:-0.17px;}
#t13_4722{left:142px;bottom:710px;letter-spacing:-0.15px;}
#t14_4722{left:189px;bottom:710px;letter-spacing:-0.15px;}
#t15_4722{left:447px;bottom:710px;letter-spacing:-0.13px;}
#t16_4722{left:540px;bottom:710px;letter-spacing:-0.12px;}
#t17_4722{left:189px;bottom:686px;}
#t18_4722{left:540px;bottom:686px;letter-spacing:-0.12px;}
#t19_4722{left:189px;bottom:661px;}
#t1a_4722{left:540px;bottom:661px;letter-spacing:-0.12px;}
#t1b_4722{left:189px;bottom:637px;}
#t1c_4722{left:540px;bottom:637px;letter-spacing:-0.14px;}
#t1d_4722{left:189px;bottom:613px;}
#t1e_4722{left:540px;bottom:613px;letter-spacing:-0.11px;}
#t1f_4722{left:189px;bottom:588px;letter-spacing:-0.13px;}
#t1g_4722{left:540px;bottom:588px;letter-spacing:-0.14px;}
#t1h_4722{left:81px;bottom:564px;letter-spacing:-0.17px;}
#t1i_4722{left:142px;bottom:564px;letter-spacing:-0.17px;}
#t1j_4722{left:189px;bottom:564px;letter-spacing:-0.14px;}
#t1k_4722{left:447px;bottom:564px;letter-spacing:-0.13px;}
#t1l_4722{left:540px;bottom:564px;letter-spacing:-0.12px;}
#t1m_4722{left:189px;bottom:539px;letter-spacing:-0.13px;}
#t1n_4722{left:540px;bottom:539px;letter-spacing:-0.14px;}
#t1o_4722{left:189px;bottom:515px;letter-spacing:-0.13px;}
#t1p_4722{left:540px;bottom:515px;letter-spacing:-0.12px;}
#t1q_4722{left:189px;bottom:490px;letter-spacing:-0.12px;}
#t1r_4722{left:540px;bottom:490px;letter-spacing:-0.14px;}
#t1s_4722{left:189px;bottom:466px;letter-spacing:-0.13px;}
#t1t_4722{left:540px;bottom:466px;letter-spacing:-0.11px;}
#t1u_4722{left:189px;bottom:441px;letter-spacing:-0.14px;}
#t1v_4722{left:540px;bottom:441px;letter-spacing:-0.14px;}
#t1w_4722{left:81px;bottom:417px;letter-spacing:-0.17px;}
#t1x_4722{left:142px;bottom:417px;letter-spacing:-0.17px;}
#t1y_4722{left:189px;bottom:417px;letter-spacing:-0.14px;}
#t1z_4722{left:447px;bottom:417px;letter-spacing:-0.13px;}
#t20_4722{left:540px;bottom:417px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_4722{left:189px;bottom:393px;letter-spacing:-0.14px;}
#t22_4722{left:540px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4722{left:189px;bottom:368px;letter-spacing:-0.14px;}
#t24_4722{left:540px;bottom:368px;letter-spacing:-0.14px;}
#t25_4722{left:81px;bottom:344px;letter-spacing:-0.17px;}
#t26_4722{left:142px;bottom:344px;letter-spacing:-0.17px;}
#t27_4722{left:189px;bottom:344px;letter-spacing:-0.15px;}
#t28_4722{left:447px;bottom:344px;letter-spacing:-0.13px;}
#t29_4722{left:540px;bottom:344px;letter-spacing:-0.12px;}
#t2a_4722{left:189px;bottom:298px;letter-spacing:-0.13px;}
#t2b_4722{left:540px;bottom:298px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t2c_4722{left:540px;bottom:281px;letter-spacing:-0.11px;}
#t2d_4722{left:540px;bottom:264px;letter-spacing:-0.1px;}
#t2e_4722{left:189px;bottom:240px;letter-spacing:-0.13px;}
#t2f_4722{left:540px;bottom:240px;letter-spacing:-0.14px;}
#t2g_4722{left:81px;bottom:215px;letter-spacing:-0.16px;}
#t2h_4722{left:142px;bottom:215px;letter-spacing:-0.17px;}
#t2i_4722{left:189px;bottom:215px;letter-spacing:-0.15px;}
#t2j_4722{left:447px;bottom:215px;letter-spacing:-0.14px;}
#t2k_4722{left:540px;bottom:215px;letter-spacing:-0.12px;}
#t2l_4722{left:81px;bottom:191px;letter-spacing:-0.16px;}
#t2m_4722{left:142px;bottom:191px;letter-spacing:-0.17px;}
#t2n_4722{left:189px;bottom:191px;letter-spacing:-0.15px;}
#t2o_4722{left:447px;bottom:191px;letter-spacing:-0.14px;}
#t2p_4722{left:540px;bottom:191px;letter-spacing:-0.12px;}
#t2q_4722{left:81px;bottom:145px;letter-spacing:-0.15px;}
#t2r_4722{left:142px;bottom:145px;letter-spacing:-0.17px;}
#t2s_4722{left:189px;bottom:145px;letter-spacing:-0.15px;}
#t2t_4722{left:447px;bottom:145px;letter-spacing:-0.14px;}
#t2u_4722{left:540px;bottom:145px;letter-spacing:-0.12px;}
#t2v_4722{left:81px;bottom:121px;letter-spacing:-0.16px;}
#t2w_4722{left:142px;bottom:121px;letter-spacing:-0.18px;}
#t2x_4722{left:189px;bottom:121px;letter-spacing:-0.15px;}
#t2y_4722{left:447px;bottom:121px;letter-spacing:-0.13px;}
#t2z_4722{left:540px;bottom:121px;letter-spacing:-0.12px;}

.s1_4722{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4722{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4722{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4722{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_4722{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4722" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4722Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4722" style="-webkit-user-select: none;"><object width="935" height="1210" data="4722/4722.svg" type="image/svg+xml" id="pdf4722" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4722" class="t s1_4722">2-200 </span><span id="t2_4722" class="t s1_4722">Vol. 4 </span>
<span id="t3_4722" class="t s2_4722">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4722" class="t s3_4722">Table 2-22. </span><span id="t5_4722" class="t s3_4722">Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors </span>
<span id="t6_4722" class="t s4_4722">Register </span>
<span id="t7_4722" class="t s4_4722">Address </span><span id="t8_4722" class="t s4_4722">Register Name / Bit Fields </span><span id="t9_4722" class="t s4_4722">Scope </span><span id="ta_4722" class="t s4_4722">Bit Description </span>
<span id="tb_4722" class="t s4_4722">Hex </span><span id="tc_4722" class="t s4_4722">Dec </span>
<span id="td_4722" class="t s5_4722">391H </span><span id="te_4722" class="t s5_4722">913 </span><span id="tf_4722" class="t s5_4722">MSR_UNC_PERF_GLOBAL_CTRL </span><span id="tg_4722" class="t s5_4722">Package </span><span id="th_4722" class="t s5_4722">Uncore PMU Global Control </span>
<span id="ti_4722" class="t s5_4722">0 </span><span id="tj_4722" class="t s5_4722">Slice 0 select. </span>
<span id="tk_4722" class="t s5_4722">1 </span><span id="tl_4722" class="t s5_4722">Slice 1 select. </span>
<span id="tm_4722" class="t s5_4722">2 </span><span id="tn_4722" class="t s5_4722">Slice 2 select. </span>
<span id="to_4722" class="t s5_4722">3 </span><span id="tp_4722" class="t s5_4722">Slice 3 select. </span>
<span id="tq_4722" class="t s5_4722">4 </span><span id="tr_4722" class="t s5_4722">Slice 4 select. </span>
<span id="ts_4722" class="t s5_4722">18:5 </span><span id="tt_4722" class="t s5_4722">Reserved </span>
<span id="tu_4722" class="t s5_4722">29 </span><span id="tv_4722" class="t s5_4722">Enable all uncore counters. </span>
<span id="tw_4722" class="t s5_4722">30 </span><span id="tx_4722" class="t s5_4722">Enable wake on PMI. </span>
<span id="ty_4722" class="t s5_4722">31 </span><span id="tz_4722" class="t s5_4722">Enable Freezing counter when overflow. </span>
<span id="t10_4722" class="t s5_4722">63:32 </span><span id="t11_4722" class="t s5_4722">Reserved </span>
<span id="t12_4722" class="t s5_4722">392H </span><span id="t13_4722" class="t s5_4722">914 </span><span id="t14_4722" class="t s5_4722">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="t15_4722" class="t s5_4722">Package </span><span id="t16_4722" class="t s5_4722">Uncore PMU Main Status </span>
<span id="t17_4722" class="t s5_4722">0 </span><span id="t18_4722" class="t s5_4722">Fixed counter overflowed. </span>
<span id="t19_4722" class="t s5_4722">1 </span><span id="t1a_4722" class="t s5_4722">An ARB counter overflowed. </span>
<span id="t1b_4722" class="t s5_4722">2 </span><span id="t1c_4722" class="t s5_4722">Reserved </span>
<span id="t1d_4722" class="t s5_4722">3 </span><span id="t1e_4722" class="t s5_4722">A CBox counter overflowed (on any slice). </span>
<span id="t1f_4722" class="t s5_4722">63:4 </span><span id="t1g_4722" class="t s5_4722">Reserved </span>
<span id="t1h_4722" class="t s5_4722">394H </span><span id="t1i_4722" class="t s5_4722">916 </span><span id="t1j_4722" class="t s5_4722">MSR_UNC_PERF_FIXED_CTRL </span><span id="t1k_4722" class="t s5_4722">Package </span><span id="t1l_4722" class="t s5_4722">Uncore Fixed Counter Control (R/W) </span>
<span id="t1m_4722" class="t s5_4722">19:0 </span><span id="t1n_4722" class="t s5_4722">Reserved </span>
<span id="t1o_4722" class="t s5_4722">20 </span><span id="t1p_4722" class="t s5_4722">Enable overflow propagation. </span>
<span id="t1q_4722" class="t s5_4722">21 </span><span id="t1r_4722" class="t s5_4722">Reserved </span>
<span id="t1s_4722" class="t s5_4722">22 </span><span id="t1t_4722" class="t s5_4722">Enable counting. </span>
<span id="t1u_4722" class="t s5_4722">63:23 </span><span id="t1v_4722" class="t s5_4722">Reserved </span>
<span id="t1w_4722" class="t s5_4722">395H </span><span id="t1x_4722" class="t s5_4722">917 </span><span id="t1y_4722" class="t s5_4722">MSR_UNC_PERF_FIXED_CTR </span><span id="t1z_4722" class="t s5_4722">Package </span><span id="t20_4722" class="t s5_4722">Uncore Fixed Counter </span>
<span id="t21_4722" class="t s5_4722">47:0 </span><span id="t22_4722" class="t s5_4722">Current count. </span>
<span id="t23_4722" class="t s5_4722">63:48 </span><span id="t24_4722" class="t s5_4722">Reserved </span>
<span id="t25_4722" class="t s5_4722">396H </span><span id="t26_4722" class="t s5_4722">918 </span><span id="t27_4722" class="t s5_4722">MSR_UNC_CBO_CONFIG </span><span id="t28_4722" class="t s5_4722">Package </span><span id="t29_4722" class="t s5_4722">Uncore C-Box Configuration Information (R/O) </span>
<span id="t2a_4722" class="t s5_4722">3:0 </span><span id="t2b_4722" class="t s5_4722">Report the number of C-Box units with performance </span>
<span id="t2c_4722" class="t s5_4722">counters, including processor cores and processor </span>
<span id="t2d_4722" class="t s5_4722">graphics. </span>
<span id="t2e_4722" class="t s5_4722">63:4 </span><span id="t2f_4722" class="t s5_4722">Reserved </span>
<span id="t2g_4722" class="t s5_4722">3B0H </span><span id="t2h_4722" class="t s5_4722">946 </span><span id="t2i_4722" class="t s5_4722">MSR_UNC_ARB_PERFCTR0 </span><span id="t2j_4722" class="t s5_4722">Package </span><span id="t2k_4722" class="t s5_4722">Uncore Arb Unit, Performance Counter 0 </span>
<span id="t2l_4722" class="t s5_4722">3B1H </span><span id="t2m_4722" class="t s5_4722">947 </span><span id="t2n_4722" class="t s5_4722">MSR_UNC_ARB_PERFCTR1 </span><span id="t2o_4722" class="t s5_4722">Package </span><span id="t2p_4722" class="t s5_4722">Uncore Arb Unit, Performance Counter 1 </span>
<span id="t2q_4722" class="t s5_4722">3B2H </span><span id="t2r_4722" class="t s5_4722">944 </span><span id="t2s_4722" class="t s5_4722">MSR_UNC_ARB_PERFEVTSEL0 </span><span id="t2t_4722" class="t s5_4722">Package </span><span id="t2u_4722" class="t s5_4722">Uncore Arb Unit, Counter 0 Event Select MSR </span>
<span id="t2v_4722" class="t s5_4722">3B3H </span><span id="t2w_4722" class="t s5_4722">945 </span><span id="t2x_4722" class="t s5_4722">MSR_UNC_ARB_PERFEVTSEL1 </span><span id="t2y_4722" class="t s5_4722">Package </span><span id="t2z_4722" class="t s5_4722">Uncore Arb unit, Counter 1 Event Select MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
