Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/mgrego29/vlsi/test/ --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/mgrego29/vlsi/test/nios_test.sopcinfo --report-file=html:C:/Users/mgrego29/vlsi/test/nios_test.html --report-file=sip:C:/Users/mgrego29/vlsi/test/nios_test/simulation/nios_test.sip --report-file=csv:C:/Users/mgrego29/vlsi/test/nios_test.csv --report-file=spd:C:/Users/mgrego29/vlsi/test/nios_test.spd --report-file=cmp:C:/Users/mgrego29/vlsi/test/nios_test.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mgrego29/vlsi/test/nios_test.qsys
Progress: Loading test/nios_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg_0 [reg 1.0]
Progress: Parameterizing module reg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_test: Generating nios_test "nios_test" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 27 connections
Info: merlin_domain_transform: After transform: 18 modules, 71 connections
Info: merlin_router_transform: After transform: 23 modules, 86 connections
Info: merlin_traffic_limiter_transform: After transform: 25 modules, 94 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: limiter_update_transform: After transform: 35 modules, 120 connections
Info: merlin_mm_transform: After transform: 35 modules, 120 connections
Info: merlin_interrupt_mapper_transform: After transform: 36 modules, 123 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_test_nios2_qsys_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0001_nios2_qsys_0_gen//nios_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2013.10.03 09:12:29 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2013.10.03 09:12:29 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2013.10.03 09:12:29 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:12:31 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2013.10.03 09:12:31 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2013.10.03 09:12:31 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:12:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)     Testbench
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)     Instruction decoding
Info: nios2_qsys_0: # 2013.10.03 09:12:32 (*)       Instruction fields
Info: nios2_qsys_0: # 2013.10.03 09:12:33 (*)       Instruction decodes
Info: nios2_qsys_0: # 2013.10.03 09:12:33 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2013.10.03 09:12:33 (*)       Instruction controls
Info: nios2_qsys_0: # 2013.10.03 09:12:33 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2013.10.03 09:12:33 (*)     Pipeline backend
Info: nios2_qsys_0: # 2013.10.03 09:12:35 (*)   Creating 'C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0001_nios2_qsys_0_gen//nios_test_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2013.10.03 09:12:35 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2013.10.03 09:12:40 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2013.10.03 09:12:42 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2013.10.03 09:12:52 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0: "nios_test" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_test_onchip_memory2_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0002_onchip_memory2_0_gen//nios_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0: "nios_test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg_0: "nios_test" instantiated reg "reg_0"
Info: nios2_qsys_0_instruction_master_translator: "nios_test" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_test" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_test" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_test" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_test" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_test" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_test" instantiated altera_merlin_router "id_router"
Info: limiter: "nios_test" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_test" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model nios_test_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model nios_test_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios_test" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model nios_test_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model nios_test_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model nios_test_irq_mapper.vho
Info: irq_mapper: "nios_test" instantiated altera_irq_mapper "irq_mapper"
Info: nios_test: Done nios_test" with 18 modules, 105 files, 4599593 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/mgrego29/vlsi/test/nios_test.spd --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/mgrego29/vlsi/test/nios_test.spd --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mgrego29/vlsi/test/nios_test/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/mgrego29/vlsi/test/nios_test/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/mgrego29/vlsi/test/nios_test/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	11 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/mgrego29/vlsi/test/nios_test/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test.ipx
Info: ip-generate --project-directory=C:/Users/mgrego29/vlsi/test/ --output-directory=C:/Users/mgrego29/vlsi/test/ --report-file=sopcinfo:C:/Users/mgrego29/vlsi/test/nios_test.sopcinfo --report-file=html:C:/Users/mgrego29/vlsi/test/nios_test.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mgrego29/vlsi/test/nios_test.qsys
Progress: Loading test/nios_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg_0 [reg 1.0]
Progress: Parameterizing module reg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,02 seconds
Info: Reading index C:/altera/13.0/ip/altera/altera_components.ipx
Info: C:/altera/13.0/ip/altera/altera_components.ipx described 823 plugins, 0 paths, in 0,13 seconds
Info: C:/altera/13.0/ip/**/* matched 97 files in 0,14 seconds
Info: P:/.altera.quartus/ip/13.0/**/* matched 0 files in 0,00 seconds
Info: C:/Users/mgrego29/vlsi/test/nios_test/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test.ipx
Progress: Loading test/nios_test.qsys
Progress: Loading test/reg_hw.tcl
Info: C:/Users/mgrego29/vlsi/test/* matched 19 files in 0,02 seconds
Info: C:/Users/mgrego29/vlsi/test/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/mgrego29/vlsi/test/*/* matched 10 files in 0,00 seconds
Info: C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test.ipx described 0 plugins, 3 paths, in 0,02 seconds
Progress: Loading testbench/nios_test_tb.qsys
Info: C:/Users/mgrego29/vlsi/test/nios_test/testbench/* matched 2 files in 0,03 seconds
Info: C:/Users/mgrego29/vlsi/test/nios_test/testbench/*/* matched 0 files in 0,00 seconds
Info: Reading index C:/altera/13.0/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,00 seconds
Info: C:/altera/13.0/quartus/sopc_builder/**/* matched 9 files in 0,00 seconds
Info: Reading index C:/altera/13.0/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,03 seconds
Info: C:/altera/13.0/quartus/common/librarian/factories/**/* matched 4 files in 0,03 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,22 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,22 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios_test
Info: TB_Gen: System design is: nios_test
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property reg_0_conduit EXPORT_OF
Info: get_instance_property reg_0 CLASS_NAME
Info: get_instance_assignment reg_0 testbench.partner.map.conduit
Info: send_message Info TB_Gen: Creating testbench system : nios_test_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : nios_test_tb with all standard BFMs
Info: create_system nios_test_tb
Info: add_instance nios_test_inst nios_test 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces nios_test_inst
Info: get_instance_interface_property nios_test_inst clk CLASS_NAME
Info: get_instance_interface_property nios_test_inst reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst reg_0_conduit CLASS_NAME
Info: get_instance_interface_property nios_test_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_test_inst clk CLASS_NAME
Info: add_instance nios_test_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_test_inst clk clockRate
Info: set_instance_parameter_value nios_test_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_test_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_test_inst clk CLASS_NAME
Info: get_instance_interfaces nios_test_inst_clk_bfm
Info: get_instance_interface_property nios_test_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_test_inst_clk_bfm.clk nios_test_inst.clk
Info: get_instance_interface_property nios_test_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nios_test_inst reset CLASS_NAME
Info: add_instance nios_test_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nios_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nios_test_inst reset
Info: get_instance_interface_port_property nios_test_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nios_test_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nios_test_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nios_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nios_test_inst_reset_bfm
Info: get_instance_interface_property nios_test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property nios_test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_test_inst reset associatedClock
Info: get_instance_interfaces nios_test_inst_clk_bfm
Info: get_instance_interface_property nios_test_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nios_test_inst_reset_bfm is not associated to any clock; connecting nios_test_inst_reset_bfm to 'nios_test_inst_clk_bfm.clk'
Warning: TB_Gen: nios_test_inst_reset_bfm is not associated to any clock; connecting nios_test_inst_reset_bfm to 'nios_test_inst_clk_bfm.clk'
Info: add_connection nios_test_inst_clk_bfm.clk nios_test_inst_reset_bfm.clk
Info: get_instance_interface_property nios_test_inst reset CLASS_NAME
Info: get_instance_interfaces nios_test_inst_reset_bfm
Info: get_instance_interface_property nios_test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reset_bfm clk CLASS_NAME
Info: add_connection nios_test_inst_reset_bfm.reset nios_test_inst.reset
Info: get_instance_interface_property nios_test_inst reg_0_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reg_0_conduit
Info: TB_Gen: conduit_end found: reg_0_conduit
Info: get_instance_interface_property nios_test_inst reg_0_conduit CLASS_NAME
Info: add_instance nios_test_inst_reg_0_conduit_bfm altera_conduit_bfm 
Info: get_instance_property nios_test_inst_reg_0_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_test_inst reg_0_conduit associatedClock
Info: get_instance_interface_parameter_value nios_test_inst reg_0_conduit associatedReset
Info: get_instance_interface_ports nios_test_inst reg_0_conduit
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_AVINTDIS ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_AVINTDIS WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_AVINTDIS DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTOVR ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTOVR WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTOVR DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTSTS ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTSTS WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTSTS DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTSTS ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTSTS WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTSTS DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTEN ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTEN WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1INTEN DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTEN ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTEN WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0INTEN DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNTEN ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNTEN WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNTEN DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNTEN ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNTEN WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNTEN DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1RST ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1RST WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1RST DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0RST ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0RST WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0RST DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNT ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNT WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CNT DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNT ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNT WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CNT DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CMP ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CMP WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T0CMP DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CMP ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CMP WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_T1CMP DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP0 ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP0 WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP0 DIRECTION
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP1 ROLE
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP1 WIDTH
Info: get_instance_interface_port_property nios_test_inst reg_0_conduit reg_0_conduit_GP1 DIRECTION
Info: set_instance_parameter_value nios_test_inst_reg_0_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value nios_test_inst_reg_0_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value nios_test_inst_reg_0_conduit_bfm SIGNAL_ROLES AVINTDIS T1INTOVR T1INTSTS T0INTSTS T1INTEN T0INTEN T1CNTEN T0CNTEN T1RST T0RST T0CNT T1CNT T0CMP T1CMP GP0 GP1
Info: set_instance_parameter_value nios_test_inst_reg_0_conduit_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 1 1 32 32 32 32 32 32
Info: set_instance_parameter_value nios_test_inst_reg_0_conduit_bfm SIGNAL_DIRECTIONS input input input input input input input input input input input input input input input input
Info: get_instance_property nios_test_inst_reg_0_conduit_bfm CLASS_NAME
Info: get_instance_interfaces nios_test_inst_reg_0_conduit_bfm
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm conduit CLASS_NAME
Info: get_instance_property nios_test_inst_reg_0_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_test_inst reg_0_conduit associatedClock
Info: get_instance_interface_property nios_test_inst clk CLASS_NAME
Info: get_instance_interfaces nios_test_inst_clk_bfm
Info: get_instance_interface_property nios_test_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_test_inst_clk_bfm.clk nios_test_inst_reg_0_conduit_bfm.clk
Info: get_instance_interfaces nios_test_inst_reg_0_conduit_bfm
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm conduit CLASS_NAME
Info: get_instance_property nios_test_inst_reg_0_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_test_inst reg_0_conduit associatedReset
Info: get_instance_interface_property nios_test_inst reset CLASS_NAME
Info: get_instance_interfaces nios_test_inst_reset_bfm
Info: get_instance_interface_property nios_test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reset_bfm clk CLASS_NAME
Info: add_connection nios_test_inst_reset_bfm.reset nios_test_inst_reg_0_conduit_bfm.reset
Info: get_instance_interface_property nios_test_inst reg_0_conduit CLASS_NAME
Info: get_instance_interfaces nios_test_inst_reg_0_conduit_bfm
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_test_inst_reg_0_conduit_bfm conduit CLASS_NAME
Info: add_connection nios_test_inst_reg_0_conduit_bfm.conduit nios_test_inst.reg_0_conduit
Info: send_message Info TB_Gen: Saving testbench system: nios_test_tb.qsys
Info: TB_Gen: Saving testbench system: nios_test_tb.qsys
Info: save_system nios_test_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/mgrego29/vlsi/test/nios_test/testbench/ --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mgrego29/vlsi/test/nios_test/testbench/nios_test_tb.qsys --report-file=csv:C:/Users/mgrego29/vlsi/test/nios_test_tb.csv --report-file=spd:C:/Users/mgrego29/vlsi/test/nios_test_tb.spd
Progress: Loading testbench/nios_test_tb.qsys
Progress: Reading input file
Progress: Adding nios_test_inst [nios_test 1.0]
Progress: Parameterizing module nios_test_inst
Progress: Adding nios_test_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module nios_test_inst_clk_bfm
Progress: Adding nios_test_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module nios_test_inst_reset_bfm
Progress: Adding nios_test_inst_reg_0_conduit_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module nios_test_inst_reg_0_conduit_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_test_tb.nios_test_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_test_tb.nios_test_inst_clk_bfm:            $Revision: #1 $
Info: nios_test_tb.nios_test_inst_clk_bfm:            $Date: 2013/02/11 $
Info: nios_test_tb.nios_test_inst_reset_bfm: Elaborate: altera_reset_source
Info: nios_test_tb.nios_test_inst_reset_bfm:            $Revision: #1 $
Info: nios_test_tb.nios_test_inst_reset_bfm:            $Date: 2013/02/11 $
Info: nios_test_tb.nios_test_inst_reset_bfm: Reset is negatively asserted.
Info: nios_test_tb: Generating nios_test_tb "nios_test_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 4 modules, 6 connections
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 27 connections
Info: merlin_domain_transform: After transform: 18 modules, 71 connections
Info: merlin_router_transform: After transform: 23 modules, 86 connections
Info: merlin_traffic_limiter_transform: After transform: 25 modules, 94 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: limiter_update_transform: After transform: 35 modules, 120 connections
Info: merlin_mm_transform: After transform: 35 modules, 120 connections
Info: merlin_interrupt_mapper_transform: After transform: 36 modules, 123 connections
Info: nios_test_inst: "nios_test_tb" instantiated nios_test "nios_test_inst"
Info: nios_test_inst_clk_bfm: "nios_test_tb" instantiated altera_avalon_clock_source "nios_test_inst_clk_bfm"
Info: nios_test_inst_reset_bfm: "nios_test_tb" instantiated altera_avalon_reset_source "nios_test_inst_reset_bfm"
Warning: nios_test_inst_reg_0_conduit_bfm: No files generated for fileset SIM_VHDL
Info: nios_test_inst_reg_0_conduit_bfm: "nios_test_tb" instantiated altera_conduit_bfm "nios_test_inst_reg_0_conduit_bfm"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_test_nios2_qsys_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0038_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0038_nios2_qsys_0_gen//nios_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0038_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2013.10.03 09:13:28 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2013.10.03 09:13:28 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2013.10.03 09:13:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:13:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:13:29 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2013.10.03 09:13:29 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2013.10.03 09:13:30 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:13:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)     Testbench
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)     Instruction decoding
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)       Instruction fields
Info: nios2_qsys_0: # 2013.10.03 09:13:31 (*)       Instruction decodes
Info: nios2_qsys_0: # 2013.10.03 09:13:32 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2013.10.03 09:13:32 (*)       Instruction controls
Info: nios2_qsys_0: # 2013.10.03 09:13:32 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2013.10.03 09:13:32 (*)     Pipeline backend
Info: nios2_qsys_0: # 2013.10.03 09:13:34 (*)   Creating 'C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0038_nios2_qsys_0_gen//nios_test_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2013.10.03 09:13:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2013.10.03 09:13:39 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2013.10.03 09:13:41 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2013.10.03 09:13:51 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0: "nios_test_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_test_onchip_memory2_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0039_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0039_onchip_memory2_0_gen//nios_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0039_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0: "nios_test_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg_0: "nios_test_inst" instantiated reg "reg_0"
Info: nios2_qsys_0_instruction_master_translator: "nios_test_inst" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_test_inst" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_test_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_test_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_test_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_test_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_test_inst" instantiated altera_merlin_router "id_router"
Info: limiter: "nios_test_inst" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_test_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model nios_test_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios_test_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model nios_test_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios_test_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model nios_test_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios_test_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model nios_test_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios_test_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model nios_test_irq_mapper.vho
Info: irq_mapper: "nios_test_inst" instantiated altera_irq_mapper "irq_mapper"
Info: nios_test_tb: Done nios_test_tb" with 22 modules, 108 files, 4612550 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/mgrego29/vlsi/test/nios_test_tb.spd --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/mgrego29/vlsi/test/nios_test_tb.spd --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mgrego29/vlsi/test/nios_test/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/mgrego29/vlsi/test/nios_test/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/mgrego29/vlsi/test/nios_test/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	14 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/mgrego29/vlsi/test/nios_test/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/mgrego29/vlsi/test/ --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/ --report-file=bsf:C:/Users/mgrego29/vlsi/test/nios_test.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mgrego29/vlsi/test/nios_test.qsys
Progress: Loading test/nios_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg_0 [reg 1.0]
Progress: Parameterizing module reg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/mgrego29/vlsi/test/ --output-directory=C:/Users/mgrego29/vlsi/test/nios_test/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/mgrego29/vlsi/test/nios_test.sopcinfo --report-file=html:C:/Users/mgrego29/vlsi/test/nios_test.html --report-file=qip:C:/Users/mgrego29/vlsi/test/nios_test/synthesis/nios_test.qip --report-file=cmp:C:/Users/mgrego29/vlsi/test/nios_test.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mgrego29/vlsi/test/nios_test.qsys --language=VHDL
Progress: Loading test/nios_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg_0 [reg 1.0]
Progress: Parameterizing module reg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_test: Generating nios_test "nios_test" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 27 connections
Info: merlin_domain_transform: After transform: 18 modules, 71 connections
Info: merlin_router_transform: After transform: 23 modules, 86 connections
Info: merlin_traffic_limiter_transform: After transform: 25 modules, 94 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: limiter_update_transform: After transform: 35 modules, 120 connections
Info: merlin_mm_transform: After transform: 35 modules, 120 connections
Info: merlin_interrupt_mapper_transform: After transform: 36 modules, 123 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_test_nios2_qsys_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0072_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0072_nios2_qsys_0_gen//nios_test_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2013.10.03 09:14:18 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2013.10.03 09:14:18 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2013.10.03 09:14:18 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:14:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:14:20 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2013.10.03 09:14:20 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2013.10.03 09:14:20 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_qsys_0: # 2013.10.03 09:14:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2013.10.03 09:14:21 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2013.10.03 09:14:21 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)     Testbench
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)     Instruction decoding
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)       Instruction fields
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)       Instruction decodes
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)       Instruction controls
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2013.10.03 09:14:22 (*)     Pipeline backend
Info: nios2_qsys_0: # 2013.10.03 09:14:24 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2013.10.03 09:14:27 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2013.10.03 09:14:28 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_test_nios2_qsys_0'
Info: nios2_qsys_0: "nios_test" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_test_onchip_memory2_0 --dir=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0073_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/mgrego29/AppData/Local/Temp/alt5981_2006485110682141771.dir/0073_onchip_memory2_0_gen//nios_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_test_onchip_memory2_0'
Info: onchip_memory2_0: "nios_test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg_0: "nios_test" instantiated reg "reg_0"
Info: nios2_qsys_0_instruction_master_translator: "nios_test" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_test" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_test" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_test" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_test" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_test" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_test" instantiated altera_merlin_router "id_router"
Info: limiter: "nios_test" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_test" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_test" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "nios_test" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_test" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "nios_test" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/mgrego29/vlsi/test/nios_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_test" instantiated altera_irq_mapper "irq_mapper"
Info: nios_test: Done nios_test" with 18 modules, 72 files, 1609143 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
