git clone --depth 1 --no-tags https://github.com/pychego/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708250430
git clone --depth 1 --no-tags https://github.com/gonza2468/tfg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709926953
git clone --depth 1 --no-tags https://github.com/vermaelectronics/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713122552
git clone --depth 1 --no-tags https://github.com/rogeermv/Electronica_UABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711711309
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711580567
git clone --depth 1 --no-tags https://github.com/matheus-VBLabs/tty05_test_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712597116
git clone --depth 1 --no-tags https://github.com/dan20kim/Motion-Compensation-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715045680
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC-ELECTRONICA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710964199
git clone --depth 1 --no-tags https://github.com/TanTej31/UART_Protocol_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710733387
git clone --depth 1 --no-tags https://github.com/otabek7/Intro_to_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710919376
git clone --depth 1 --no-tags https://github.com/barperetz1/thesisSNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711934010
git clone --depth 1 --no-tags https://github.com/Khoray/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711900663
git clone --depth 1 --no-tags https://github.com/psychogenic/tt05-shaman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711109418
git clone --depth 1 --no-tags https://github.com/adriannovosel/tt05-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711239573
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/USB_CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713284573
git clone --depth 1 --no-tags https://github.com/marcoandonosie/EE108_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713706922
git clone --depth 1 --no-tags https://github.com/jaoeul/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713888385
git clone --depth 1 --no-tags https://github.com/hbx1241/SoC_lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715400963
git clone --depth 1 --no-tags https://github.com/ookkai/Decimal-to-7-Seg-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711215516
git clone --depth 1 --no-tags https://github.com/yannickreiss/tt05-stack-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712419403
git clone --depth 1 --no-tags https://github.com/PatriChou/lab-exmem-fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712436761
git clone --depth 1 --no-tags https://github.com/BbaekGiwon/CSE3016_GWB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711769964
git clone --depth 1 --no-tags https://github.com/ranan-usp/gf_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714859152
git clone --depth 1 --no-tags https://github.com/Essenceia/tcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715769525
git clone --depth 1 --no-tags https://github.com/davidparent/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714403667
git clone --depth 1 --no-tags https://github.com/naoto-0114/UART_lesson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714301573
git clone --depth 1 --no-tags https://github.com/srinidhiporandla/counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713720426
git clone --depth 1 --no-tags https://github.com/rogeermv/PRUEBA_UABC_MEXICALI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715830843
git clone --depth 1 --no-tags https://github.com/Arnella16/LINE-FOLLOWING-MAZE-SOLVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709152463
git clone --depth 1 --no-tags https://github.com/SthuthiS54/SECURE_VOTE-S1-T7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708028240
git clone --depth 1 --no-tags https://github.com/HimaneeshYadala/Automated-Reception-Desk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709737337
git clone --depth 1 --no-tags https://github.com/SudeepJoshi22/FFT_HARDWARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715696453
git clone --depth 1 --no-tags https://github.com/RookieT0T/Pipelined_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710451937
git clone --depth 1 --no-tags https://github.com/yihsintsai1003/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710131665
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/pes_sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711389835
git clone --depth 1 --no-tags https://github.com/fafachen61/SoC_lab_lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712027420
git clone --depth 1 --no-tags https://github.com/WarrenNou/Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709109122
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ICCONTEST_2023_preminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708678253
git clone --depth 1 --no-tags https://github.com/Marcotronics/ALU32b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708996377
git clone --depth 1 --no-tags https://github.com/Sainky16/adder_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709897671
git clone --depth 1 --no-tags https://github.com/NeverLuck2001/EDAchallenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709727156
git clone --depth 1 --no-tags https://github.com/irtiq7/Verilog_HDL_fundamentals_of_digital_design_and_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710276890
git clone --depth 1 --no-tags https://github.com/vigneshs41/LINTING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709786243
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-05-Full-Subtractor-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708278345
git clone --depth 1 --no-tags https://github.com/0xTJ/tt05-tinyrv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708182689
git clone --depth 1 --no-tags https://github.com/JBavitha/pes_sdw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707971421
git clone --depth 1 --no-tags https://github.com/skrjtech/aiFPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709389885
git clone --depth 1 --no-tags https://github.com/krish-iyer/FPGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714743784
git clone --depth 1 --no-tags https://github.com/kenny0915/System_on_Chip_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710280963
git clone --depth 1 --no-tags https://github.com/3190432045/D1-misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708961323
git clone --depth 1 --no-tags https://github.com/Chaoyang2007/rs_dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711187425
git clone --depth 1 --no-tags https://github.com/Yuan-Yaodong/LSI-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714185124
git clone --depth 1 --no-tags https://github.com/Pink-Balloon-Eternal/ctf-writeups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711423243
git clone --depth 1 --no-tags https://github.com/gpwaob92679/ntu-scld-2023-fall-quartus-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715168201
git clone --depth 1 --no-tags https://github.com/anishkum7/mia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709608650
git clone --depth 1 --no-tags https://github.com/urielcho/ITA23_GFMPW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711630567
git clone --depth 1 --no-tags https://github.com/KuantekAS/KNT-Embedded-Design-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715466870
git clone --depth 1 --no-tags https://github.com/abdallah8tarek/single-cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708483423
git clone --depth 1 --no-tags https://github.com/Cutout1/tt05-flappy-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711406030
git clone --depth 1 --no-tags https://github.com/namnguyen269/edabk-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711430101
git clone --depth 1 --no-tags https://github.com/bvhieu10/TIMER_8BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708645424
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710861244
git clone --depth 1 --no-tags https://github.com/vishal-eas/Verilog-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710341770
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128---Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709506503
git clone --depth 1 --no-tags https://github.com/kkmlyle/thesis_1030.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711657456
git clone --depth 1 --no-tags https://github.com/GarapatiVidyaSri/FPGA-Speaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712452254
git clone --depth 1 --no-tags https://github.com/hugodiasg/dpga_unic-cass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711593906
git clone --depth 1 --no-tags https://github.com/Nagabhushanam2005/eX_Calci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708780183
git clone --depth 1 --no-tags https://github.com/sanjaybhat2004/DDS-Mini-Project-23-24-Team-23-S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711601294
git clone --depth 1 --no-tags https://github.com/emilgoh/three-phase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714574020
git clone --depth 1 --no-tags https://github.com/theablemo/DSD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708215689
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-04-Half-Subtractor-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708277853
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/Do_An.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708339248
git clone --depth 1 --no-tags https://github.com/DoubiZhizun/BSTMSM-OS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709157022
git clone --depth 1 --no-tags https://github.com/BarakBinyamin/Trojan-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709072188
git clone --depth 1 --no-tags https://github.com/RitterKhai/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714528346
git clone --depth 1 --no-tags https://github.com/HALFPASTEIGHT/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714273968
git clone --depth 1 --no-tags https://github.com/juliaglz/Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713974130
git clone --depth 1 --no-tags https://github.com/thenorili/Turing-Complete-with-customasm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714886194
git clone --depth 1 --no-tags https://github.com/875keshav/Four_way_Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714165420
git clone --depth 1 --no-tags https://github.com/aiunderstand/tt05-REBEL2-balanced-ternary-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714111347
git clone --depth 1 --no-tags https://github.com/els2357/8bitCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713983672
git clone --depth 1 --no-tags https://github.com/CarlosGS99/Chronometer_UdG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714177902
git clone --depth 1 --no-tags https://github.com/rufiano/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713980251
git clone --depth 1 --no-tags https://github.com/sungsungwu/soc_lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712422710
git clone --depth 1 --no-tags https://github.com/CEJMU/tt05-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711967392
git clone --depth 1 --no-tags https://github.com/necaticakaci/gfmpw1a_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711931900
git clone --depth 1 --no-tags https://github.com/srinidhiporandla/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713732711
git clone --depth 1 --no-tags https://github.com/stefanalexjura/ac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715038823
git clone --depth 1 --no-tags https://github.com/nehranarendra/VENDING-MACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715768793
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/2nd-class-of-coal-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715469039
git clone --depth 1 --no-tags https://github.com/xyDong0223/System-on-Chip-Design-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713207396
git clone --depth 1 --no-tags https://github.com/ValueAchooMatthew/2DA4-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715399335
git clone --depth 1 --no-tags https://github.com/peace0627/PID-controller-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715402921
git clone --depth 1 --no-tags https://github.com/MagdElDinAhmed/ArchProjMS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712621228
git clone --depth 1 --no-tags https://github.com/val12121/Estructura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708541545
git clone --depth 1 --no-tags https://github.com/yashpandey474/Verilog-Modelling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714282170
