===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3461 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2855 ( 17.1%)    0.2855 ( 21.2%)  FIR Parser
    1.0503 ( 63.0%)    0.7283 ( 54.1%)  'firrtl.circuit' Pipeline
    0.1245 (  7.5%)    0.0719 (  5.3%)    'firrtl.module' Pipeline
    0.1076 (  6.5%)    0.0631 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0169 (  1.0%)    0.0088 (  0.7%)      LowerCHIRRTLPass
    0.0123 (  0.7%)    0.0123 (  0.9%)    InferWidths
    0.0515 (  3.1%)    0.0515 (  3.8%)    InferResets
    0.0016 (  0.1%)    0.0016 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.1%)    PrefixModules
    0.0883 (  5.3%)    0.0883 (  6.6%)    LowerFIRRTLTypes
    0.5914 ( 35.5%)    0.3220 ( 23.9%)    'firrtl.module' Pipeline
    0.0800 (  4.8%)    0.0446 (  3.3%)      ExpandWhens
    0.0015 (  0.1%)    0.0009 (  0.1%)      RemoveResets
    0.5098 ( 30.6%)    0.2764 ( 20.5%)      Canonicalizer
    0.0201 (  1.2%)    0.0201 (  1.5%)    Inliner
    0.0325 (  1.9%)    0.0325 (  2.4%)    IMConstProp
    0.0006 (  0.0%)    0.0006 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1161 (  7.0%)    0.1161 (  8.6%)    'firrtl.module' Pipeline
    0.1161 (  7.0%)    0.1161 (  8.6%)      Canonicalizer
    0.0089 (  0.5%)    0.0089 (  0.7%)    CreateSiFiveMetadata
    0.0029 (  0.2%)    0.0029 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1259 (  7.5%)    0.1259 (  9.4%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1183 (  7.1%)    0.1183 (  8.8%)  'hw.module' Pipeline
    0.0134 (  0.8%)    0.0134 (  1.0%)    HWCleanup
    0.0280 (  1.7%)    0.0280 (  2.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0588 (  3.5%)    0.0588 (  4.4%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0170 (  1.0%)    0.0170 (  1.3%)    PrettifyVerilog
    0.0867 (  5.2%)    0.0867 (  6.4%)  ExportVerilog
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    1.6681 (100.0%)    1.3461 (100.0%)  Total

{
  totalTime: 1.359,
  maxMemory: 72003584
}
