<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Aug  8 13:21:13 2020" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-10:part0:1.0" DEVICE="7z010" NAME="I2S_AXI_test" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mclk" SIGIS="undef" SIGNAME="External_Ports_mclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="mclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="bclk_i" SIGIS="undef" SIGNAME="External_Ports_bclk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="bclk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i2s_tx_lrc_i" SIGIS="undef" SIGNAME="External_Ports_i2s_tx_lrc_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_tx_lrc_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i2s_rx_dat" SIGIS="undef" SIGNAME="External_Ports_i2s_rx_dat">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_rx_dat"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i2s_rx_lrc_i" SIGIS="undef" SIGNAME="External_Ports_i2s_rx_lrc_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_rx_lrc_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="audio_mclk" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_audio_mclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="audio_mclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="bclk_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_bclk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="bclk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="i2s_tx_dat" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_tx_dat">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_tx_dat"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="i2s_tx_lrc_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_tx_lrc_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_tx_lrc_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="i2s_rx_lrc_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_rx_lrc_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="i2s_rx_lrc_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="I2S_Core_AXI_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/I2S_Core_AXI_0" HWVERSION="1.0" INSTANCE="I2S_Core_AXI_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2S_Core_AXI" VLNV="xilinx.com:module_ref:I2S_Core_AXI:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI4" NAME="reg0" RANGE="4294967296" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="AXI_D_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXI_A_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="MASTER_MODE" VALUE="1"/>
        <PARAMETER NAME="MCLK_HZ" VALUE="12288000"/>
        <PARAMETER NAME="SAMPLE_RATE_HZ" VALUE="48000"/>
        <PARAMETER NAME="TX_SAMPLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="RX_SAMPLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="PRE_PAD" VALUE="1"/>
        <PARAMETER NAME="POST_PAD" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="I2S_AXI_test_I2S_Core_AXI_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000007F"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mclk" SIGIS="undef" SIGNAME="External_Ports_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="audio_mclk" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_audio_mclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="audio_mclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bclk_i" SIGIS="undef" SIGNAME="External_Ports_bclk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bclk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bclk_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_bclk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bclk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_tx_dat" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_tx_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_tx_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_tx_lrc_i" SIGIS="undef" SIGNAME="External_Ports_i2s_tx_lrc_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_tx_lrc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_tx_lrc_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_tx_lrc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_tx_lrc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_rx_dat" SIGIS="undef" SIGNAME="External_Ports_i2s_rx_dat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_rx_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i2s_rx_lrc_i" SIGIS="undef" SIGNAME="External_Ports_i2s_rx_lrc_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_rx_lrc_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i2s_rx_lrc_o" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_i2s_rx_lrc_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i2s_rx_lrc_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="I2S_Core_AXI_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S_AXI4_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S_AXI4_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI4_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI4_AWVALID" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI4_AWREADY" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S_AXI4_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S_AXI4_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI4_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI4_WVALID" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI4_WREADY" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI4_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S_AXI4_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI4_BVALID" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI4_BREADY" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S_AXI4_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S_AXI4_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI4_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI4_ARVALID" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI4_ARREADY" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S_AXI4_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="S_AXI4_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI4_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI4_RVALID" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI4_RREADY" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="32" NAME="S_AXI4" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="I2S_AXI_test_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI4_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI4_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI4_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI4_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI4_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI4_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI4_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI4_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI4_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI4_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI4_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI4_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI4_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI4_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI4_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI4_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI4_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI4_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI4_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI4_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI4_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI4_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI4_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI4_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="I2S_AXI_test_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="I2S_Core_AXI_0_S_AXI4_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2S_Core_AXI_0" PORT="S_AXI4_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="I2S_AXI_test_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000007F" INSTANCE="I2S_Core_AXI_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI4"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="I2S_Core_AXI_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
