<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 154.140 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../rtl_kernel_wizard_1_cmodel.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.77 seconds; current allocated memory: 155.835 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_strb_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:390:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:393:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:392:76)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:392:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_strb_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:392:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:391:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:391:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:390:59)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_keep() const&apos; into &apos;void read_stream&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:38:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_data() const&apos; into &apos;void read_stream&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:37:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;void read_stream&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:36:52)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::qdma_axis(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:400:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:404:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:403:77)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:403:46)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_strb_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:403:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:402:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:402:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:401:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_strb_ptr()&apos; into &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:401:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_last() const&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:71:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;, 0&gt;::write(qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:70:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::set_last(ap_uint&lt;1&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:68:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::set_last(ap_uint&lt;1&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:65:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::set_last(ap_uint&lt;1&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:62:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_keep() const&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:60:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::set_keep(ap_uint&lt;64&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:58:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::set_data(ap_uint&lt;512&gt; const&amp;)&apos; into &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:57:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;qdma_axis&lt;512ul, 0ul, 0ul, 0ul&gt;::get_last() const&apos; into &apos;void example_stream_plus1&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, unsigned int)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:102:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void read_stream&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;)&apos; into &apos;void example_stream_plus1&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, unsigned int)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void parallel_adder&lt;512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, unsigned int)&apos; into &apos;void example_stream_plus1&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, unsigned int)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void write_stream&lt;512, 512&gt;(qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; into &apos;void example_stream_plus1&lt;512, 512&gt;(hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;qdma_axis&lt;512, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, unsigned int)&apos; (../rtl_kernel_wizard_1_cmodel.cpp:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.82 seconds; current allocated memory: 157.249 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 157.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 165.202 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 175.916 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_95_1&apos; (../rtl_kernel_wizard_1_cmodel.cpp:96) in function &apos;example_stream_plus1&lt;512, 512&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_95_1&apos; (../rtl_kernel_wizard_1_cmodel.cpp:96) in function &apos;example_stream_plus1&lt;512, 512&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_80_1&apos; (../rtl_kernel_wizard_1_cmodel.cpp:80) in function &apos;example_stream_plus1&lt;512, 512&gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 207.998 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 215.462 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;rtl_kernel_wizard_1&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;example_stream_plus1&lt;512, 512&gt;&apos; to &apos;example_stream_plus1_512_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-201]" key="ASSGN_CLOCK_INFO_459" tag="" content="Setting up clock &apos;default&apos; with a period of 10ns." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;example_stream_plus1_512_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-65]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;example_stream_plus1&lt;512, 512&gt;&apos;: contains subloop(s) that are not unrolled." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-65]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;example_stream_plus1&lt;512, 512&gt;&apos;: contains subloop(s) that are not unrolled." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_95_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_95_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 215.747 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 216.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;rtl_kernel_wizard_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 216.103 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 216.236 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;example_stream_plus1_512_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;example_stream_plus1_512_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 216.753 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;rtl_kernel_wizard_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_m_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_m_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_m_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_s_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_s_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac0_s_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_m_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_m_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_m_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_s_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_s_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;rtl_kernel_wizard_1/mac1_s_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;rtl_kernel_wizard_1&apos; to &apos;s_axilite &amp; ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;rtl_kernel_wizard_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 218.058 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 225.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for rtl_kernel_wizard_1." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for rtl_kernel_wizard_1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 789.27 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.39 seconds; current allocated memory: 225.778 MB." resolution=""/>
</Messages>
