Protel Design System Design Rule Check
PCB File : E:\DeskTop\Underway\¿Õ¼ä¶¨Î»Board1.0\SpaceLocator.PcbDoc
Date     : 2018/10/16
Time     : 20:31:53

Processing Rule : Clearance Constraint (Gap=0.203mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=0.762mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.508mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Pad C18-2(31.001mm,21.711mm) on Top Layer And Via (31.75mm,22.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-11(54.902mm,41.041mm) on Top Layer And Pad U3-12(54.902mm,40.541mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-14(54.902mm,39.541mm) on Top Layer And Pad U3-15(54.902mm,39.041mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-17(56.702mm,36.741mm) on Top Layer And Pad U3-18(57.202mm,36.741mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-2(54.902mm,45.541mm) on Top Layer And Pad U3-3(54.902mm,45.041mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-20(58.202mm,36.741mm) on Top Layer And Pad U3-21(58.702mm,36.741mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-23(59.702mm,36.741mm) on Top Layer And Pad U3-24(60.202mm,36.741mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-26(61.202mm,36.741mm) on Top Layer And Pad U3-27(61.702mm,36.741mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-5(54.902mm,44.041mm) on Top Layer And Pad U3-6(54.902mm,43.541mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad U3-8(54.902mm,42.541mm) on Top Layer And Pad U3-9(54.902mm,42.041mm) on Top Layer [Top Solder] Mask Sliver [0.118mm]
Rule Violations :10

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (104.562mm,18.624mm) on Top Overlay And Pad C12-2(104.267mm,18.796mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (105.467mm,18.104mm) on Top Overlay And Pad C12-1(105.785mm,17.92mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (18.733mm,9.962mm) on Top Overlay And Pad C11-1(18.415mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (19.637mm,10.485mm) on Top Overlay And Pad C11-2(19.933mm,10.655mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (22.395mm,16.468mm) on Top Overlay And Pad C16-2(22.225mm,16.764mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (22.919mm,15.564mm) on Top Overlay And Pad C16-1(23.101mm,15.246mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (25.951mm,18.373mm) on Top Overlay And Pad C17-2(25.781mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (26.475mm,17.469mm) on Top Overlay And Pad C17-1(26.657mm,17.151mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (31.171mm,21.415mm) on Top Overlay And Pad C18-2(31.001mm,21.711mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (31.694mm,20.511mm) on Top Overlay And Pad C18-1(31.877mm,20.193mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (35.156mm,30.291mm) on Top Overlay And Pad UT2-1(35.179mm,30.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Arc (35.266mm,30.355mm) on Top Overlay And Pad UT2-1(35.179mm,30.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Arc (35.918mm,28.971mm) on Top Overlay And Pad UT2-3(35.941mm,29.058mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (36.028mm,29.035mm) on Top Overlay And Pad UT2-3(35.941mm,29.058mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (40.601mm,28.828mm) on Top Overlay And Pad C5-2(40.259mm,28.829mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (40.658mm,31.2mm) on Top Overlay And Pad C4-2(40.132mm,31.242mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (40.658mm,33.994mm) on Top Overlay And Pad C2-2(40.132mm,34.036mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (40.753mm,36.321mm) on Top Overlay And Pad C3-2(40.411mm,36.322mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (41.645mm,28.83mm) on Top Overlay And Pad C5-1(42.012mm,28.829mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Arc (41.693mm,31.242mm) on Top Overlay And Pad C4-1(42.233mm,31.239mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Arc (41.693mm,34.036mm) on Top Overlay And Pad C2-1(42.233mm,34.033mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (41.797mm,36.323mm) on Top Overlay And Pad C3-1(42.164mm,36.322mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.949mm,23.376mm) on Top Overlay And Pad C31-1(45.339mm,23.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.949mm,25.646mm) on Top Overlay And Pad C31-2(45.339mm,25.281mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.711mm,33.536mm) on Top Overlay And Pad C30-1(46.101mm,33.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.711mm,35.806mm) on Top Overlay And Pad C30-2(46.101mm,35.441mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.711mm,40.529mm) on Top Overlay And Pad C28-2(46.101mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.711mm,42.799mm) on Top Overlay And Pad C28-1(46.101mm,42.434mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.728mm,44.441mm) on Top Overlay And Pad C32-1(46.093mm,44.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.728mm,45.221mm) on Top Overlay And Pad C32-1(46.093mm,44.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.729mm,23.376mm) on Top Overlay And Pad C31-1(45.339mm,23.741mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.729mm,25.646mm) on Top Overlay And Pad C31-2(45.339mm,25.281mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (46.468mm,31.368mm) on Top Overlay And Pad C29-2(46.126mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.491mm,33.536mm) on Top Overlay And Pad C30-1(46.101mm,33.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.491mm,35.806mm) on Top Overlay And Pad C30-2(46.101mm,35.441mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.491mm,40.529mm) on Top Overlay And Pad C28-2(46.101mm,40.894mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.491mm,42.799mm) on Top Overlay And Pad C28-1(46.101mm,42.434mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (47.512mm,31.37mm) on Top Overlay And Pad C29-1(47.879mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.998mm,44.441mm) on Top Overlay And Pad C32-2(47.633mm,44.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.998mm,45.221mm) on Top Overlay And Pad C32-2(47.633mm,44.831mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (50.151mm,23.748mm) on Top Overlay And Pad C1-1(49.784mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (50.151mm,25.653mm) on Top Overlay And Pad C20-2(49.809mm,25.654mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (50.151mm,27.558mm) on Top Overlay And Pad C25-1(49.784mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (50.151mm,29.463mm) on Top Overlay And Pad C26-1(49.784mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (50.151mm,31.368mm) on Top Overlay And Pad C27-1(49.784mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (51.195mm,23.75mm) on Top Overlay And Pad C1-2(51.537mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (51.195mm,25.655mm) on Top Overlay And Pad C20-1(51.562mm,25.654mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (51.195mm,27.56mm) on Top Overlay And Pad C25-2(51.537mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (51.195mm,29.465mm) on Top Overlay And Pad C26-2(51.537mm,29.464mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (51.195mm,31.37mm) on Top Overlay And Pad C27-2(51.537mm,31.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.934mm,46.871mm) on Top Overlay And Pad C33-2(52.324mm,47.236mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.934mm,49.141mm) on Top Overlay And Pad C33-1(52.324mm,48.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.714mm,46.871mm) on Top Overlay And Pad C33-2(52.324mm,47.236mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.714mm,49.141mm) on Top Overlay And Pad C33-1(52.324mm,48.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Arc (54.552mm,46.691mm) on Top Overlay And Pad U3-1(54.902mm,46.041mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (57.276mm,87.644mm) on Top Overlay And Pad C10-1(57.277mm,88.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (57.278mm,86.6mm) on Top Overlay And Pad C10-2(57.277mm,86.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (59.422mm,70.357mm) on Top Overlay And Pad C15-1(59.055mm,70.358mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (59.422mm,76.707mm) on Top Overlay And Pad C14-1(59.055mm,76.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (59.422mm,80.644mm) on Top Overlay And Pad C13-1(59.055mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (60.466mm,70.359mm) on Top Overlay And Pad C15-2(60.808mm,70.358mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (60.466mm,76.709mm) on Top Overlay And Pad C14-2(60.808mm,76.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (60.466mm,80.646mm) on Top Overlay And Pad C13-2(60.808mm,80.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (69.659mm,44.006mm) on Top Overlay And Pad BT1-3(69.723mm,44.069mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (69.659mm,45.529mm) on Top Overlay And Pad BT1-1(69.723mm,45.593mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (69.723mm,38.624mm) on Bottom Overlay And Pad Q2-1(69.723mm,39.624mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (69.786mm,44.005mm) on Top Overlay And Pad BT1-3(69.723mm,44.069mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Arc (69.786mm,45.529mm) on Top Overlay And Pad BT1-1(69.723mm,45.593mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (70.738mm,28.053mm) on Bottom Overlay And Pad C9-2(70.739mm,27.711mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (70.74mm,29.097mm) on Bottom Overlay And Pad C9-1(70.739mm,29.464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (71.564mm,44.006mm) on Top Overlay And Pad BT2-3(71.628mm,44.069mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (71.564mm,45.529mm) on Top Overlay And Pad BT2-1(71.628mm,45.593mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (71.691mm,44.005mm) on Top Overlay And Pad BT2-3(71.628mm,44.069mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Arc (71.691mm,45.529mm) on Top Overlay And Pad BT2-1(71.628mm,45.593mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (72.986mm,28.144mm) on Bottom Overlay And Pad C8-2(73.028mm,27.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Arc (73.027mm,29.179mm) on Bottom Overlay And Pad C8-1(73.025mm,29.718mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Arc (75.653mm,28.144mm) on Bottom Overlay And Pad C6-2(75.695mm,27.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Arc (75.694mm,29.179mm) on Bottom Overlay And Pad C6-1(75.692mm,29.718mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Arc (77.977mm,28.053mm) on Bottom Overlay And Pad C7-2(77.978mm,27.711mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (77.979mm,29.097mm) on Bottom Overlay And Pad C7-1(77.978mm,29.464mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Arc (82.336mm,19.256mm) on Top Overlay And Pad UT3-3(82.423mm,19.279mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (82.446mm,19.192mm) on Top Overlay And Pad UT3-3(82.423mm,19.279mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Arc (83.098mm,20.576mm) on Top Overlay And Pad UT3-1(83.185mm,20.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Arc (83.208mm,20.512mm) on Top Overlay And Pad UT3-1(83.185mm,20.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (88.564mm,23.155mm) on Top Overlay And Pad C22-2(88.392mm,22.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (89.084mm,24.06mm) on Top Overlay And Pad C22-1(89.268mm,24.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (93.771mm,20.234mm) on Top Overlay And Pad C21-2(93.599mm,19.939mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (94.291mm,21.139mm) on Top Overlay And Pad C21-1(94.475mm,21.457mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (97.72mm,17.955mm) on Top Overlay And Pad C19-2(97.549mm,17.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Arc (98.241mm,18.86mm) on Top Overlay And Pad C19-1(98.425mm,19.177mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT1-1(69.723mm,45.593mm) on Top Layer And Track (69.088mm,43.942mm)(69.088mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT1-1(69.723mm,45.593mm) on Top Layer And Track (70.358mm,43.942mm)(70.358mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT1-2(69.723mm,44.831mm) on Top Layer And Track (69.088mm,43.942mm)(69.088mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT1-2(69.723mm,44.831mm) on Top Layer And Track (70.358mm,43.942mm)(70.358mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT1-3(69.723mm,44.069mm) on Top Layer And Track (69.088mm,43.942mm)(69.088mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BT1-3(69.723mm,44.069mm) on Top Layer And Track (70.358mm,43.942mm)(70.358mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT2-1(71.628mm,45.593mm) on Top Layer And Track (70.993mm,43.942mm)(70.993mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT2-1(71.628mm,45.593mm) on Top Layer And Track (72.263mm,43.942mm)(72.263mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT2-2(71.628mm,44.831mm) on Top Layer And Track (70.993mm,43.942mm)(70.993mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT2-2(71.628mm,44.831mm) on Top Layer And Track (72.263mm,43.942mm)(72.263mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad BT2-3(71.628mm,44.069mm) on Top Layer And Track (70.993mm,43.942mm)(70.993mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad BT2-3(71.628mm,44.069mm) on Top Layer And Track (72.263mm,43.942mm)(72.263mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C10-1(57.277mm,88.011mm) on Top Layer And Track (56.515mm,87.579mm)(56.515mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C10-1(57.277mm,88.011mm) on Top Layer And Track (58.039mm,87.579mm)(58.039mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C10-2(57.277mm,86.258mm) on Top Layer And Track (56.515mm,85.75mm)(56.515mm,86.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C10-2(57.277mm,86.258mm) on Top Layer And Track (58.039mm,85.725mm)(58.039mm,86.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C1-1(49.784mm,23.749mm) on Top Layer And Track (49.276mm,22.987mm)(50.216mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-1(49.784mm,23.749mm) on Top Layer And Track (49.276mm,24.511mm)(50.216mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C11-1(18.415mm,9.779mm) on Top Layer And Track (17.594mm,10.185mm)(18.408mm,10.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C11-1(18.415mm,9.779mm) on Top Layer And Track (18.356mm,8.865mm)(19.17mm,9.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C11-2(19.933mm,10.655mm) on Top Layer And Track (19.178mm,11.099mm)(20.014mm,11.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C11-2(19.933mm,10.655mm) on Top Layer And Track (19.94mm,9.779mm)(20.754mm,10.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-2(51.537mm,23.749mm) on Top Layer And Track (51.105mm,22.987mm)(52.045mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-2(51.537mm,23.749mm) on Top Layer And Track (51.105mm,24.511mm)(52.07mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C12-1(105.785mm,17.92mm) on Top Layer And Track (105.03mm,17.476mm)(105.844mm,17.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C12-1(105.785mm,17.92mm) on Top Layer And Track (105.792mm,18.796mm)(106.606mm,18.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C12-2(104.267mm,18.796mm) on Top Layer And Track (103.424mm,18.403mm)(104.26mm,17.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C12-2(104.267mm,18.796mm) on Top Layer And Track (104.208mm,19.71mm)(105.022mm,19.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C13-1(59.055mm,80.645mm) on Top Layer And Track (58.547mm,79.883mm)(59.487mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C13-1(59.055mm,80.645mm) on Top Layer And Track (58.547mm,81.407mm)(59.487mm,81.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C13-2(60.808mm,80.645mm) on Top Layer And Track (60.376mm,79.883mm)(61.316mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C13-2(60.808mm,80.645mm) on Top Layer And Track (60.376mm,81.407mm)(61.341mm,81.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C14-1(59.055mm,76.708mm) on Top Layer And Track (58.547mm,75.946mm)(59.487mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C14-1(59.055mm,76.708mm) on Top Layer And Track (58.547mm,77.47mm)(59.487mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C14-2(60.808mm,76.708mm) on Top Layer And Track (60.376mm,75.946mm)(61.316mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C14-2(60.808mm,76.708mm) on Top Layer And Track (60.376mm,77.47mm)(61.341mm,77.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C15-1(59.055mm,70.358mm) on Top Layer And Track (58.547mm,69.596mm)(59.487mm,69.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C15-1(59.055mm,70.358mm) on Top Layer And Track (58.547mm,71.12mm)(59.487mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C15-2(60.808mm,70.358mm) on Top Layer And Track (60.376mm,69.596mm)(61.316mm,69.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C15-2(60.808mm,70.358mm) on Top Layer And Track (60.376mm,71.12mm)(61.341mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C16-1(23.101mm,15.246mm) on Top Layer And Track (22.225mm,15.239mm)(22.695mm,14.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C16-1(23.101mm,15.246mm) on Top Layer And Track (23.545mm,16.001mm)(24.015mm,15.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C16-2(22.225mm,16.764mm) on Top Layer And Track (21.298mm,16.845mm)(21.781mm,16.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C16-2(22.225mm,16.764mm) on Top Layer And Track (22.631mm,17.585mm)(23.101mm,16.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C17-1(26.657mm,17.151mm) on Top Layer And Track (25.781mm,17.144mm)(26.251mm,16.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C17-1(26.657mm,17.151mm) on Top Layer And Track (27.101mm,17.906mm)(27.571mm,17.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C17-2(25.781mm,18.669mm) on Top Layer And Track (24.854mm,18.75mm)(25.337mm,17.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C17-2(25.781mm,18.669mm) on Top Layer And Track (26.187mm,19.49mm)(26.657mm,18.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C18-1(31.877mm,20.193mm) on Top Layer And Track (31.001mm,20.186mm)(31.471mm,19.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C18-1(31.877mm,20.193mm) on Top Layer And Track (32.321mm,20.948mm)(32.791mm,20.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C18-2(31.001mm,21.711mm) on Top Layer And Track (30.074mm,21.792mm)(30.557mm,20.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C18-2(31.001mm,21.711mm) on Top Layer And Track (31.407mm,22.532mm)(31.877mm,21.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C19-1(98.425mm,19.177mm) on Top Layer And Track (97.549mm,19.184mm)(98.019mm,19.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C19-1(98.425mm,19.177mm) on Top Layer And Track (98.869mm,18.422mm)(99.339mm,19.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C19-2(97.549mm,17.659mm) on Top Layer And Track (96.635mm,17.6mm)(97.105mm,18.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C19-2(97.549mm,17.659mm) on Top Layer And Track (97.942mm,16.816mm)(98.425mm,17.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C20-1(51.562mm,25.654mm) on Top Layer And Track (51.13mm,24.892mm)(52.07mm,24.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C20-1(51.562mm,25.654mm) on Top Layer And Track (51.13mm,26.416mm)(52.07mm,26.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C20-2(49.809mm,25.654mm) on Top Layer And Track (49.276mm,24.892mm)(50.241mm,24.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C20-2(49.809mm,25.654mm) on Top Layer And Track (49.301mm,26.416mm)(50.241mm,26.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C21-1(94.475mm,21.457mm) on Top Layer And Track (93.599mm,21.464mm)(94.069mm,22.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C21-1(94.475mm,21.457mm) on Top Layer And Track (94.919mm,20.702mm)(95.389mm,21.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C21-2(93.599mm,19.939mm) on Top Layer And Track (92.685mm,19.88mm)(93.155mm,20.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C21-2(93.599mm,19.939mm) on Top Layer And Track (93.992mm,19.096mm)(94.475mm,19.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C22-1(89.268mm,24.378mm) on Top Layer And Track (88.392mm,24.385mm)(88.862mm,25.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C22-1(89.268mm,24.378mm) on Top Layer And Track (89.712mm,23.623mm)(90.182mm,24.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C22-2(88.392mm,22.86mm) on Top Layer And Track (87.478mm,22.801mm)(87.948mm,23.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C22-2(88.392mm,22.86mm) on Top Layer And Track (88.785mm,22.017mm)(89.268mm,22.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C25-1(49.784mm,27.559mm) on Top Layer And Track (49.276mm,26.797mm)(50.216mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C25-1(49.784mm,27.559mm) on Top Layer And Track (49.276mm,28.321mm)(50.216mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C25-2(51.537mm,27.559mm) on Top Layer And Track (51.105mm,26.797mm)(52.045mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C25-2(51.537mm,27.559mm) on Top Layer And Track (51.105mm,28.321mm)(52.07mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C26-1(49.784mm,29.464mm) on Top Layer And Track (49.276mm,28.702mm)(50.216mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C26-1(49.784mm,29.464mm) on Top Layer And Track (49.276mm,30.226mm)(50.216mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C26-2(51.537mm,29.464mm) on Top Layer And Track (51.105mm,28.702mm)(52.045mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C26-2(51.537mm,29.464mm) on Top Layer And Track (51.105mm,30.226mm)(52.07mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C27-1(49.784mm,31.369mm) on Top Layer And Track (49.276mm,30.607mm)(50.216mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C27-1(49.784mm,31.369mm) on Top Layer And Track (49.276mm,32.131mm)(50.216mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C27-2(51.537mm,31.369mm) on Top Layer And Track (51.105mm,30.607mm)(52.045mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C27-2(51.537mm,31.369mm) on Top Layer And Track (51.105mm,32.131mm)(52.07mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C28-1(46.101mm,42.434mm) on Top Layer And Track (45.311mm,42.064mm)(45.311mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(46.101mm,42.434mm) on Top Layer And Track (45.711mm,43.199mm)(46.491mm,43.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(46.101mm,42.434mm) on Top Layer And Track (46.891mm,42.064mm)(46.891mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C28-2(46.101mm,40.894mm) on Top Layer And Track (45.311mm,40.529mm)(45.311mm,41.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C28-2(46.101mm,40.894mm) on Top Layer And Track (45.711mm,40.129mm)(46.491mm,40.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(46.101mm,40.894mm) on Top Layer And Track (46.891mm,40.529mm)(46.891mm,41.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C29-1(47.879mm,31.369mm) on Top Layer And Track (47.447mm,30.607mm)(48.387mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C29-1(47.879mm,31.369mm) on Top Layer And Track (47.447mm,32.131mm)(48.387mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C29-2(46.126mm,31.369mm) on Top Layer And Track (45.593mm,30.607mm)(46.558mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C29-2(46.126mm,31.369mm) on Top Layer And Track (45.618mm,32.131mm)(46.558mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C30-1(46.101mm,33.901mm) on Top Layer And Track (45.311mm,33.536mm)(45.311mm,34.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C30-1(46.101mm,33.901mm) on Top Layer And Track (45.711mm,33.136mm)(46.491mm,33.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(46.101mm,33.901mm) on Top Layer And Track (46.891mm,33.536mm)(46.891mm,34.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C30-2(46.101mm,35.441mm) on Top Layer And Track (45.311mm,35.071mm)(45.311mm,35.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(46.101mm,35.441mm) on Top Layer And Track (45.711mm,36.206mm)(46.491mm,36.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(46.101mm,35.441mm) on Top Layer And Track (46.891mm,35.071mm)(46.891mm,35.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-1(42.164mm,36.322mm) on Top Layer And Track (41.732mm,35.56mm)(42.672mm,35.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-1(42.164mm,36.322mm) on Top Layer And Track (41.732mm,37.084mm)(42.672mm,37.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C31-1(45.339mm,23.741mm) on Top Layer And Track (44.549mm,23.376mm)(44.549mm,24.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C31-1(45.339mm,23.741mm) on Top Layer And Track (44.949mm,22.976mm)(45.729mm,22.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(45.339mm,23.741mm) on Top Layer And Track (46.129mm,23.376mm)(46.129mm,24.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C31-2(45.339mm,25.281mm) on Top Layer And Track (44.549mm,24.911mm)(44.549mm,25.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(45.339mm,25.281mm) on Top Layer And Track (44.949mm,26.046mm)(45.729mm,26.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(45.339mm,25.281mm) on Top Layer And Track (46.129mm,24.911mm)(46.129mm,25.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C3-2(40.411mm,36.322mm) on Top Layer And Track (39.878mm,35.56mm)(40.843mm,35.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-2(40.411mm,36.322mm) on Top Layer And Track (39.903mm,37.084mm)(40.843mm,37.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C32-1(46.093mm,44.831mm) on Top Layer And Track (45.328mm,44.441mm)(45.328mm,45.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C32-1(46.093mm,44.831mm) on Top Layer And Track (45.728mm,44.041mm)(46.463mm,44.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(46.093mm,44.831mm) on Top Layer And Track (45.728mm,45.621mm)(46.463mm,45.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C32-2(47.633mm,44.831mm) on Top Layer And Track (47.263mm,44.041mm)(47.998mm,44.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(47.633mm,44.831mm) on Top Layer And Track (47.263mm,45.621mm)(47.998mm,45.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(47.633mm,44.831mm) on Top Layer And Track (48.398mm,44.441mm)(48.398mm,45.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C33-1(52.324mm,48.776mm) on Top Layer And Track (51.534mm,48.406mm)(51.534mm,49.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(52.324mm,48.776mm) on Top Layer And Track (51.934mm,49.541mm)(52.714mm,49.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(52.324mm,48.776mm) on Top Layer And Track (53.114mm,48.406mm)(53.114mm,49.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C33-2(52.324mm,47.236mm) on Top Layer And Track (51.534mm,46.871mm)(51.534mm,47.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C33-2(52.324mm,47.236mm) on Top Layer And Track (51.934mm,46.471mm)(52.714mm,46.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(52.324mm,47.236mm) on Top Layer And Track (53.114mm,46.871mm)(53.114mm,47.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C5-1(42.012mm,28.829mm) on Top Layer And Track (41.58mm,28.067mm)(42.52mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C5-1(42.012mm,28.829mm) on Top Layer And Track (41.58mm,29.591mm)(42.52mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C5-2(40.259mm,28.829mm) on Top Layer And Track (39.726mm,28.067mm)(40.691mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C5-2(40.259mm,28.829mm) on Top Layer And Track (39.751mm,29.591mm)(40.691mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(77.978mm,29.464mm) on Bottom Layer And Track (77.216mm,29.032mm)(77.216mm,29.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(77.978mm,29.464mm) on Bottom Layer And Track (78.74mm,29.032mm)(78.74mm,29.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C7-2(77.978mm,27.711mm) on Bottom Layer And Track (77.216mm,27.178mm)(77.216mm,28.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-2(77.978mm,27.711mm) on Bottom Layer And Track (78.74mm,27.203mm)(78.74mm,28.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C9-1(70.739mm,29.464mm) on Bottom Layer And Track (69.977mm,29.032mm)(69.977mm,29.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C9-1(70.739mm,29.464mm) on Bottom Layer And Track (71.501mm,29.032mm)(71.501mm,29.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C9-2(70.739mm,27.711mm) on Bottom Layer And Track (69.977mm,27.178mm)(69.977mm,28.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C9-2(70.739mm,27.711mm) on Bottom Layer And Track (71.501mm,27.203mm)(71.501mm,28.143mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L1-1(68.453mm,22.225mm) on Top Layer And Track (67.574mm,21.891mm)(67.574mm,22.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad L1-1(68.453mm,22.225mm) on Top Layer And Track (67.574mm,22.958mm)(69.352mm,22.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L1-1(68.453mm,22.225mm) on Top Layer And Track (69.352mm,21.891mm)(69.352mm,22.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad L1-2(68.453mm,20.066mm) on Top Layer And Track (67.574mm,19.097mm)(67.574mm,19.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad L1-2(68.453mm,20.066mm) on Top Layer And Track (67.574mm,19.351mm)(67.574mm,20.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L1-2(68.453mm,20.066mm) on Top Layer And Track (67.574mm,19.351mm)(69.352mm,19.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L1-2(68.453mm,20.066mm) on Top Layer And Track (69.352mm,19.351mm)(69.352mm,20.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L2-1(56.007mm,60.96mm) on Top Layer And Track (55.673mm,60.061mm)(56.74mm,60.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L2-1(56.007mm,60.96mm) on Top Layer And Track (55.673mm,61.839mm)(56.689mm,61.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad L2-1(56.007mm,60.96mm) on Top Layer And Track (56.74mm,60.061mm)(56.74mm,61.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad L2-2(53.848mm,60.96mm) on Top Layer And Track (52.879mm,61.839mm)(53.133mm,61.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L2-2(53.848mm,60.96mm) on Top Layer And Track (53.133mm,60.061mm)(53.133mm,61.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L2-2(53.848mm,60.96mm) on Top Layer And Track (53.133mm,60.061mm)(54.149mm,60.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L2-2(53.848mm,60.96mm) on Top Layer And Track (53.133mm,61.839mm)(54.149mm,61.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad L3-1(37.401mm,25.746mm) on Top Layer And Track (36.274mm,25.941mm)(37.814mm,26.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad L3-1(37.401mm,25.746mm) on Top Layer And Track (36.299mm,25.897mm)(36.807mm,25.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L3-1(37.401mm,25.746mm) on Top Layer And Track (37.814mm,26.83mm)(38.347mm,25.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L3-2(38.481mm,23.876mm) on Top Layer And Track (37.569mm,23.697mm)(38.077mm,22.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad L3-2(38.481mm,23.876mm) on Top Layer And Track (38.077mm,22.817mm)(38.204mm,22.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L3-2(38.481mm,23.876mm) on Top Layer And Track (38.077mm,22.817mm)(39.617mm,23.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L3-2(38.481mm,23.876mm) on Top Layer And Track (39.109mm,24.586mm)(39.617mm,23.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad L4-1(80.835mm,30.642mm) on Top Layer And Track (79.69mm,30.457mm)(80.224mm,31.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad L4-1(80.835mm,30.642mm) on Top Layer And Track (79.69mm,30.457mm)(81.23mm,29.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L4-1(80.835mm,30.642mm) on Top Layer And Track (81.256mm,29.612mm)(81.764mm,30.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad L4-2(81.915mm,32.512mm) on Top Layer And Track (80.986mm,32.701mm)(81.494mm,33.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L4-2(81.915mm,32.512mm) on Top Layer And Track (81.494mm,33.581mm)(83.034mm,32.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad L4-2(81.915mm,32.512mm) on Top Layer And Track (82.526mm,31.812mm)(83.034mm,32.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad L4-2(81.915mm,32.512mm) on Top Layer And Track (83.034mm,32.692mm)(83.161mm,32.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Power-1(58.705mm,21.457mm) on Multi-Layer And Track (56.673mm,21.457mm)(57.054mm,21.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad Power-1(58.705mm,21.457mm) on Multi-Layer And Track (57.277mm,19.558mm)(58.674mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Power-1(58.705mm,21.457mm) on Multi-Layer And Track (60.356mm,21.457mm)(60.737mm,21.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Power-2(63.785mm,21.457mm) on Multi-Layer And Track (61.753mm,21.457mm)(62.134mm,21.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad Power-2(63.785mm,21.457mm) on Multi-Layer And Track (64.135mm,19.558mm)(65.913mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad Power-2(63.785mm,21.457mm) on Multi-Layer And Track (65.024mm,18.796mm)(65.024mm,20.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Power-2(63.785mm,21.457mm) on Multi-Layer And Track (65.436mm,21.457mm)(65.817mm,21.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-3(72.223mm,40.574mm) on Bottom Layer And Track (72.223mm,39.274mm)(72.223mm,39.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q2-3(72.223mm,40.574mm) on Bottom Layer And Track (72.223mm,41.424mm)(72.223mm,41.874mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R10-1(96.507mm,20.314mm) on Top Layer And Track (95.609mm,20.334mm)(96.206mm,21.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R10-1(96.507mm,20.314mm) on Top Layer And Track (96.206mm,21.367mm)(97.548mm,20.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R10-1(96.507mm,20.314mm) on Top Layer And Track (96.951mm,19.559mm)(97.548mm,20.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R10-2(95.631mm,18.796mm) on Top Layer And Track (94.59mm,18.517mm)(95.187mm,19.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R10-2(95.631mm,18.796mm) on Top Layer And Track (94.59mm,18.517mm)(95.91mm,17.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R10-2(95.631mm,18.796mm) on Top Layer And Track (95.91mm,17.755mm)(96.507mm,18.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad R1-1(68.458mm,23.172mm) on Bottom Layer And Track (67.315mm,24.183mm)(69.601mm,24.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R11-1(86.106mm,24.257mm) on Top Layer And Track (85.065mm,23.978mm)(85.662mm,25.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-1(86.106mm,24.257mm) on Top Layer And Track (85.065mm,23.978mm)(86.407mm,23.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R11-1(86.106mm,24.257mm) on Top Layer And Track (86.407mm,23.203mm)(87.004mm,24.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R11-2(86.982mm,25.775mm) on Top Layer And Track (86.106mm,25.782mm)(86.703mm,26.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-2(86.982mm,25.775mm) on Top Layer And Track (86.703mm,26.816mm)(88.023mm,26.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R11-2(86.982mm,25.775mm) on Top Layer And Track (87.426mm,25.02mm)(88.023mm,26.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R1-2(68.453mm,21.082mm) on Bottom Layer And Track (67.31mm,20.074mm)(69.601mm,20.074mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R12-1(54.356mm,62.992mm) on Top Layer And Track (53.594mm,62.205mm)(53.594mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad R12-1(54.356mm,62.992mm) on Top Layer And Track (53.594mm,62.205mm)(54.788mm,62.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R12-1(54.356mm,62.992mm) on Top Layer And Track (53.594mm,63.754mm)(54.788mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R12-2(56.109mm,62.992mm) on Top Layer And Track (55.677mm,62.23mm)(56.871mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R12-2(56.109mm,62.992mm) on Top Layer And Track (55.677mm,63.754mm)(56.871mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R12-2(56.109mm,62.992mm) on Top Layer And Track (56.871mm,62.23mm)(56.871mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R13-1(36.436mm,22.739mm) on Top Layer And Track (35.56mm,22.732mm)(36.157mm,21.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-1(36.436mm,22.739mm) on Top Layer And Track (36.157mm,21.698mm)(37.499mm,22.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R13-1(36.436mm,22.739mm) on Top Layer And Track (36.902mm,23.507mm)(37.499mm,22.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R13-2(35.56mm,24.257mm) on Top Layer And Track (34.519mm,24.536mm)(35.116mm,23.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-2(35.56mm,24.257mm) on Top Layer And Track (34.519mm,24.536mm)(35.839mm,25.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R13-2(35.56mm,24.257mm) on Top Layer And Track (35.839mm,25.298mm)(36.436mm,24.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R14-1(83.693mm,31.623mm) on Top Layer And Track (82.795mm,31.643mm)(83.392mm,32.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-1(83.693mm,31.623mm) on Top Layer And Track (83.392mm,32.677mm)(84.734mm,31.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R14-1(83.693mm,31.623mm) on Top Layer And Track (84.137mm,30.868mm)(84.734mm,31.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R14-2(82.817mm,30.105mm) on Top Layer And Track (81.776mm,29.826mm)(82.373mm,30.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-2(82.817mm,30.105mm) on Top Layer And Track (81.776mm,29.826mm)(83.096mm,29.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R14-2(82.817mm,30.105mm) on Top Layer And Track (83.096mm,29.064mm)(83.693mm,30.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R15-1(46.101mm,37.457mm) on Top Layer And Track (45.311mm,36.692mm)(45.311mm,37.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(46.101mm,37.457mm) on Top Layer And Track (45.311mm,36.692mm)(46.891mm,36.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(46.101mm,37.457mm) on Top Layer And Track (46.891mm,36.692mm)(46.891mm,37.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(46.101mm,38.997mm) on Top Layer And Track (45.311mm,38.627mm)(45.311mm,39.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(46.101mm,38.997mm) on Top Layer And Track (45.311mm,39.762mm)(46.891mm,39.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(46.101mm,38.997mm) on Top Layer And Track (46.891mm,38.627mm)(46.891mm,39.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R17-1(47.371mm,25.502mm) on Top Layer And Track (46.584mm,25.07mm)(46.584mm,26.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R17-1(47.371mm,25.502mm) on Top Layer And Track (46.584mm,26.264mm)(48.133mm,26.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R17-1(47.371mm,25.502mm) on Top Layer And Track (48.133mm,25.07mm)(48.133mm,26.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R17-2(47.371mm,23.749mm) on Top Layer And Track (46.609mm,22.987mm)(46.609mm,24.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R17-2(47.371mm,23.749mm) on Top Layer And Track (46.609mm,22.987mm)(48.133mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R17-2(47.371mm,23.749mm) on Top Layer And Track (48.133mm,22.987mm)(48.133mm,24.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R18-1(68.072mm,50.013mm) on Top Layer And Track (67.285mm,49.581mm)(67.285mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-1(68.072mm,50.013mm) on Top Layer And Track (67.285mm,50.775mm)(68.834mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R18-1(68.072mm,50.013mm) on Top Layer And Track (68.834mm,49.581mm)(68.834mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R18-2(68.072mm,48.26mm) on Top Layer And Track (67.31mm,47.498mm)(67.31mm,48.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-2(68.072mm,48.26mm) on Top Layer And Track (67.31mm,47.498mm)(68.834mm,47.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R18-2(68.072mm,48.26mm) on Top Layer And Track (68.834mm,47.498mm)(68.834mm,48.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R19-1(70.104mm,50.013mm) on Top Layer And Track (69.317mm,49.581mm)(69.317mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-1(70.104mm,50.013mm) on Top Layer And Track (69.317mm,50.775mm)(70.866mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R19-1(70.104mm,50.013mm) on Top Layer And Track (70.866mm,49.581mm)(70.866mm,50.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R19-2(70.104mm,48.26mm) on Top Layer And Track (69.342mm,47.498mm)(69.342mm,48.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-2(70.104mm,48.26mm) on Top Layer And Track (69.342mm,47.498mm)(70.866mm,47.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R19-2(70.104mm,48.26mm) on Top Layer And Track (70.866mm,47.498mm)(70.866mm,48.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R2-1(60.774mm,73.025mm) on Top Layer And Track (60.342mm,72.263mm)(61.536mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R2-1(60.774mm,73.025mm) on Top Layer And Track (60.342mm,73.812mm)(61.536mm,73.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R2-1(60.774mm,73.025mm) on Top Layer And Track (61.536mm,72.263mm)(61.536mm,73.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R2-2(59.021mm,73.025mm) on Top Layer And Track (58.259mm,72.263mm)(58.259mm,73.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R2-2(59.021mm,73.025mm) on Top Layer And Track (58.259mm,72.263mm)(59.453mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R2-2(59.021mm,73.025mm) on Top Layer And Track (58.259mm,73.787mm)(59.453mm,73.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad R3-1(28.829mm,20.574mm) on Top Layer And Track (27.766mm,20.84mm)(28.363mm,19.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R3-1(28.829mm,20.574mm) on Top Layer And Track (27.766mm,20.84mm)(29.108mm,21.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R3-1(28.829mm,20.574mm) on Top Layer And Track (29.108mm,21.615mm)(29.705mm,20.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R3-2(29.705mm,19.056mm) on Top Layer And Track (28.829mm,19.049mm)(29.426mm,18.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R3-2(29.705mm,19.056mm) on Top Layer And Track (29.426mm,18.015mm)(30.746mm,18.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R3-2(29.705mm,19.056mm) on Top Layer And Track (30.149mm,19.811mm)(30.746mm,18.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R4-1(90.424mm,21.844mm) on Top Layer And Track (89.383mm,21.565mm)(89.98mm,22.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-1(90.424mm,21.844mm) on Top Layer And Track (89.383mm,21.565mm)(90.725mm,20.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R4-1(90.424mm,21.844mm) on Top Layer And Track (90.725mm,20.79mm)(91.322mm,21.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R4-2(91.3mm,23.362mm) on Top Layer And Track (90.424mm,23.369mm)(91.021mm,24.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-2(91.3mm,23.362mm) on Top Layer And Track (91.021mm,24.403mm)(92.341mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R4-2(91.3mm,23.362mm) on Top Layer And Track (91.744mm,22.607mm)(92.341mm,23.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R5-1(59.021mm,78.74mm) on Top Layer And Track (58.259mm,77.953mm)(58.259mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad R5-1(59.021mm,78.74mm) on Top Layer And Track (58.259mm,77.953mm)(59.453mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R5-1(59.021mm,78.74mm) on Top Layer And Track (58.259mm,79.502mm)(59.453mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R5-2(60.774mm,78.74mm) on Top Layer And Track (60.342mm,77.978mm)(61.536mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R5-2(60.774mm,78.74mm) on Top Layer And Track (60.342mm,79.502mm)(61.536mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R5-2(60.774mm,78.74mm) on Top Layer And Track (61.536mm,77.978mm)(61.536mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R6-1(60.774mm,67.691mm) on Top Layer And Track (60.342mm,66.929mm)(61.536mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R6-1(60.774mm,67.691mm) on Top Layer And Track (60.342mm,68.478mm)(61.536mm,68.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R6-1(60.774mm,67.691mm) on Top Layer And Track (61.536mm,66.929mm)(61.536mm,68.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R6-2(59.021mm,67.691mm) on Top Layer And Track (58.259mm,66.929mm)(58.259mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R6-2(59.021mm,67.691mm) on Top Layer And Track (58.259mm,66.929mm)(59.453mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R6-2(59.021mm,67.691mm) on Top Layer And Track (58.259mm,68.453mm)(59.453mm,68.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R7-1(24.879mm,16.135mm) on Top Layer And Track (24.003mm,16.128mm)(24.6mm,15.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R7-1(24.879mm,16.135mm) on Top Layer And Track (24.6mm,15.094mm)(25.942mm,15.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R7-1(24.879mm,16.135mm) on Top Layer And Track (25.345mm,16.903mm)(25.942mm,15.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R7-2(24.003mm,17.653mm) on Top Layer And Track (22.962mm,17.932mm)(23.559mm,16.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R7-2(24.003mm,17.653mm) on Top Layer And Track (22.962mm,17.932mm)(24.282mm,18.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R7-2(24.003mm,17.653mm) on Top Layer And Track (24.282mm,18.694mm)(24.879mm,17.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad R8-1(33.274mm,23.114mm) on Top Layer And Track (32.211mm,23.38mm)(32.808mm,22.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-1(33.274mm,23.114mm) on Top Layer And Track (32.211mm,23.38mm)(33.553mm,24.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R8-1(33.274mm,23.114mm) on Top Layer And Track (33.553mm,24.155mm)(34.15mm,23.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R8-2(34.15mm,21.596mm) on Top Layer And Track (33.274mm,21.589mm)(33.871mm,20.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-2(34.15mm,21.596mm) on Top Layer And Track (33.871mm,20.555mm)(35.191mm,21.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R8-2(34.15mm,21.596mm) on Top Layer And Track (34.594mm,22.351mm)(35.191mm,21.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R9-1(70.587mm,39.624mm) on Top Layer And Track (70.155mm,38.862mm)(71.349mm,38.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R9-1(70.587mm,39.624mm) on Top Layer And Track (70.155mm,40.411mm)(71.349mm,40.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R9-1(70.587mm,39.624mm) on Top Layer And Track (71.349mm,38.862mm)(71.349mm,40.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R9-2(68.834mm,39.624mm) on Top Layer And Track (68.072mm,38.862mm)(68.072mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad R9-2(68.834mm,39.624mm) on Top Layer And Track (68.072mm,38.862mm)(69.266mm,38.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R9-2(68.834mm,39.624mm) on Top Layer And Track (68.072mm,40.386mm)(69.266mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad REST1-1(42.164mm,24.384mm) on Top Layer And Track (40.64mm,24.765mm)(41.097mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad REST1-1(42.164mm,24.384mm) on Top Layer And Track (43.205mm,24.765mm)(43.688mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad REST1-2(42.164mm,20.066mm) on Top Layer And Track (40.64mm,19.685mm)(41.097mm,19.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad REST1-2(42.164mm,20.066mm) on Top Layer And Track (43.18mm,19.685mm)(43.688mm,19.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad SW-3(71.374mm,19.979mm) on Multi-Layer And Track (69.727mm,18.756mm)(78.236mm,18.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad SW-4(76.874mm,19.979mm) on Multi-Layer And Track (69.727mm,18.756mm)(78.236mm,18.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U1-1(41.693mm,27.181mm) on Bottom Layer And Track (43.014mm,25.925mm)(43.014mm,33.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U1-2(41.693mm,29.481mm) on Bottom Layer And Track (43.014mm,25.925mm)(43.014mm,33.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U1-2(48.133mm,29.464mm) on Bottom Layer And Track (46.824mm,25.925mm)(46.824mm,33.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U1-3(41.693mm,31.781mm) on Bottom Layer And Track (43.014mm,25.925mm)(43.014mm,33.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U2-1(69.774mm,29.845mm) on Top Layer And Track (68.518mm,31.166mm)(75.63mm,31.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U2-2(72.057mm,36.285mm) on Top Layer And Track (68.518mm,34.976mm)(75.63mm,34.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U2-2(72.074mm,29.845mm) on Top Layer And Track (68.518mm,31.166mm)(75.63mm,31.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U2-3(74.374mm,29.845mm) on Top Layer And Track (68.518mm,31.166mm)(75.63mm,31.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad UT2-1(35.179mm,30.378mm) on Top Layer And Track (34.629mm,30.06mm)(35.455mm,28.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad UT2-1(35.179mm,30.378mm) on Top Layer And Track (35.729mm,30.695mm)(36.554mm,29.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad UT2-2(35.56mm,29.718mm) on Top Layer And Track (34.629mm,30.06mm)(35.455mm,28.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad UT2-2(35.56mm,29.718mm) on Top Layer And Track (35.729mm,30.695mm)(36.554mm,29.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad UT2-3(35.941mm,29.058mm) on Top Layer And Track (34.629mm,30.06mm)(35.455mm,28.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad UT2-3(35.941mm,29.058mm) on Top Layer And Track (35.729mm,30.695mm)(36.554mm,29.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad UT3-1(83.185mm,20.599mm) on Top Layer And Track (81.81mm,19.487mm)(82.635mm,20.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad UT3-1(83.185mm,20.599mm) on Top Layer And Track (82.909mm,18.852mm)(83.735mm,20.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad UT3-2(82.804mm,19.939mm) on Top Layer And Track (81.81mm,19.487mm)(82.635mm,20.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad UT3-2(82.804mm,19.939mm) on Top Layer And Track (82.909mm,18.852mm)(83.735mm,20.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad UT3-3(82.423mm,19.279mm) on Top Layer And Track (81.81mm,19.487mm)(82.635mm,20.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad UT3-3(82.423mm,19.279mm) on Top Layer And Track (82.909mm,18.852mm)(83.735mm,20.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Y4-1(50.927mm,44.958mm) on Multi-Layer And Track (49.149mm,45.593mm)(51.308mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad Y4-1(50.927mm,44.958mm) on Multi-Layer And Track (51.308mm,45.593mm)(51.308mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad Y4-2(49.53mm,44.958mm) on Multi-Layer And Track (49.149mm,45.593mm)(49.149mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad Y4-2(49.53mm,44.958mm) on Multi-Layer And Track (49.149mm,45.593mm)(51.308mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
Rule Violations :391

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Arc (109.996mm,10.043mm) on Top Overlay And Text "W3" (116.84mm,7.112mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (22.395mm,16.468mm) on Top Overlay And Text "C16" (20.807mm,17.441mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Arc (25.951mm,18.373mm) on Top Overlay And Text "C17" (24.253mm,19.283mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Arc (31.171mm,21.415mm) on Top Overlay And Text "C18" (29.591mm,22.352mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (35.266mm,30.355mm) on Top Overlay And Text "UT2" (36.068mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Arc (36.028mm,29.035mm) on Top Overlay And Text "UT2" (36.068mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Arc (40.601mm,28.828mm) on Top Overlay And Text "C5" (38.989mm,28.194mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Arc (40.658mm,31.2mm) on Top Overlay And Text "C4" (38.608mm,30.607mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Arc (40.658mm,33.994mm) on Top Overlay And Text "C2" (38.608mm,33.528mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Arc (40.753mm,36.321mm) on Top Overlay And Text "C3" (39.243mm,35.687mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Arc (46.468mm,31.368mm) on Top Overlay And Text "C29" (44.983mm,30.861mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (51.195mm,23.75mm) on Top Overlay And Text "C1" (52.832mm,23.876mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Arc (51.195mm,25.655mm) on Top Overlay And Text "C20" (52.73mm,26.162mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Arc (51.195mm,27.56mm) on Top Overlay And Text "C25" (52.807mm,28.194mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (51.195mm,29.465mm) on Top Overlay And Text "C26" (52.832mm,30.226mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (51.195mm,31.37mm) on Top Overlay And Text "C27" (52.832mm,32.385mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (51.934mm,49.141mm) on Top Overlay And Text "C33" (51.562mm,49.911mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Arc (52.714mm,49.141mm) on Top Overlay And Text "C33" (51.562mm,49.911mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Arc (59.996mm,96.645mm) on Top Overlay And Text "W1" (58.674mm,103.886mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Arc (60.466mm,70.359mm) on Top Overlay And Text "C15" (61.951mm,71.12mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (60.466mm,76.709mm) on Top Overlay And Text "C14" (62.103mm,77.343mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Arc (60.466mm,80.646mm) on Top Overlay And Text "C13" (62.078mm,81.407mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Arc (69.659mm,45.529mm) on Top Overlay And Text "BT1" (68.961mm,46.482mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Arc (69.786mm,45.529mm) on Top Overlay And Text "BT1" (68.961mm,46.482mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Arc (70.74mm,29.097mm) on Bottom Overlay And Text "C9" (71.247mm,30.607mm) on Bottom Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Arc (71.564mm,45.529mm) on Top Overlay And Text "BT2" (71.247mm,46.482mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Arc (71.691mm,45.529mm) on Top Overlay And Text "BT2" (71.247mm,46.482mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Arc (73.027mm,29.179mm) on Bottom Overlay And Text "C8" (73.533mm,31.115mm) on Bottom Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Arc (75.694mm,29.179mm) on Bottom Overlay And Text "C6" (76.2mm,31.115mm) on Bottom Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Arc (77.979mm,29.097mm) on Bottom Overlay And Text "C7" (78.486mm,30.734mm) on Bottom Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Arc (82.336mm,19.256mm) on Top Overlay And Text "UT3" (81.534mm,19.685mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Arc (83.098mm,20.576mm) on Top Overlay And Text "UT3" (81.534mm,19.685mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (88.564mm,23.155mm) on Top Overlay And Text "C22" (88.531mm,21.577mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Arc (93.771mm,20.234mm) on Top Overlay And Text "C21" (93.599mm,18.669mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Arc (97.72mm,17.955mm) on Top Overlay And Text "C19" (97.79mm,16.256mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "24L01" (56.007mm,30.734mm) on Top Overlay And Track (56.007mm,25.273mm)(56.007mm,30.353mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "24L01" (56.007mm,30.734mm) on Top Overlay And Track (56.007mm,30.353mm)(66.167mm,30.353mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "7" (66.421mm,26.035mm) on Top Overlay And Track (66.167mm,25.273mm)(66.167mm,30.353mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "8" (66.421mm,28.575mm) on Top Overlay And Track (66.167mm,25.273mm)(66.167mm,30.353mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "BT1" (68.961mm,46.482mm) on Top Overlay And Track (67.31mm,47.498mm)(68.834mm,47.498mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "BT1" (68.961mm,46.482mm) on Top Overlay And Track (68.834mm,47.498mm)(68.834mm,48.692mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "BT1" (68.961mm,46.482mm) on Top Overlay And Track (69.342mm,47.498mm)(69.342mm,48.692mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "BT1" (68.961mm,46.482mm) on Top Overlay And Track (69.342mm,47.498mm)(70.866mm,47.498mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "C13" (62.078mm,81.407mm) on Top Overlay And Text "HUNTER" (66.675mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C14" (62.103mm,77.343mm) on Top Overlay And Text "HUNTER" (66.675mm,68.199mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "C17" (24.253mm,19.283mm) on Top Overlay And Text "R7" (22.974mm,18.548mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "C20" (52.73mm,26.162mm) on Top Overlay And Text "C25" (52.807mm,28.194mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "C25" (52.807mm,28.194mm) on Top Overlay And Text "C26" (52.832mm,30.226mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "C30" (44.958mm,33.909mm) on Top Overlay And Track (45.311mm,33.536mm)(45.311mm,34.271mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "C30" (44.958mm,33.909mm) on Top Overlay And Track (45.311mm,35.071mm)(45.311mm,35.806mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "C32" (45.974mm,45.974mm) on Top Overlay And Track (45.728mm,45.621mm)(46.463mm,45.621mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "C32" (45.974mm,45.974mm) on Top Overlay And Track (47.263mm,45.621mm)(47.998mm,45.621mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.025mm < 0.254mm) Between Text "C33" (51.562mm,49.911mm) on Top Overlay And Track (51.308mm,45.593mm)(51.308mm,52.07mm) on Top Overlay Silk Text to Silk Clearance [0.025mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C33" (51.562mm,49.911mm) on Top Overlay And Track (51.934mm,49.541mm)(52.714mm,49.541mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "DOWNLOAD1" (45.212mm,21.844mm) on Top Overlay And Track (45.085mm,18.923mm)(45.085mm,21.463mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "DOWNLOAD1" (45.212mm,21.844mm) on Top Overlay And Track (45.085mm,21.463mm)(55.245mm,21.463mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "HUNTER" (66.675mm,68.199mm) on Top Overlay And Text "R2" (62.044mm,73.533mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "L1" (68.199mm,23.368mm) on Top Overlay And Track (67.574mm,22.958mm)(69.352mm,22.958mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "L2" (52.578mm,60.325mm) on Top Overlay And Track (52.879mm,60.061mm)(52.879mm,61.839mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "L2" (52.578mm,60.325mm) on Top Overlay And Track (52.879mm,60.061mm)(53.133mm,60.061mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.209mm < 0.254mm) Between Text "L3" (36.322mm,26.416mm) on Top Overlay And Track (36.274mm,25.941mm)(37.814mm,26.83mm) on Top Overlay Silk Text to Silk Clearance [0.209mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "L4" (80.645mm,29.464mm) on Top Overlay And Track (79.69mm,30.457mm)(81.23mm,29.568mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "OLED/TFT" (52.578mm,54.356mm) on Top Overlay And Track (52.451mm,51.435mm)(52.451mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "OLED/TFT" (52.578mm,54.356mm) on Top Overlay And Track (52.451mm,53.975mm)(70.231mm,53.975mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "Power" (59.809mm,17.446mm) on Top Overlay And Track (56.165mm,18.357mm)(66.325mm,18.357mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "R10" (95.618mm,17.52mm) on Top Overlay And Track (94.59mm,18.517mm)(95.187mm,19.551mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "R10" (95.618mm,17.52mm) on Top Overlay And Track (94.59mm,18.517mm)(95.91mm,17.755mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "R10" (95.618mm,17.52mm) on Top Overlay And Track (95.91mm,17.755mm)(96.507mm,18.789mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.11mm < 0.254mm) Between Text "R11" (86.106mm,22.987mm) on Top Overlay And Track (85.065mm,23.978mm)(85.662mm,25.012mm) on Top Overlay Silk Text to Silk Clearance [0.11mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "R11" (86.106mm,22.987mm) on Top Overlay And Track (85.065mm,23.978mm)(86.407mm,23.203mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R11" (86.106mm,22.987mm) on Top Overlay And Track (86.407mm,23.203mm)(87.004mm,24.237mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "R12" (53.086mm,62.23mm) on Top Overlay And Track (52.879mm,60.061mm)(52.879mm,61.839mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "R12" (53.086mm,62.23mm) on Top Overlay And Track (52.879mm,61.839mm)(53.133mm,61.839mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R12" (53.086mm,62.23mm) on Top Overlay And Track (53.133mm,60.061mm)(53.133mm,61.839mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R12" (53.086mm,62.23mm) on Top Overlay And Track (53.133mm,61.839mm)(54.149mm,61.839mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "R17" (46.736mm,26.543mm) on Top Overlay And Track (46.584mm,25.07mm)(46.584mm,26.264mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R17" (46.736mm,26.543mm) on Top Overlay And Track (46.584mm,26.264mm)(48.133mm,26.264mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "R17" (46.736mm,26.543mm) on Top Overlay And Track (48.133mm,25.07mm)(48.133mm,26.264mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "R19" (71.247mm,49.911mm) on Top Overlay And Track (70.866mm,47.498mm)(70.866mm,48.692mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "R19" (71.247mm,49.911mm) on Top Overlay And Track (70.866mm,49.581mm)(70.866mm,50.775mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "R3" (27.546mm,21.088mm) on Top Overlay And Track (27.766mm,20.84mm)(28.363mm,19.806mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "R3" (27.546mm,21.088mm) on Top Overlay And Track (27.766mm,20.84mm)(29.108mm,21.615mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R4" (90.284mm,20.695mm) on Top Overlay And Track (89.383mm,21.565mm)(89.98mm,22.599mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.254mm) Between Text "R4" (90.284mm,20.695mm) on Top Overlay And Track (89.383mm,21.565mm)(90.725mm,20.79mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "R4" (90.284mm,20.695mm) on Top Overlay And Track (90.725mm,20.79mm)(91.322mm,21.824mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "R5" (61.942mm,79.248mm) on Top Overlay And Track (60.342mm,79.502mm)(61.536mm,79.502mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R5" (61.942mm,79.248mm) on Top Overlay And Track (61.536mm,77.978mm)(61.536mm,79.502mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R6" (61.942mm,68.199mm) on Top Overlay And Track (61.536mm,66.929mm)(61.536mm,68.478mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R8" (32.118mm,23.882mm) on Top Overlay And Track (32.211mm,23.38mm)(33.553mm,24.155mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "R9" (71.755mm,40.005mm) on Top Overlay And Track (70.155mm,38.862mm)(71.349mm,38.862mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R9" (71.755mm,40.005mm) on Top Overlay And Track (71.349mm,38.862mm)(71.349mm,40.411mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "U5" (21.654mm,13.375mm) on Bottom Overlay And Track (20.409mm,12.149mm)(38.006mm,22.309mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "U6" (100.815mm,18.818mm) on Bottom Overlay And Track (101.806mm,18.712mm)(103.076mm,20.912mm) on Bottom Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "U6" (100.815mm,18.818mm) on Bottom Overlay And Track (84.208mm,28.872mm)(101.806mm,18.712mm) on Bottom Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "USART1" (77.216mm,36.83mm) on Top Overlay And Track (73.177mm,42.275mm)(79.708mm,34.492mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "USART2" (31.496mm,25.527mm) on Top Overlay And Track (25.656mm,22.649mm)(34.455mm,27.729mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "USART3" (87.884mm,19.05mm) on Top Overlay And Track (85.092mm,20.15mm)(93.891mm,15.07mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "UT2" (36.068mm,30.861mm) on Top Overlay And Track (35.729mm,30.695mm)(36.554mm,29.266mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "UT3" (81.534mm,19.685mm) on Top Overlay And Track (81.81mm,19.487mm)(82.635mm,20.916mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
Rule Violations :99

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00