var hierarchy =
[
    [ "InterconnectInterface::_BoundaryBufferItem", "class_interconnect_interface_1_1___boundary_buffer_item.html", null ],
    [ "Simulator::_cuda_device_id", "struct_simulator_1_1__cuda__device__id.html", null ],
    [ "addrdec_t", "structaddrdec__t.html", null ],
    [ "ALDRAM", "class_a_l_d_r_a_m.html", null ],
    [ "opndcoll_rfu_t::allocation_t", "classopndcoll__rfu__t_1_1allocation__t.html", null ],
    [ "ALLXMLClearTag", "struct_a_l_l_x_m_l_clear_tag.html", null ],
    [ "opndcoll_rfu_t::arbiter_t", "classopndcoll__rfu__t_1_1arbiter__t.html", null ],
    [ "Area", "class_area.html", null ],
    [ "arg_buffer_t", "classarg__buffer__t.html", null ],
    [ "array_inputs", "structarray__inputs.html", null ],
    [ "avg_max_min_counters< T >", "structavg__max__min__counters.html", null ],
    [ "avg_max_min_counters< double >", "structavg__max__min__counters.html", null ],
    [ "baseline_cache::bandwidth_management", "classbaseline__cache_1_1bandwidth__management.html", null ],
    [ "barrier_context_t", "structbarrier__context__t.html", null ],
    [ "barrier_set_t", "classbarrier__set__t.html", null ],
    [ "basic_block_t", "structbasic__block__t.html", null ],
    [ "boundary_buf", "classboundary__buf.html", null ],
    [ "brk_pt", "classbrk__pt.html", null ],
    [ "BTB_systemcore", "struct_b_t_b__systemcore.html", null ],
    [ "BufferMonitor", "class_buffer_monitor.html", null ],
    [ "Cache", "class_cache.html", null ],
    [ "cache_block_t", "structcache__block__t.html", null ],
    [ "cache_config", "classcache__config.html", [
      [ "l1d_cache_config", "classl1d__cache__config.html", null ],
      [ "l2_cache_config", "classl2__cache__config.html", null ]
    ] ],
    [ "cache_stats", "classcache__stats.html", null ],
    [ "cache_sub_stats", "structcache__sub__stats.html", null ],
    [ "cache_t", "classcache__t.html", [
      [ "baseline_cache", "classbaseline__cache.html", [
        [ "data_cache", "classdata__cache.html", [
          [ "l1_cache", "classl1__cache.html", null ],
          [ "l2_cache", "classl2__cache.html", null ]
        ] ],
        [ "read_only_cache", "classread__only__cache.html", null ]
      ] ],
      [ "tex_cache", "classtex__cache.html", null ]
    ] ],
    [ "CacheDynParam", "class_cache_dyn_param.html", null ],
    [ "CacheSystem", "class_cache_system.html", null ],
    [ "calc_time_mt_wrapper_struct", "structcalc__time__mt__wrapper__struct.html", null ],
    [ "ChildProcess", "class_child_process.html", null ],
    [ "opndcoll_rfu_t::collector_unit_t", "classopndcoll__rfu__t_1_1collector__unit__t.html", null ],
    [ "Communicate", "class_communicate.html", null ],
    [ "SpeedyController< T >::compair_depart_clk", "class_speedy_controller_1_1compair__depart__clk.html", null ],
    [ "Component", "class_component.html", [
      [ "ArrayST", "class_array_s_t.html", null ],
      [ "Bank", "class_bank.html", null ],
      [ "BranchPredictor", "class_branch_predictor.html", null ],
      [ "CCdir", "class_c_cdir.html", null ],
      [ "Core", "class_core.html", null ],
      [ "Crossbar", "class_crossbar.html", null ],
      [ "Decoder", "class_decoder.html", null ],
      [ "dep_resource_conflict_check", "classdep__resource__conflict__check.html", null ],
      [ "DFFCell", "class_d_f_f_cell.html", null ],
      [ "DRAM< T >", "class_d_r_a_m.html", null ],
      [ "Driver", "class_driver.html", null ],
      [ "EXECU", "class_e_x_e_c_u.html", null ],
      [ "FlashController", "class_flash_controller.html", null ],
      [ "FunctionalUnit", "class_functional_unit.html", null ],
      [ "HighRadix", "class_high_radix.html", null ],
      [ "Htree2", "class_htree2.html", null ],
      [ "inst_decoder", "classinst__decoder.html", null ],
      [ "InstCache", "class_inst_cache.html", [
        [ "DataCache", "class_data_cache.html", null ]
      ] ],
      [ "InstFetchU", "class_inst_fetch_u.html", null ],
      [ "interconnect", "classinterconnect.html", null ],
      [ "LoadStoreU", "class_load_store_u.html", null ],
      [ "Mat", "class_mat.html", null ],
      [ "MCBackend", "class_m_c_backend.html", null ],
      [ "MCFrontEnd", "class_m_c_front_end.html", null ],
      [ "MCPAT_Arbiter", "class_m_c_p_a_t___arbiter.html", null ],
      [ "MCPAT_Router", "class_m_c_p_a_t___router.html", null ],
      [ "MCPHY", "class_m_c_p_h_y.html", null ],
      [ "MemManU", "class_mem_man_u.html", null ],
      [ "MemoryController", "class_memory_controller.html", null ],
      [ "NIUController", "class_n_i_u_controller.html", null ],
      [ "NoC", "class_no_c.html", null ],
      [ "Nuca", "class_nuca.html", null ],
      [ "PCIeController", "class_p_c_ie_controller.html", null ],
      [ "Pipeline", "class_pipeline.html", null ],
      [ "Predec", "class_predec.html", null ],
      [ "PredecBlk", "class_predec_blk.html", null ],
      [ "PredecBlkDrv", "class_predec_blk_drv.html", null ],
      [ "Processor", "class_processor.html", null ],
      [ "RegFU", "class_reg_f_u.html", null ],
      [ "RENAMINGU", "class_r_e_n_a_m_i_n_g_u.html", null ],
      [ "SchedulerU", "class_scheduler_u.html", null ],
      [ "selection_logic", "classselection__logic.html", null ],
      [ "SharedCache", "class_shared_cache.html", null ],
      [ "Subarray", "class_subarray.html", null ],
      [ "UCA", "class_u_c_a.html", null ],
      [ "UndiffCore", "class_undiff_core.html", null ],
      [ "Waveguide", "class_waveguide.html", null ],
      [ "Wire", "class_wire.html", null ]
    ] ],
    [ "Config", "class_config.html", null ],
    [ "Configuration", "class_configuration.html", [
      [ "BookSimConfig", "class_book_sim_config.html", [
        [ "IntersimConfig", "class_intersim_config.html", null ]
      ] ],
      [ "PowerConfig", "class_power_config.html", null ]
    ] ],
    [ "Controller< T >", "class_controller.html", null ],
    [ "core_config", null, [
      [ "shader_core_config", "structshader__core__config.html", null ]
    ] ],
    [ "core_t", null, [
      [ "functionalCoreSim", "classfunctional_core_sim.html", null ],
      [ "shader_core_ctx", "classshader__core__ctx.html", null ]
    ] ],
    [ "CoreDynParam", "class_core_dyn_param.html", null ],
    [ "Credit", "class_credit.html", null ],
    [ "cta_preempt_overhead", "classcta__preempt__overhead.html", null ],
    [ "cta_preempt_overhead_compare", "classcta__preempt__overhead__compare.html", null ],
    [ "cta_stat_context_t", "classcta__stat__context__t.html", null ],
    [ "Simulator::CUctx_st", "struct_simulator_1_1_c_uctx__st.html", null ],
    [ "cudaArray", "structcuda_array.html", null ],
    [ "CUevent_st", "class_c_uevent__st.html", null ],
    [ "cuobjdumpSection", "classcuobjdump_section.html", [
      [ "cuobjdumpELFSection", "classcuobjdump_e_l_f_section.html", null ],
      [ "cuobjdumpPTXSection", "classcuobjdump_p_t_x_section.html", null ]
    ] ],
    [ "CUstream_st", "struct_c_ustream__st.html", null ],
    [ "tex_cache::data_block", "structtex__cache_1_1data__block.html", null ],
    [ "dcache_systemcore", "structdcache__systemcore.html", null ],
    [ "DDR3", "class_d_d_r3.html", null ],
    [ "DDR4", "class_d_d_r4.html", null ],
    [ "TechnologyParameter::DeviceType", "class_technology_parameter_1_1_device_type.html", null ],
    [ "dim3", "structdim3.html", null ],
    [ "opndcoll_rfu_t::dispatch_unit_t", "classopndcoll__rfu__t_1_1dispatch__unit__t.html", null ],
    [ "DRAMParam", "class_d_r_a_m_param.html", null ],
    [ "DSARP", "class_d_s_a_r_p.html", null ],
    [ "dtlb_systemcore", "structdtlb__systemcore.html", null ],
    [ "DynamicParameter", "class_dynamic_parameter.html", null ],
    [ "RowTable< T >::Entry", "struct_row_table_1_1_entry.html", null ],
    [ "Arbiter::entry_t", "struct_arbiter_1_1entry__t.html", null ],
    [ "shader_core_ctx::executed_insts_st", "structshader__core__ctx_1_1executed__insts__st.html", null ],
    [ "baseline_cache::extra_mf_fields", "structbaseline__cache_1_1extra__mf__fields.html", null ],
    [ "tex_cache::extra_mf_fields", "structtex__cache_1_1extra__mf__fields.html", null ],
    [ "tex_cache::fifo< T >", "classtex__cache_1_1fifo.html", null ],
    [ "tex_cache::fifo< mem_fetch * >", "classtex__cache_1_1fifo.html", null ],
    [ "tex_cache::fifo< tex_cache::fragment_entry >", "classtex__cache_1_1fifo.html", null ],
    [ "tex_cache::fifo< tex_cache::rob_entry >", "classtex__cache_1_1fifo.html", null ],
    [ "fifo_data< T >", "structfifo__data.html", null ],
    [ "fifo_data< mem_fetch >", "structfifo__data.html", null ],
    [ "fifo_pipeline< T >", "classfifo__pipeline.html", null ],
    [ "fifo_pipeline< mem_fetch >", "classfifo__pipeline.html", null ],
    [ "Stats_Ram::Flags", "class_stats___ram_1_1_flags.html", null ],
    [ "Flit", "struct_flit.html", null ],
    [ "flitp_compare", "classflitp__compare.html", null ],
    [ "cuda_math::float2", "structcuda__math_1_1float2.html", null ],
    [ "cuda_math::float4", "structcuda__math_1_1float4.html", null ],
    [ "tex_cache::fragment_entry", "structtex__cache_1_1fragment__entry.html", null ],
    [ "function_info", "classfunction__info.html", null ],
    [ "GDDR5", "class_g_d_d_r5.html", null ],
    [ "glbmap_entry", "structglbmap__entry.html", null ],
    [ "glue_buf", "structglue__buf.html", null ],
    [ "gpgpu_functional_sim_config", null, [
      [ "gpgpu_sim_config", "classgpgpu__sim__config.html", null ]
    ] ],
    [ "gpgpu_ptx_sim_arg", "structgpgpu__ptx__sim__arg.html", null ],
    [ "gpgpu_recon_t", "structgpgpu__recon__t.html", null ],
    [ "gpgpu_sim_wrapper", "classgpgpu__sim__wrapper.html", null ],
    [ "gpgpu_t", null, [
      [ "gpgpu_sim", "classgpgpu__sim.html", null ]
    ] ],
    [ "GpuWrapper", "class_gpu_wrapper.html", null ],
    [ "hash_addrdec_t", "classhash__addrdec__t.html", null ],
    [ "hash_ptx_file_line", "structhash__ptx__file__line.html", null ],
    [ "HBM", "class_h_b_m.html", null ],
    [ "shd_warp_t::ibuffer_entry", "structshd__warp__t_1_1ibuffer__entry.html", null ],
    [ "icache_systemcore", "structicache__systemcore.html", null ],
    [ "ifetch_buffer_t", "structifetch__buffer__t.html", null ],
    [ "InjectionProcess", "class_injection_process.html", [
      [ "BernoulliInjectionProcess", "class_bernoulli_injection_process.html", null ],
      [ "OnOffInjectionProcess", "class_on_off_injection_process.html", null ]
    ] ],
    [ "opndcoll_rfu_t::input_port_t", "classopndcoll__rfu__t_1_1input__port__t.html", null ],
    [ "InputParameter", "class_input_parameter.html", null ],
    [ "insn_latency_info", "structinsn__latency__info.html", null ],
    [ "insn_warp_occ_logger", "classinsn__warp__occ__logger.html", null ],
    [ "cuda_math::int4", "structcuda__math_1_1int4.html", null ],
    [ "InterconnectInterface", "class_interconnect_interface.html", null ],
    [ "TechnologyParameter::InterconnectType", "class_technology_parameter_1_1_interconnect_type.html", null ],
    [ "intfloat", "unionintfloat.html", null ],
    [ "itlb_systemcore", "structitlb__systemcore.html", null ],
    [ "KAIN_IPC", "struct_k_a_i_n___i_p_c.html", null ],
    [ "KAIN_Power_Gate_Number_Cycles", "struct_k_a_i_n___power___gate___number___cycles.html", null ],
    [ "ChildProcess::kernel_build_info", "struct_child_process_1_1kernel__build__info.html", null ],
    [ "kernel_config", "classkernel__config.html", null ],
    [ "kernel_info_t", "classkernel__info__t.html", null ],
    [ "LauncherOptionParser", "class_launcher_option_parser.html", null ],
    [ "Cache::Line", "struct_cache_1_1_line.html", null ],
    [ "linear_histogram_snapshot", "classlinear__histogram__snapshot.html", null ],
    [ "linear_to_raw_address_translation", "classlinear__to__raw__address__translation.html", null ],
    [ "LPDDR3", "class_l_p_d_d_r3.html", null ],
    [ "LPDDR4", "class_l_p_d_d_r4.html", null ],
    [ "MCParam", "class_m_c_param.html", null ],
    [ "mem_array", "classmem__array.html", null ],
    [ "mem_fetch", "classmem__fetch.html", null ],
    [ "mem_fetch_allocator", null, [
      [ "shader_core_mem_fetch_allocator", "classshader__core__mem__fetch__allocator.html", null ]
    ] ],
    [ "mem_fetch_interface", null, [
      [ "perfect_memory_interface", "classperfect__memory__interface.html", null ],
      [ "shader_memory_interface", "classshader__memory__interface.html", null ]
    ] ],
    [ "mem_power_stats_pod", "structmem__power__stats__pod.html", [
      [ "power_mem_stat_t", "classpower__mem__stat__t.html", null ]
    ] ],
    [ "mem_storage< BSIZE >", "classmem__storage.html", null ],
    [ "memory_config", "structmemory__config.html", null ],
    [ "memory_space", "classmemory__space.html", [
      [ "memory_space_impl< BSIZE >", "classmemory__space__impl.html", null ]
    ] ],
    [ "memory_stats_t", "classmemory__stats__t.html", null ],
    [ "MemoryBase", "class_memory_base.html", [
      [ "Memory< T, Controller >", "class_memory.html", null ]
    ] ],
    [ "MemoryFactory< T >", "class_memory_factory.html", null ],
    [ "TechnologyParameter::MemoryType", "class_technology_parameter_1_1_memory_type.html", null ],
    [ "min_values_t", "classmin__values__t.html", null ],
    [ "MKScheduler", "class_m_k_scheduler.html", [
      [ "DynamicScheduler", "class_dynamic_scheduler.html", [
        [ "SmartEvenScheduler", "class_smart_even_scheduler.html", null ]
      ] ],
      [ "StaticScheduler", "class_static_scheduler.html", [
        [ "EvenScheduler", "class_even_scheduler.html", null ],
        [ "FixedScheduler", "class_fixed_scheduler.html", null ]
      ] ]
    ] ],
    [ "Module", "class_module.html", [
      [ "Allocator", "class_allocator.html", [
        [ "DenseAllocator", "class_dense_allocator.html", [
          [ "LOA", "class_l_o_a.html", null ],
          [ "MaxSizeMatch", "class_max_size_match.html", null ],
          [ "PIM", "class_p_i_m.html", null ],
          [ "Wavefront", "class_wavefront.html", null ]
        ] ],
        [ "SparseAllocator", "class_sparse_allocator.html", [
          [ "iSLIP_Sparse", "classi_s_l_i_p___sparse.html", null ],
          [ "SelAlloc", "class_sel_alloc.html", null ],
          [ "SeparableAllocator", "class_separable_allocator.html", [
            [ "SeparableInputFirstAllocator", "class_separable_input_first_allocator.html", null ],
            [ "SeparableOutputFirstAllocator", "class_separable_output_first_allocator.html", null ]
          ] ]
        ] ]
      ] ],
      [ "Arbiter", "class_arbiter.html", [
        [ "MatrixArbiter", "class_matrix_arbiter.html", null ],
        [ "PriorityArbiter", "class_priority_arbiter.html", null ],
        [ "RoundRobinArbiter", "class_round_robin_arbiter.html", null ],
        [ "TreeArbiter", "class_tree_arbiter.html", null ]
      ] ],
      [ "Buffer", "class_buffer.html", null ],
      [ "BufferState", "class_buffer_state.html", null ],
      [ "BufferState::BufferPolicy", "class_buffer_state_1_1_buffer_policy.html", [
        [ "BufferState::PrivateBufferPolicy", "class_buffer_state_1_1_private_buffer_policy.html", null ],
        [ "BufferState::SharedBufferPolicy", "class_buffer_state_1_1_shared_buffer_policy.html", [
          [ "BufferState::FeedbackSharedBufferPolicy", "class_buffer_state_1_1_feedback_shared_buffer_policy.html", [
            [ "BufferState::SimpleFeedbackSharedBufferPolicy", "class_buffer_state_1_1_simple_feedback_shared_buffer_policy.html", null ]
          ] ],
          [ "BufferState::LimitedSharedBufferPolicy", "class_buffer_state_1_1_limited_shared_buffer_policy.html", [
            [ "BufferState::DynamicLimitedSharedBufferPolicy", "class_buffer_state_1_1_dynamic_limited_shared_buffer_policy.html", [
              [ "BufferState::ShiftingDynamicLimitedSharedBufferPolicy", "class_buffer_state_1_1_shifting_dynamic_limited_shared_buffer_policy.html", null ]
            ] ]
          ] ]
        ] ]
      ] ],
      [ "EventNextVCState", "class_event_next_v_c_state.html", null ],
      [ "Network", "class_network.html", [
        [ "AnyNet", "class_any_net.html", null ],
        [ "CMesh", "class_c_mesh.html", null ],
        [ "DragonFlyNew", "class_dragon_fly_new.html", null ],
        [ "FatTree", "class_fat_tree.html", null ],
        [ "FlatFlyOnChip", "class_flat_fly_on_chip.html", null ],
        [ "KNCube", "class_k_n_cube.html", null ],
        [ "KNFly", "class_k_n_fly.html", null ],
        [ "QTree", "class_q_tree.html", null ],
        [ "SingleNet", "class_single_net.html", null ],
        [ "Tree4", "class_tree4.html", null ]
      ] ],
      [ "PipelineFIFO< T >", "class_pipeline_f_i_f_o.html", null ],
      [ "PipelineFIFO< Credit >", "class_pipeline_f_i_f_o.html", null ],
      [ "PipelineFIFO< EventRouter::tArrivalEvent >", "class_pipeline_f_i_f_o.html", null ],
      [ "PipelineFIFO< Flit >", "class_pipeline_f_i_f_o.html", null ],
      [ "Power_Module", "class_power___module.html", null ],
      [ "Router", "class_router.html", [
        [ "ChaosRouter", "class_chaos_router.html", null ],
        [ "EventRouter", "class_event_router.html", null ],
        [ "IQRouter", "class_i_q_router.html", null ]
      ] ],
      [ "Stats", "class_stats.html", null ],
      [ "TimedModule", "class_timed_module.html", [
        [ "Channel< T >", "class_channel.html", null ],
        [ "Channel< Flit >", "class_channel.html", [
          [ "FlitChannel", "class_flit_channel.html", null ]
        ] ]
      ] ],
      [ "TrafficManager", "class_traffic_manager.html", [
        [ "BatchTrafficManager", "class_batch_traffic_manager.html", null ],
        [ "GPUTrafficManager", "class_g_p_u_traffic_manager.html", null ]
      ] ],
      [ "VC", "class_v_c.html", null ]
    ] ],
    [ "mshr_table::mshr_entry", "structmshr__table_1_1mshr__entry.html", null ],
    [ "mshr_table", "classmshr__table.html", null ],
    [ "my_time_vector", "classmy__time__vector.html", null ],
    [ "mycomparison", "classmycomparison.html", null ],
    [ "NamedInfo< T >", "class_named_info.html", null ],
    [ "NextToken", "struct_next_token.html", null ],
    [ "NIUParam", "class_n_i_u_param.html", null ],
    [ "NoCParam", "class_no_c_param.html", null ],
    [ "nuca_org_t", "classnuca__org__t.html", null ],
    [ "Stats_Ram::Op", "class_stats___ram_1_1_op.html", null ],
    [ "opndcoll_rfu_t::op_t", "classopndcoll__rfu__t_1_1op__t.html", null ],
    [ "operand_info", "classoperand__info.html", null ],
    [ "opndcoll_rfu_t", "classopndcoll__rfu__t.html", null ],
    [ "OptionParser", "class_option_parser.html", null ],
    [ "OptionRegistryInterface", "class_option_registry_interface.html", [
      [ "OptionRegistry< T >", "class_option_registry.html", null ]
    ] ],
    [ "GDDR5::OrgEntry", "struct_g_d_d_r5_1_1_org_entry.html", null ],
    [ "WideIO::OrgEntry", "struct_wide_i_o_1_1_org_entry.html", null ],
    [ "TLDRAM::OrgEntry", "struct_t_l_d_r_a_m_1_1_org_entry.html", null ],
    [ "WideIO2::OrgEntry", "struct_wide_i_o2_1_1_org_entry.html", null ],
    [ "ALDRAM::OrgEntry", "struct_a_l_d_r_a_m_1_1_org_entry.html", null ],
    [ "DDR3::OrgEntry", "struct_d_d_r3_1_1_org_entry.html", null ],
    [ "DDR4::OrgEntry", "struct_d_d_r4_1_1_org_entry.html", null ],
    [ "DSARP::OrgEntry", "struct_d_s_a_r_p_1_1_org_entry.html", null ],
    [ "HBM::OrgEntry", "struct_h_b_m_1_1_org_entry.html", null ],
    [ "LPDDR3::OrgEntry", "struct_l_p_d_d_r3_1_1_org_entry.html", null ],
    [ "LPDDR4::OrgEntry", "struct_l_p_d_d_r4_1_1_org_entry.html", null ],
    [ "SALP::OrgEntry", "struct_s_a_l_p_1_1_org_entry.html", null ],
    [ "OutputSet", "class_output_set.html", null ],
    [ "PacketReplyInfo", "class_packet_reply_info.html", null ],
    [ "param_info", "classparam__info.html", null ],
    [ "param_t", "structparam__t.html", null ],
    [ "ParseXML", "class_parse_x_m_l.html", null ],
    [ "PCIeParam", "class_p_c_ie_param.html", null ],
    [ "power_config", "structpower__config.html", [
      [ "gpgpu_sim_config", "classgpgpu__sim__config.html", null ]
    ] ],
    [ "power_stat_t", "classpower__stat__t.html", null ],
    [ "powerComponents", "classpower_components.html", null ],
    [ "powerDef", "classpower_def.html", null ],
    [ "predictor_systemcore", "structpredictor__systemcore.html", null ],
    [ "preempt_overhead_item", "classpreempt__overhead__item.html", null ],
    [ "preempt_throughput_overhead_comparison", "classpreempt__throughput__overhead__comparison.html", null ],
    [ "preemption_info_t", "classpreemption__info__t.html", null ],
    [ "ProcParam", "class_proc_param.html", null ],
    [ "ptx_cta_info", "classptx__cta__info.html", null ],
    [ "ptx_file_line", "classptx__file__line.html", null ],
    [ "ptx_file_line_stats", "classptx__file__line__stats.html", null ],
    [ "ptx_inflight_memory_insn_tracker", "classptx__inflight__memory__insn__tracker.html", null ],
    [ "ptx_reg_t", "unionptx__reg__t.html", null ],
    [ "ptx_thread_info", "classptx__thread__info.html", null ],
    [ "ptx_version", "classptx__version.html", null ],
    [ "Controller< T >::Queue", "struct_controller_1_1_queue.html", null ],
    [ "rec_pts", "structrec__pts.html", null ],
    [ "Refresh< T >", "class_refresh.html", null ],
    [ "DynamicScheduler::SM_info::remove_status_st", "struct_dynamic_scheduler_1_1_s_m__info_1_1remove__status__st.html", null ],
    [ "Request", "class_request.html", null ],
    [ "results_mem_array", "structresults__mem__array.html", null ],
    [ "tex_cache::rob_entry", "structtex__cache_1_1rob__entry.html", null ],
    [ "root_system", "structroot__system.html", null ],
    [ "RowPolicy< T >", "class_row_policy.html", null ],
    [ "RowTable< T >", "class_row_table.html", null ],
    [ "SALP", "class_s_a_l_p.html", null ],
    [ "Stats::ScalarStorage< T >", "class_stats_1_1_scalar_storage.html", [
      [ "Stats::AverageScalarStorage", "class_stats_1_1_average_scalar_storage.html", null ],
      [ "Stats::CountScalarStorage", "class_stats_1_1_count_scalar_storage.html", null ],
      [ "Stats::MaxScalarStorage", "class_stats_1_1_max_scalar_storage.html", null ]
    ] ],
    [ "Stats::ScalarStorage< double >", "class_stats_1_1_scalar_storage.html", null ],
    [ "Stats::ScalarStorage< uint64_t >", "class_stats_1_1_scalar_storage.html", null ],
    [ "TechnologyParameter::ScalingFactor", "class_technology_parameter_1_1_scaling_factor.html", null ],
    [ "Scheduler< T >", "class_scheduler.html", null ],
    [ "scheduler_unit", "classscheduler__unit.html", [
      [ "gto_scheduler", "classgto__scheduler.html", null ],
      [ "lrr_scheduler", "classlrr__scheduler.html", null ],
      [ "swl_scheduler", "classswl__scheduler.html", null ],
      [ "two_level_active_scheduler", "classtwo__level__active__scheduler.html", null ]
    ] ],
    [ "Scoreboard", "class_scoreboard.html", null ],
    [ "shader_core_power_stats_pod", "structshader__core__power__stats__pod.html", [
      [ "power_core_stat_t", "classpower__core__stat__t.html", null ]
    ] ],
    [ "shader_core_stats_pod", "structshader__core__stats__pod.html", [
      [ "shader_core_stats", "classshader__core__stats.html", null ]
    ] ],
    [ "shader_preempt_overhead", "classshader__preempt__overhead.html", null ],
    [ "shader_preempt_overhead_compare", "classshader__preempt__overhead__compare.html", null ],
    [ "shd_warp_t", "classshd__warp__t.html", null ],
    [ "simd_function_unit", "classsimd__function__unit.html", [
      [ "pipelined_simd_unit", "classpipelined__simd__unit.html", [
        [ "ldst_unit", "classldst__unit.html", null ],
        [ "sfu", "classsfu.html", null ],
        [ "sp_unit", "classsp__unit.html", null ]
      ] ]
    ] ],
    [ "simt_core_cluster", "classsimt__core__cluster.html", null ],
    [ "SimulationInitializer", "class_simulation_initializer.html", null ],
    [ "Simulator", "class_simulator.html", null ],
    [ "FixedScheduler::SM_alloc", "struct_fixed_scheduler_1_1_s_m__alloc.html", null ],
    [ "DynamicScheduler::SM_info", "class_dynamic_scheduler_1_1_s_m__info.html", null ],
    [ "snap_shot_trigger", "classsnap__shot__trigger.html", [
      [ "linear_histogram_logger", "classlinear__histogram__logger.html", null ],
      [ "thread_CFlocality", "classthread___c_flocality.html", null ]
    ] ],
    [ "solution", "structsolution.html", null ],
    [ "WideIO::SpeedEntry", "struct_wide_i_o_1_1_speed_entry.html", null ],
    [ "DDR4::SpeedEntry", "struct_d_d_r4_1_1_speed_entry.html", null ],
    [ "LPDDR3::SpeedEntry", "struct_l_p_d_d_r3_1_1_speed_entry.html", null ],
    [ "HBM::SpeedEntry", "struct_h_b_m_1_1_speed_entry.html", null ],
    [ "WideIO2::SpeedEntry", "struct_wide_i_o2_1_1_speed_entry.html", null ],
    [ "DSARP::SpeedEntry", "struct_d_s_a_r_p_1_1_speed_entry.html", null ],
    [ "DDR3::SpeedEntry", "struct_d_d_r3_1_1_speed_entry.html", null ],
    [ "LPDDR4::SpeedEntry", "struct_l_p_d_d_r4_1_1_speed_entry.html", null ],
    [ "TLDRAM::SpeedEntry", "struct_t_l_d_r_a_m_1_1_speed_entry.html", null ],
    [ "SALP::SpeedEntry", "struct_s_a_l_p_1_1_speed_entry.html", null ],
    [ "ALDRAM::SpeedEntry", "struct_a_l_d_r_a_m_1_1_speed_entry.html", null ],
    [ "GDDR5::SpeedEntry", "struct_g_d_d_r5_1_1_speed_entry.html", null ],
    [ "SpeedyController< T >", "class_speedy_controller.html", null ],
    [ "spill_log_interface", "classspill__log__interface.html", [
      [ "linear_histogram_logger", "classlinear__histogram__logger.html", null ],
      [ "thread_CFlocality", "classthread___c_flocality.html", null ]
    ] ],
    [ "Allocator::sRequest", "struct_allocator_1_1s_request.html", null ],
    [ "Arbiter::sRequest", "struct_arbiter_1_1s_request.html", null ],
    [ "PriorityArbiter::sRequest", "struct_priority_arbiter_1_1s_request.html", null ],
    [ "OutputSet::sSetElement", "struct_output_set_1_1s_set_element.html", null ],
    [ "Stack", "struct_stack.html", null ],
    [ "stack_entry", "structstack__entry.html", null ],
    [ "StatBase< StatType >", "class_stat_base.html", [
      [ "DistStatBase< StatType >", "class_dist_stat_base.html", null ],
      [ "ScalarStatBase< StatType >", "class_scalar_stat_base.html", null ],
      [ "StatBaseVec< StatType >", "class_stat_base_vec.html", [
        [ "VectorStatBase< StatType, Element >", "class_vector_stat_base.html", null ]
      ] ]
    ] ],
    [ "Stats::StatBase", "class_stats_1_1_stat_base.html", [
      [ "Stats::ScalarBase< AverageScalarStorage, double >", "class_stats_1_1_scalar_base.html", null ],
      [ "Stats::ScalarBase< CountScalarStorage, uint64_t >", "class_stats_1_1_scalar_base.html", null ],
      [ "Stats::ScalarBase< MaxScalarStorage, uint64_t >", "class_stats_1_1_scalar_base.html", null ],
      [ "Stats::ScalarBase< Storage, T >", "class_stats_1_1_scalar_base.html", [
        [ "Stats::Average", "class_stats_1_1_average.html", null ],
        [ "Stats::Counter", "class_stats_1_1_counter.html", null ],
        [ "Stats::Maximum", "class_stats_1_1_maximum.html", null ]
      ] ]
    ] ],
    [ "Stats_Ram::StatBase", "class_stats___ram_1_1_stat_base.html", [
      [ "Stats_Ram::Stat< Average >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::ScalarBase< Average >", "class_stats___ram_1_1_scalar_base.html", [
          [ "Stats_Ram::Average", "class_stats___ram_1_1_average.html", null ]
        ] ]
      ] ],
      [ "Stats_Ram::Stat< AverageDeviation >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::AverageDeviation", "class_stats___ram_1_1_average_deviation.html", null ]
      ] ],
      [ "Stats_Ram::Stat< AverageVector >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::VectorBase< AverageVector, Average >", "class_stats___ram_1_1_vector_base.html", [
          [ "Stats_Ram::AverageVector", "class_stats___ram_1_1_average_vector.html", null ]
        ] ]
      ] ],
      [ "Stats_Ram::Stat< ConstValue >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::ScalarBase< ConstValue >", "class_stats___ram_1_1_scalar_base.html", [
          [ "Stats_Ram::ConstValue", "class_stats___ram_1_1_const_value.html", null ]
        ] ]
      ] ],
      [ "Stats_Ram::Stat< Distribution >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::Distribution", "class_stats___ram_1_1_distribution.html", null ]
      ] ],
      [ "Stats_Ram::Stat< Histogram >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::Histogram", "class_stats___ram_1_1_histogram.html", null ]
      ] ],
      [ "Stats_Ram::Stat< Scalar >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::ScalarBase< Scalar >", "class_stats___ram_1_1_scalar_base.html", [
          [ "Stats_Ram::Scalar", "class_stats___ram_1_1_scalar.html", null ]
        ] ]
      ] ],
      [ "Stats_Ram::Stat< ScalarType >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::ScalarBase< ScalarType >", "class_stats___ram_1_1_scalar_base.html", null ]
      ] ],
      [ "Stats_Ram::Stat< StandardDeviation >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::StandardDeviation", "class_stats___ram_1_1_standard_deviation.html", null ]
      ] ],
      [ "Stats_Ram::Stat< Vector >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::VectorBase< Vector, Scalar >", "class_stats___ram_1_1_vector_base.html", [
          [ "Stats_Ram::Vector", "class_stats___ram_1_1_vector.html", null ]
        ] ]
      ] ],
      [ "Stats_Ram::Stat< Derived >", "class_stats___ram_1_1_stat.html", [
        [ "Stats_Ram::VectorBase< Derived, Element >", "class_stats___ram_1_1_vector_base.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::Average >", "class_stat_base.html", [
      [ "ScalarStatBase< Stats_Ram::Average >", "class_scalar_stat_base.html", [
        [ "AverageStat", "class_average_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::AverageDeviation >", "class_stat_base.html", [
      [ "DistStatBase< Stats_Ram::AverageDeviation >", "class_dist_stat_base.html", [
        [ "AverageDeviationStat", "class_average_deviation_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::AverageVector >", "class_stat_base.html", [
      [ "StatBaseVec< Stats_Ram::AverageVector >", "class_stat_base_vec.html", [
        [ "VectorStatBase< Stats_Ram::AverageVector, Stats_Ram::Average >", "class_vector_stat_base.html", [
          [ "AverageVectorStat", "class_average_vector_stat.html", null ]
        ] ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::Distribution >", "class_stat_base.html", [
      [ "DistStatBase< Stats_Ram::Distribution >", "class_dist_stat_base.html", [
        [ "DistributionStat", "class_distribution_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::Histogram >", "class_stat_base.html", [
      [ "DistStatBase< Stats_Ram::Histogram >", "class_dist_stat_base.html", [
        [ "HistogramStat", "class_histogram_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::Scalar >", "class_stat_base.html", [
      [ "ScalarStatBase< Stats_Ram::Scalar >", "class_scalar_stat_base.html", [
        [ "ScalarStat", "class_scalar_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::StandardDeviation >", "class_stat_base.html", [
      [ "DistStatBase< Stats_Ram::StandardDeviation >", "class_dist_stat_base.html", [
        [ "StandardDeviationStat", "class_standard_deviation_stat.html", null ]
      ] ]
    ] ],
    [ "StatBase< Stats_Ram::Vector >", "class_stat_base.html", [
      [ "StatBaseVec< Stats_Ram::Vector >", "class_stat_base_vec.html", [
        [ "VectorStatBase< Stats_Ram::Vector, Stats_Ram::Scalar >", "class_vector_stat_base.html", [
          [ "VectorStat", "class_vector_stat.html", null ]
        ] ]
      ] ]
    ] ],
    [ "VC::state_info_t", "struct_v_c_1_1state__info__t.html", null ],
    [ "Stats_Ram::StatList", "class_stats___ram_1_1_stat_list.html", null ],
    [ "statsComponents", "classstats_components.html", null ],
    [ "statsDef", "classstats_def.html", null ],
    [ "stream_manager", "classstream__manager.html", null ],
    [ "stream_operation", "classstream__operation.html", null ],
    [ "SwitchMonitor", "class_switch_monitor.html", null ],
    [ "symbol", "classsymbol.html", null ],
    [ "symbol_table", "classsymbol__table.html", null ],
    [ "system_core", "structsystem__core.html", null ],
    [ "system_L1Directory", "structsystem___l1_directory.html", null ],
    [ "system_L2", "structsystem___l2.html", null ],
    [ "system_L2Directory", "structsystem___l2_directory.html", null ],
    [ "system_L3", "structsystem___l3.html", null ],
    [ "system_mc", "structsystem__mc.html", null ],
    [ "system_mem", "structsystem__mem.html", null ],
    [ "system_niu", "structsystem__niu.html", null ],
    [ "system_NoC", "structsystem___no_c.html", null ],
    [ "system_pcie", "structsystem__pcie.html", null ],
    [ "tag_array", "classtag__array.html", null ],
    [ "EventRouter::tArrivalEvent", "struct_event_router_1_1t_arrival_event.html", null ],
    [ "TechnologyParameter", "class_technology_parameter.html", null ],
    [ "textureInfo", "structtexture_info.html", null ],
    [ "thread_ctx_t", "classthread__ctx__t.html", null ],
    [ "thread_insn_span", "classthread__insn__span.html", null ],
    [ "timed_dim3", "classtimed__dim3.html", null ],
    [ "timed_dim3_comparison", "classtimed__dim3__comparison.html", null ],
    [ "DSARP::TimingEntry", "struct_d_s_a_r_p_1_1_timing_entry.html", null ],
    [ "LPDDR3::TimingEntry", "struct_l_p_d_d_r3_1_1_timing_entry.html", null ],
    [ "WideIO2::TimingEntry", "struct_wide_i_o2_1_1_timing_entry.html", null ],
    [ "DDR3::TimingEntry", "struct_d_d_r3_1_1_timing_entry.html", null ],
    [ "DDR4::TimingEntry", "struct_d_d_r4_1_1_timing_entry.html", null ],
    [ "GDDR5::TimingEntry", "struct_g_d_d_r5_1_1_timing_entry.html", null ],
    [ "TLDRAM::TimingEntry", "struct_t_l_d_r_a_m_1_1_timing_entry.html", null ],
    [ "HBM::TimingEntry", "struct_h_b_m_1_1_timing_entry.html", null ],
    [ "SALP::TimingEntry", "struct_s_a_l_p_1_1_timing_entry.html", null ],
    [ "ALDRAM::TimingEntry", "struct_a_l_d_r_a_m_1_1_timing_entry.html", null ],
    [ "WideIO::TimingEntry", "struct_wide_i_o_1_1_timing_entry.html", null ],
    [ "LPDDR4::TimingEntry", "struct_l_p_d_d_r4_1_1_timing_entry.html", null ],
    [ "TLDRAM", "class_t_l_d_r_a_m.html", null ],
    [ "ToXMLStringTool", "struct_to_x_m_l_string_tool.html", null ],
    [ "traffic_breakdown", "classtraffic__breakdown.html", null ],
    [ "TrafficPattern", "class_traffic_pattern.html", [
      [ "HotSpotTrafficPattern", "class_hot_spot_traffic_pattern.html", null ],
      [ "PermutationTrafficPattern", "class_permutation_traffic_pattern.html", [
        [ "BitPermutationTrafficPattern", "class_bit_permutation_traffic_pattern.html", [
          [ "BitCompTrafficPattern", "class_bit_comp_traffic_pattern.html", null ],
          [ "BitRevTrafficPattern", "class_bit_rev_traffic_pattern.html", null ],
          [ "ShuffleTrafficPattern", "class_shuffle_traffic_pattern.html", null ],
          [ "TransposeTrafficPattern", "class_transpose_traffic_pattern.html", null ]
        ] ],
        [ "DigitPermutationTrafficPattern", "class_digit_permutation_traffic_pattern.html", [
          [ "BadPermDFlyTrafficPattern", "class_bad_perm_d_fly_traffic_pattern.html", null ],
          [ "BadPermYarcTrafficPattern", "class_bad_perm_yarc_traffic_pattern.html", null ],
          [ "NeighborTrafficPattern", "class_neighbor_traffic_pattern.html", null ],
          [ "TornadoTrafficPattern", "class_tornado_traffic_pattern.html", null ]
        ] ]
      ] ],
      [ "RandomPermutationTrafficPattern", "class_random_permutation_traffic_pattern.html", null ],
      [ "RandomTrafficPattern", "class_random_traffic_pattern.html", [
        [ "AsymmetricTrafficPattern", "class_asymmetric_traffic_pattern.html", null ],
        [ "DiagonalTrafficPattern", "class_diagonal_traffic_pattern.html", null ],
        [ "Taper64TrafficPattern", "class_taper64_traffic_pattern.html", null ],
        [ "UniformBackgroundTrafficPattern", "class_uniform_background_traffic_pattern.html", null ],
        [ "UniformRandomTrafficPattern", "class_uniform_random_traffic_pattern.html", null ]
      ] ]
    ] ],
    [ "EventRouter::tTransportEvent", "struct_event_router_1_1t_transport_event.html", null ],
    [ "EventNextVCState::tWaiting", "struct_event_next_v_c_state_1_1t_waiting.html", null ],
    [ "type_info", "classtype__info.html", null ],
    [ "type_info_key", "classtype__info__key.html", null ],
    [ "type_info_key_compare", "structtype__info__key__compare.html", null ],
    [ "uca_org_t", "classuca__org__t.html", null ],
    [ "cuda_math::uint4", "structcuda__math_1_1uint4.html", null ],
    [ "warp_context_t", "classwarp__context__t.html", null ],
    [ "warp_inst_t", null, [
      [ "ptx_instruction", "classptx__instruction.html", null ]
    ] ],
    [ "watchpoint_event", "classwatchpoint__event.html", null ],
    [ "WideIO", "class_wide_i_o.html", null ],
    [ "WideIO2", "class_wide_i_o2.html", null ],
    [ "wire", "structwire.html", null ],
    [ "xbar0_systemNoC", "structxbar0__system_no_c.html", null ],
    [ "XML", "struct_x_m_l.html", null ],
    [ "XMLAttribute", "struct_x_m_l_attribute.html", null ],
    [ "XMLCharacterEntity", "struct_x_m_l_character_entity.html", null ],
    [ "XMLClear", "struct_x_m_l_clear.html", null ],
    [ "XMLNode", "struct_x_m_l_node.html", null ],
    [ "XMLNodeContents", "struct_x_m_l_node_contents.html", null ],
    [ "XMLNode::XMLNodeDataTag", "struct_x_m_l_node_1_1_x_m_l_node_data_tag.html", null ],
    [ "XMLParserBase64Tool", "struct_x_m_l_parser_base64_tool.html", null ],
    [ "XMLResults", "struct_x_m_l_results.html", null ],
    [ "yy_buffer_state", "structyy__buffer__state.html", null ],
    [ "yy_trans_info", "structyy__trans__info.html", null ],
    [ "yyalloc", "unionyyalloc.html", null ],
    [ "YYSTYPE", "union_y_y_s_t_y_p_e.html", null ]
];