"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/IR_Reg.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/Main_Reg.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/PC_Reg.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/Control_Unit.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/MUX21.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/MUX42.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/ALU.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/Processor.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/ROM_Memory.vhd" VHDL project 1 0 0 -02
"E:/Uni/Semester – 8/Hardware_Software Codesign/My_Designs/CoDesign/Project/src/TestBench/processor_TB.vhd" VHDL project 1 0 0 -02
. . 0 0 0