USE pango_defs;
package pgt180h_funcs
{

/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of APM in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_APM_inputs (unsigned int tx, ty)
{
    unsigned int tile_apm_sx   = tx * TILE_NUM_SITE_X;
    unsigned int tile_apm_d_sy = ty * TILE_NUM_SITE_Y;
    unsigned int tile_apm_u_sy;
    
    if(ty != 16 && ty != 57 && ty != 98 && ty != 139)
    {
        tile_apm_u_sy = (ty + 4) * TILE_NUM_SITE_Y;   
    }
    else
    {
        tile_apm_u_sy = (ty + 5) * TILE_NUM_SITE_Y; 
    }
    
    connect
        (
            // DOWN TO UP
            <pin CPI        of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>> => <wire CPO        of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> ,
            <pin CPI_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>> => <wire CPO_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> ,
            <pin CYI        of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>> => <wire CYO        of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> ,
            <pin CYI_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>> => <wire CYO_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> ,
            
            //UP TO DOWN
            <pin CZI        of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> => <wire CZO        of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>> ,
            <pin CZI_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_d_sy+1]>> => <wire CZO_SIGNED of <device APM @[tile_apm_sx+2,tile_apm_u_sy+1]>>
        );
        
};

/**VFunction******************************************************************************

  Author    [xiawei]

  Abstract  [Connect the inputs of PLL in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_PLL_inputs 
(
   unsigned int IOCLKGEN_T0_TILE_X  ,
   unsigned int IOCLKGEN_T0_TILE_Y  ,
   unsigned int IOCLKGEN_T1_TILE_X  ,
   unsigned int IOCLKGEN_T1_TILE_Y  ,
                 
   unsigned int IOCLKGEN_B0_TILE_X  ,
   unsigned int IOCLKGEN_B0_TILE_Y  ,
   unsigned int IOCLKGEN_B1_TILE_X  ,
   unsigned int IOCLKGEN_B1_TILE_Y  ,

   unsigned int IOCLKGEN_R0_TILE_X  ,
   unsigned int IOCLKGEN_R0_TILE_Y  ,
   unsigned int IOCLKGEN_R1_TILE_X  ,
   unsigned int IOCLKGEN_R1_TILE_Y  ,
   
   unsigned int IOCLKGEN_L_TILE_X  ,
   unsigned int IOCLKGEN_L_TILE_Y 
)
{
    //connect PLL0 (UPPER)  (41 159)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[40*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[58*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[42*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );
    
    //connect PLL1 (UPPER)  (59 159)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[58*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[40*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[60*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_L_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );

    //connect PLL2 (UPPER)  (78 159)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[77*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[95*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[79*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );

    //connect PLL3 (UPPER)  (96 159)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[95*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[77*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[97*TILE_NUM_SITE_X+2, 163*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_T1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 159*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );
    
    //connect PLL4 (DOWN)  (41 0)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[40*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[58*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([41*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[42*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([41*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>
    );

    //connect PLL5 (DOWN)  (59 0)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[58*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[40*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([59*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[60*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([59*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B0_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_TILE_Y*TILE_NUM_SITE_Y+1]>>
    );

    //connect PLL6 (DOWN)  (78 0)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[77*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[95*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([78*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[79*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([78*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );

    //connect PLL7 (DOWN)  (96 0)
    connect
    (
        //CLKIN1
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[95*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+1, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKIN2
        <pin CLKIN[0] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_A    @[77*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[3] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[4] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[6] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKIN[7] of <device PLL_CLKIN_MUX @([96*TILE_NUM_SITE_X+2, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT    of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        
        //CLKFB
        <pin CLKFB[0] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire DIN    of <device IOB_LA    @[97*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[2] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[3] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[4] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[5] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_B1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[8] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   , 
        <pin CLKFB[9] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin CLKFB[10] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>>  ,
        <pin CLKFB[11] of <device PLL_CLKFB_MUX @([96*TILE_NUM_SITE_X, 4*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @[(IOCLKGEN_R1_TILE_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_TILE_Y*TILE_NUM_SITE_Y+1]>> 
    );
};

/**VFunction******************************************************************************

  Author    [xiawei]

  Abstract  [Connect the inputs of global clock mux in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_global_clock_mux
(
    unsigned int POST_GMUX_X   ,
    unsigned int POST_GMUX_Y   ,

    unsigned int PRE_GMUX_L_X  ,
    unsigned int PRE_GMUX_L_Y  ,

    unsigned int PRE_GMUX_R_X  ,
    unsigned int PRE_GMUX_R_Y  ,

    unsigned int PRE_GMUX_T_X  ,
    unsigned int PRE_GMUX_T_Y  ,

    unsigned int PRE_GMUX_B_X  ,
    unsigned int PRE_GMUX_B_Y  ,
    
    unsigned int PLL_TILE_X0 ,
    unsigned int PLL_TILE_Y0 ,
                 
    unsigned int PLL_TILE_X1 ,
    unsigned int PLL_TILE_Y1 ,
                 
    unsigned int PLL_TILE_X2 ,
    unsigned int PLL_TILE_Y2 ,
                 
    unsigned int PLL_TILE_X3 ,
    unsigned int PLL_TILE_Y3 ,
    
    unsigned int PLL_TILE_X4 ,
    unsigned int PLL_TILE_Y4 ,
                 
    unsigned int PLL_TILE_X5 ,
    unsigned int PLL_TILE_Y5 ,
                 
    unsigned int PLL_TILE_X6 ,
    unsigned int PLL_TILE_Y6 ,
                 
    unsigned int PLL_TILE_X7 ,
    unsigned int PLL_TILE_Y7 ,
    
    unsigned int USCM_TILE_X  ,
    
    unsigned int USCM_NW_TILE0_Y ,
    unsigned int USCM_NW_TILE1_Y ,

    unsigned int USCM_NE_TILE0_Y ,
    unsigned int USCM_NE_TILE1_Y ,

    unsigned int USCM_SW_TILE0_Y ,
    unsigned int USCM_SW_TILE1_Y ,

    unsigned int USCM_SE_TILE0_Y ,
    unsigned int USCM_SE_TILE1_Y ,
    
    unsigned int IOCLKGEN_T0_X ,   
    unsigned int IOCLKGEN_T0_Y ,   
    unsigned int IOCLKGEN_T1_X ,   
    unsigned int IOCLKGEN_T1_Y ,   

    unsigned int IOCLKGEN_B0_X ,   
    unsigned int IOCLKGEN_B0_Y ,   
    unsigned int IOCLKGEN_B1_X ,   
    unsigned int IOCLKGEN_B1_Y ,   

    unsigned int IOCLKGEN_R0_X ,   
    unsigned int IOCLKGEN_R0_Y ,
    unsigned int IOCLKGEN_R1_X ,   
    unsigned int IOCLKGEN_R1_Y ,

    unsigned int IOCLKGEN_L_X ,   
    unsigned int IOCLKGEN_L_Y 
)
{
    // pre_gmux_l
    connect
    (
        <pin CLK0[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK1[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK2[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[1] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK3[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[1] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[1] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[1] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK6[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK7[0] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  

        <pin CLK0[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[3] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[3] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[2] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[2] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK4[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[2] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>,  
        <pin CLK5[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[2] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[3] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[1] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[3] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 

        <pin CLK3[2] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[2] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0] of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 

        <pin CLK0[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[3] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK0[4] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>,
        <pin CLK1[4] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>,
        <pin CLK6[4] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>,
        <pin CLK7[4] of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>,

        <pin SIG_FR_CIM[0]    of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>   => <wire S_IDD  of <device CIM @[8*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[1]    of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>   => <wire A_IBD  of <device CIM @[8*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[2]    of <device PREGMUX_LR @([PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y])>>   => <wire A_ICD  of <device CIM @[8*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>

    ); 
    
    // pre_gmux_r
    connect
    (
        <pin CLK0[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>,  
        <pin CLK1[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>,  
        <pin CLK2[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>>,  
        <pin CLK3[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>>,  
        <pin CLK4[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>>,  
        <pin CLK5[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>>,  
        <pin CLK6[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>,  
        <pin CLK7[0] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>,  

        <pin CLK0[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[1] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>>, 

        <pin CLK0[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK1[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK2[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK3[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK4[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK5[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK6[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK7[3] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>,  

        <pin CLK0[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[4] of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>, 

        <pin SIG_FR_CIM[0]    of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>   => <wire S_IRS  of <device CIM @[137*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[1]    of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>   => <wire A_IBD  of <device CIM @[137*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[2]    of <device PREGMUX_LR @([PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y])>>   => <wire A_ICD  of <device CIM @[137*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>

    ); 

    //PCLKMUX_T   FIXME
    connect
    (
        <pin IN0[0]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_RX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>,
        <pin IN0[1]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_TX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>,
        <pin IN0[2]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_RX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>,
        <pin IN0[3]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_TX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>,
        <pin IN0[4]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_RX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        //<pin IN0[5]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => 1b'1, 
        <pin IN0[6]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire REFCK2CORE  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin IN0[7]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_TX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin IN0[8]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_RX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin IN0[9]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLK2CORE_TX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>,
                                                                                                                               
        <pin IN1[0]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>, 
        <pin IN1[1]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[2]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>,  
        <pin IN1[3]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>, 
        <pin IN1[4]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>, 
        <pin IN1[5]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>,  
        <pin IN1[6]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>,   
        <pin IN1[7]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>, 
        <pin IN1[8]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>,
        <pin IN1[9]    of <device PCLKMUX @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>
    ); 

    //pre_gmux_t   FIXME
    connect
    (
        <pin CLK0[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK0[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK0[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK0[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[5]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[3]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK1[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[6]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK2[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[2]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK2[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK2[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK2[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[8]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK2[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK3[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[1]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK3[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>,
        <pin CLK3[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[6]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK4[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[0]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK4[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[7]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK5[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[0]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK6[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[1]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK7[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[2]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK7[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK7[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>,
        <pin CLK7[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[7]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK8[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[3]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK8[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK8[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK8[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>,  
        <pin CLK8[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[6]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK9[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK9[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK9[3]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[4]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>,
        <pin CLK9[5]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[5]  of <device PCLKMUX @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[6]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>,

        <pin SIG_FR_CIM[0]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire S_IRS  of <device CIM @[68*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[1]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire A_IBD  of <device CIM @[68*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[2]    of <device PREGMUX_TB @([PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y])>>   => <wire A_ICD  of <device CIM @[68*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>
    ); 

    //PCLKMUX_B   FIXME
    connect
    (
        <pin IN0[0]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_RX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN0[1]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_TX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>,
        <pin IN0[2]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_RX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>,
        <pin IN0[3]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_TX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN0[4]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_RX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN0[5]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire REFCK2CORE  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin IN0[6]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire REFCK2CORE  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN0[7]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_TX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>,
        <pin IN0[8]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_RX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN0[9]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLK2CORE_TX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>,
                                                                                                                                    
        <pin IN1[0]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[1]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[2]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[3]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[4]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>,
        <pin IN1[5]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire OUT  of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>,
        <pin IN1[6]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>,
        <pin IN1[7]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>,
        <pin IN1[8]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire OUT  of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>, 
        <pin IN1[9]    of <device PCLKMUX @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   =>  <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>
    ); 

    // pre_gmux_b   FIXME
    connect
    (
        <pin CLK0[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK0[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK0[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[5]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK0[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[3]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK1[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK1[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK1[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>,
        <pin CLK1[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[7]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK2[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[2]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK2[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK2[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[8]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK2[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>,  
        <pin CLK2[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK3[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[1]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK3[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK3[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK3[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>, 
        <pin CLK3[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK3[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[6]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK4[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[0]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,   
        <pin CLK4[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK4[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK4[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[7]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK5[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[0]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK5[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK5[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK6[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[1]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK6[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK6[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[8]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK6[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>,
        <pin CLK6[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK7[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[2]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK7[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK7[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK7[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[7]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK7[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK8[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[3]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK8[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT  of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>,
        <pin CLK8[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[9]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK8[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[6]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 

        <pin CLK9[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[4]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>,  
        <pin CLK9[3]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>,
        <pin CLK9[4]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[5]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire OUT[5]  of <device PCLKMUX @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK9[6]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire CLKDIVOUT  of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>, 

        <pin SIG_FR_CIM[0]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire S_IRS  of <device CIM @[68*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[1]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire A_IBD  of <device CIM @[68*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>,
        <pin SIG_FR_CIM[2]    of <device PREGMUX_TB @([PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y])>>   => <wire A_ICD  of <device CIM @[68*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>
    ); 
    
    // post_gmux   FIXME
    connect
    (
        <pin CLKIN_L[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[5]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[5]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[6]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[6]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_L[7]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[7]  of <device PREGMUX_LR @[PRE_GMUX_L_X*TILE_NUM_SITE_X+3, PRE_GMUX_L_Y*TILE_NUM_SITE_Y]>>,

        <pin CLKIN_R[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[5]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[5]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[6]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[6]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_R[7]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[7]  of <device PREGMUX_LR @[PRE_GMUX_R_X*TILE_NUM_SITE_X+3, PRE_GMUX_R_Y*TILE_NUM_SITE_Y]>>,

        <pin CLKIN_T[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[5]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[5]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[6]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[6]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[7]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[7]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[8]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[8]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_T[9]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[9]  of <device PREGMUX_TB @[PRE_GMUX_T_X*TILE_NUM_SITE_X+3, PRE_GMUX_T_Y*TILE_NUM_SITE_Y]>>,

        <pin CLKIN_B[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[0]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[1]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[2]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[3]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[4]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[5]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[5]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[6]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[6]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[7]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[7]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[8]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[8]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        <pin CLKIN_B[9]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire CLKOUT[9]  of <device PREGMUX_TB @[PRE_GMUX_B_X*TILE_NUM_SITE_X+3, PRE_GMUX_B_Y*TILE_NUM_SITE_Y]>>,
        
        <pin CIMO_CENT[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[68*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[5]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[68*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[6]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM2  of <device CIM @[68*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[7]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM3  of <device CIM @[68*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[8]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[78*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[9]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[78*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[10]   of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[78*TILE_NUM_SITE_X+3, 80*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_CENT[11]   of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM2  of <device CIM @[78*TILE_NUM_SITE_X+3, 80*TILE_NUM_SITE_Y+2]>>,
        
        <pin CIMO_L[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM2  of <device CIM @[8*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_L[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM3  of <device CIM @[8*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_L[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[8*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_L[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[8*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        
        <pin CIMO_R[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM2  of <device CIM @[137*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_R[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM3  of <device CIM @[137*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_R[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[137*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_R[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[137*TILE_NUM_SITE_X+3, 82*TILE_NUM_SITE_Y+2]>>,
        
        <pin CIMO_T[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[68*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_T[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[68*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_T[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM0  of <device CIM @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_T[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IM1  of <device CIM @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>>,
        
        <pin CIMO_B[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM3  of <device CIM @[68*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_B[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM2  of <device CIM @[68*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_B[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM3  of <device CIM @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>,
        <pin CIMO_B[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IM2  of <device CIM @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>>, 
        
        <pin SIG_FR_CIM_0[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IA0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>, 
        <pin SIG_FR_CIM_0[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IA1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>, 
        <pin SIG_FR_CIM_0[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IA2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_0[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IA3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,      
        <pin SIG_FR_CIM_0[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IA0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,  
        
        <pin SIG_FR_CIM_1[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IB0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_1[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IB1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_1[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IB2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_1[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IB3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_1[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IA1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        
        <pin SIG_FR_CIM_2[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IC0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_2[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IC1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_2[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IC2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_2[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_IC3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_2[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IA2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,  
        
        <pin SIG_FR_CIM_3[0]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_ID0  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_3[1]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_ID1  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_3[2]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_ID2  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_3[3]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire A_ID3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>,   
        <pin SIG_FR_CIM_3[4]    of <device POST_GMUX @([POST_GMUX_X*TILE_NUM_SITE_X+3, POST_GMUX_Y*TILE_NUM_SITE_Y])>>   => <wire S_IA3  of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>>  
        
    ); 

    // USCM  FIXME
    connect
    (
        // NE
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_0_A[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_0_A[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_A[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_A[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_0_A[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_A[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_0_A[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_A[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_A[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_0_B[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_0_B[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_B[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_B[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_0_B[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_0_B[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_0_B[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_B[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_0_B[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 

        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire S_IA3  of <device CIM @[68*TILE_NUM_SITE_X+3,84*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB0  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB1  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB2  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire A_IA2  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IA3  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IB3  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire A_IA0  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire A_IA1  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire A_IB1  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire A_IB0  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire A_IB3  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IB2  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IA2  of <device CIM @[68*TILE_NUM_SITE_X+3,84*TILE_NUM_SITE_Y+2]>>, 

        // SE
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_1_A[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_1_A[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_A[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_A[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_1_A[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_A[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_1_A[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_A[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_A[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_1_B[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_1_B[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_B[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_B[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_1_B[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_1_B[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_1_B[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_B[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_1_B[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire A_ID3  of <device CIM @[68*TILE_NUM_SITE_X+3,79*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_ID0  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_ID1  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_ID3  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire S_IDD  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID4  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID2  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire A_IDD  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_ID4  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_ID1  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_ID0  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire S_ID2  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID3  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID2  of <device CIM @[68*TILE_NUM_SITE_X+3,79*TILE_NUM_SITE_Y+2]>>, 

        // SW
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_2_A[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_2_A[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_A[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_A[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_2_A[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_A[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_2_A[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_A[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_A[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_2_B[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_2_B[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_B[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_B[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_2_B[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_2_B[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_2_B[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_B[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_2_B[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire A_ID1  of <device CIM @[68*TILE_NUM_SITE_X+3,79*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB0  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB1  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire S_IB2  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire S_IB3  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IC1  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID3  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire S_IC0  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IC3  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IC2  of <device CIM @[68*TILE_NUM_SITE_X+3,81*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IC4  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire S_IC2  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IC3  of <device CIM @[68*TILE_NUM_SITE_X+3,80*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID0  of <device CIM @[68*TILE_NUM_SITE_X+3,79*TILE_NUM_SITE_Y+2]>>, 
        
        // NW
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_3_A[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_3_A[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_A[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_A[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_3_A[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_A[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_3_A[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_A[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,
        <pin CLK0   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_A[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,

        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_3_B[0]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[1]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[2]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[3]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_3_B[4]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_B[5]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_B[6]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire GCLK_3_B[7]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,        
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[8]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>,         
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[9]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire GCLK_3_B[10]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire GCLK_3_B[11]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_B[12]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        <pin CLK1   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire GCLK_3_B[13]  of <device POST_GMUX @[POST_GMUX_X*TILE_NUM_SITE_X+3,POST_GMUX_Y*TILE_NUM_SITE_Y]>>, 
        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>      => <wire A_IA1  of <device CIM @[68*TILE_NUM_SITE_X+3,84*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_IC0  of <device CIM @[68*TILE_NUM_SITE_X+3,83*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_IC1  of <device CIM @[68*TILE_NUM_SITE_X+3,83*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y])>>    => <wire A_IC2  of <device CIM @[68*TILE_NUM_SITE_X+3,83*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>    => <wire A_IC3  of <device CIM @[68*TILE_NUM_SITE_X+3,83*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IA2  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IA1  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>      => <wire S_IC3  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>,        
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IA0  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>,         
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IA3  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y])>>    => <wire S_IC2  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>    => <wire A_IC1  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IC0  of <device CIM @[68*TILE_NUM_SITE_X+3,82*TILE_NUM_SITE_Y+2]>>, 
        <pin SEL   of <device USCM @([USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IA0  of <device CIM @[68*TILE_NUM_SITE_X+3,84*TILE_NUM_SITE_Y+2]>> 

    );

    unsigned int tx, ty;
    
    // USCM -> CLK_BUF
    //NW
    const unsigned int r_tile_uc_nw_x0[] = [ 0:7 ];
    const unsigned int r_tile_uc_nw_y0[] = {143};
    
    foreach tx ( r_tile_uc_nw_x0 )
    {
        foreach ty ( r_tile_uc_nw_y0 )
        {
            connect
            (
                <pin CLKIN[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>
            );
        }
    }

    const unsigned int r_tile_uc_nw_x1[] = [ 8:68 ];
    const unsigned int r_tile_uc_nw_y1[] = { 102, 143 };
    
    foreach tx ( r_tile_uc_nw_x1 )
    {
        foreach ty ( r_tile_uc_nw_y1 )
        {
            connect
            (
                <pin CLKIN[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NW_TILE1_Y*TILE_NUM_SITE_Y+1]>>
            );
        }
    }
    
    //NE
    const unsigned int r_tile_x1[] = [70:137];
    const unsigned int r_tile_y1[] = { 102, 143 };

    foreach tx ( r_tile_x1 )
    {
        foreach ty ( r_tile_y1 )
        {
            connect
            (
                <pin CLKIN[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_NE_TILE1_Y*TILE_NUM_SITE_Y+1]>> 
            );

        }
    }
    
    //SW
    const unsigned int r_tile_x2[] = [8:68];
    const unsigned int r_tile_y2[] = { 20, 61 };

    foreach tx ( r_tile_x2 )
    {
        foreach ty ( r_tile_y2 )
        {
            connect
            (
                <pin CLKIN[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SW_TILE1_Y*TILE_NUM_SITE_Y+1]>>              
            );
        }
    }
    
    //SE
    const unsigned int r_tile_x3[] = [70:137];
    const unsigned int r_tile_y3[] = { 20, 61 };

    foreach tx ( r_tile_x3 )
    {
        foreach ty ( r_tile_y3 )
        {

            connect
            (
                <pin CLKIN[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE0_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+3, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y]>>,
                <pin CLKIN[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X,   USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+1, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device USCM @[USCM_TILE_X*TILE_NUM_SITE_X+2, USCM_SE_TILE1_Y*TILE_NUM_SITE_Y+1]>>
            );
        }
    }
    
    // CLK_BUF -> SIB
    //NW
    const unsigned int r_tile_cs_nwx0[] = [ 0:68 ];
    const unsigned int r_tile_cs_nwy0[] = [123:142, 144:163];

    foreach tx ( r_tile_cs_nwx0 )
    {
        foreach ty ( r_tile_cs_nwy0 )
        {
            if(ty > 143)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>> 
                    
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>> 
                ); 
            }
        }
    }
    
    const unsigned int r_tile_cs_nwx1[] = [ 8:68 ];
    const unsigned int r_tile_cs_nwy1[] = [ 82:101, 103:122 ];

    foreach tx ( r_tile_cs_nwx1 )
    {
        foreach ty ( r_tile_cs_nwy1 )
        {
            if(ty > 102)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>> 
                    
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>> 
                ); 
            }
        }
    }
    
    //NE
    const unsigned int r_tile_cs_nex0[] = [ 70:137 ];
    const unsigned int r_tile_cs_ney0[] = [ 123:142, 144:163 ];

    foreach tx ( r_tile_cs_nex0 )
    {
        foreach ty ( r_tile_cs_ney0 )
        {
            if(ty >= 143)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>
                );
            }   
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>
                );
            }

        }
    }
    
    const unsigned int r_tile_cs_nex1[] = [ 70:137 ];
    const unsigned int r_tile_cs_ney1[] = [ 82:101, 103:122 ];

    foreach tx ( r_tile_cs_nex1 )
    {
        foreach ty ( r_tile_cs_ney1 )
        {
            if(ty >= 102)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>
                );
            }   
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>
                );
            }

        }
    }
    
    //SW
    const unsigned int r_tile_cs_swx0[] = [ 8:68 ];
    const unsigned int r_tile_cs_swy0[] = [ 41:60, 62:81 ];

    foreach tx ( r_tile_cs_swx0 )
    {
        foreach ty ( r_tile_cs_swy0 )
        {
            if(ty >= 61)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }
        }
    }
    
    const unsigned int r_tile_cs_swx1[] = [ 8:68 ];
    const unsigned int r_tile_cs_swy1[] = [ 0:19, 21:40 ];

    foreach tx ( r_tile_cs_swx1 )
    {
        foreach ty ( r_tile_cs_swy1 )
        {
            if(ty >= 20)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>   ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }
        }
    }
    
    //SE
    const unsigned int r_tile_cs_sex0[] = [ 70:137 ];
    const unsigned int r_tile_cs_sey0[] = [ 41:60, 62:81 ];

    foreach tx ( r_tile_cs_sex0 )
    {
        foreach ty ( r_tile_cs_sey0 )
        {
            if(ty >= 61)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,  
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,  
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>
                );
            }

        }
    }

    const unsigned int r_tile_cs_sex1[] = [ 70:137 ];
    const unsigned int r_tile_cs_sey1[] = [ 0:19, 21:40 ];

    foreach tx ( r_tile_cs_sex1 )
    {
        foreach ty ( r_tile_cs_sey1 )
        {
            if(ty >= 20)
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,  
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_T[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>
                );
            }
            else
            {
                connect
                (
                    <pin G0 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[0]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,  
                    <pin G1 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[1]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G2 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[2]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G3 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[3]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G4 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[4]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G5 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[5]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G6 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[6]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G7 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[7]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G8 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[8]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G9 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[9]  of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G10 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[10] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G11 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[11] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G12 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[12] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>  ,
                    <pin G13 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>  => <wire CLKOUT_B[13] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>
                );
            }

        }
    }

};

/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of regional clock mux in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_regional_clock_mux
(   
    unsigned int REG_HMUX01_CLK_TILE_X ,
    unsigned int REG_HMUX01_CLK_TILE_Y ,
    
    unsigned int REG_HMUX23_CLK_TILE_X ,
    unsigned int REG_HMUX23_CLK_TILE_Y ,
    
    unsigned int REG_HMUX45_CLK_TILE_X ,
    unsigned int REG_HMUX45_CLK_TILE_Y ,
    
    unsigned int REG_HMUX67_CLK_TILE_X ,
    unsigned int REG_HMUX67_CLK_TILE_Y ,
    
    unsigned int REG_VMUX0_CLK_TILE_X  ,
    unsigned int REG_VMUX0_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX1_CLK_TILE_X  ,
    unsigned int REG_VMUX1_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX2_CLK_TILE_X  ,
    unsigned int REG_VMUX2_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX3_CLK_TILE_X  ,
    unsigned int REG_VMUX3_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX4_CLK_TILE_X  ,
    unsigned int REG_VMUX4_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX5_CLK_TILE_X  ,
    unsigned int REG_VMUX5_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX6_CLK_TILE_X  ,
    unsigned int REG_VMUX6_CLK_TILE_Y  ,
    
    unsigned int REG_VMUX7_CLK_TILE_X  ,
    unsigned int REG_VMUX7_CLK_TILE_Y  ,
    
    unsigned int IOCLKGEN_R0_X ,
    unsigned int IOCLKGEN_R0_Y ,
    unsigned int IOCLKGEN_R1_X ,
    unsigned int IOCLKGEN_R1_Y ,

    unsigned int IOCLKGEN_T0_X ,
    unsigned int IOCLKGEN_T0_Y ,
    unsigned int IOCLKGEN_T1_X ,
    unsigned int IOCLKGEN_T1_Y ,

    unsigned int IOCLKGEN_B0_X ,
    unsigned int IOCLKGEN_B0_Y ,    
    unsigned int IOCLKGEN_B1_X ,
    unsigned int IOCLKGEN_B1_Y ,    

    unsigned int IOCLKGEN_L_X ,
    unsigned int IOCLKGEN_L_Y ,    
    
    unsigned int PLL_TILE_X0,
    unsigned int PLL_TILE_Y0,

    unsigned int PLL_TILE_X1,
    unsigned int PLL_TILE_Y1,

    unsigned int PLL_TILE_X2,
    unsigned int PLL_TILE_Y2,

    unsigned int PLL_TILE_X3,
    unsigned int PLL_TILE_Y3,

    unsigned int PLL_TILE_X4,
    unsigned int PLL_TILE_Y4,

    unsigned int PLL_TILE_X5,
    unsigned int PLL_TILE_Y5,

    unsigned int PLL_TILE_X6,
    unsigned int PLL_TILE_Y6,

    unsigned int PLL_TILE_X7,
    unsigned int PLL_TILE_Y7

)
{
    //connect reg_hmux0
    connect
    (
        <pin DQSCLKDIV[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[21*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[30*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[39*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[4] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[48*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[5] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[57*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[6] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[66*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3,  21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3,  21*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IB4 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB4 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   

    );
    
    //connect reg_vmux0
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire REFCK2CORE of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[32*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,

        <pin PCS[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[2] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[3] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[4] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[5] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[6] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 
        <pin PCS[7] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y]>>, 

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IB4 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB4 of <device CIM @[68*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>
             
    );
    
    //connect reg_hmux1
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[76*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[85*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[94*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[4] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[112*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[5] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[121*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[6] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[130*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3,  21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3,  21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin PCS[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID4 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X4*TILE_NUM_SITE_X+3, (PLL_TILE_Y4+4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y]>>   

    );
    
    //connect reg_vmux1
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 14*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 25*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 35*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[105*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX01_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX01_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        <pin PCS[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID4 of <device CIM @[78*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X7*TILE_NUM_SITE_X+3, (PLL_TILE_Y7+4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_hmux2
    connect
    (
        <pin CIM[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3,  62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3,  62*TILE_NUM_SITE_Y+2]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID1 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin PCLK_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   

    );
    
    //connect reg_vmux2
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire REFCK2CORE of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[32*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,

        <pin PCS[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[1] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[2] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[3] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[4] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[5] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[6] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 
        <pin PCS[7] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 41*TILE_NUM_SITE_Y]>>, 

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID1 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[68*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>
             
    );
    
    //connect reg_hmux3
    connect
    (
        <pin CIM[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3,  62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3,  62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID4 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X5*TILE_NUM_SITE_X+3, (PLL_TILE_Y5+4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_vmux3
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 45*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 55*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 66*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 76*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[105*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX23_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX23_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID4 of <device CIM @[78*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X6*TILE_NUM_SITE_X+3, (PLL_TILE_Y6+4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_hmux4
    connect
    (
        <pin CIM[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3,  103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3,  103*TILE_NUM_SITE_Y+2]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID3 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin PCLK_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   

    );
    
    //connect reg_vmux4
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire REFCK2CORE of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[32*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin PCS[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[1] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[2] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[3] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_RX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[4] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[0]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[5] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[1]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[6] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[2]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 
        <pin PCS[7] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLK2CORE_TX[3]  of <device HSST @[0*TILE_NUM_SITE_X+1, 82*TILE_NUM_SITE_Y]>>, 

        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID3 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[59*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
    
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>> 
             
    );
    
    //connect reg_hmux5
    connect
    (
        <pin CIM[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3,  103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3,  103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X1*TILE_NUM_SITE_X+3, (PLL_TILE_Y1-4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_vmux5
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 86*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 96*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 107*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 117*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[105*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX45_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX45_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin PCLK[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X2*TILE_NUM_SITE_X+3, (PLL_TILE_Y2-4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_hmux6
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[12*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[21*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[30*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[39*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[4] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[48*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[5] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[57*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[6] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[66*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3,  144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3,  144*TILE_NUM_SITE_Y+2]>>   ,
      
        <pin PCS[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>   , 
        <pin PCS[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID1 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin PCLK[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   ,
    
        <pin PCLK_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   ,

        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,

        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   

    );
    
    //connect reg_vmux6
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[0*TILE_NUM_SITE_X+3, 127*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[0*TILE_NUM_SITE_X+3, 137*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[0*TILE_NUM_SITE_X+3, 148*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[32*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,

        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID1 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[68*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin PCLK[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   ,

        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>
             
    );
    
    //connect reg_hmux7
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[76*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[85*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[94*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[103*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[4] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[112*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[5] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[121*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[6] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[130*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[78*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[78*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CIM_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[59*TILE_NUM_SITE_X+3,  144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[59*TILE_NUM_SITE_X+3,  144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[50*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM_NEI[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[50*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,

        <pin PCS[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   , 
        <pin PCS[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        
        <pin CLKDIV_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[2] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV_NEI[3] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y]>>   ,

        <pin PCLK[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   ,
    
        <pin PCLK_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   ,

        <pin PLLOUT[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>   ,
    
        <pin PLLOUT_NEI[0] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT_NEI[1] of <device REG_HMUX @([REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X0*TILE_NUM_SITE_X+3, (PLL_TILE_Y0-4)*TILE_NUM_SITE_Y]>>

    );
    
    //connect reg_vmux7
    connect
    (
        <pin DQSCLKDIV[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 127*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 137*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 148*TILE_NUM_SITE_Y]>>   ,
        <pin DQSCLKDIV[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire SAMPLE_CLK_DIV of <device DQS @[137*TILE_NUM_SITE_X+3, 158*TILE_NUM_SITE_Y]>>   ,

        <pin CIM[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[87*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[87*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[105*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin CIM[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,

        <pin PCS[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,
        <pin PCS[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   , 
        <pin PCS[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y]>>   ,

        <pin HCLK[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[0] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[1] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[2] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,
        <pin HCLK[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire HCLK[3] of <device REG_HMUX @[REG_HMUX67_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_HMUX67_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>   ,

        <pin SIG_FR_CIM[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        <pin SIG_FR_CIM[4] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID3 of <device CIM @[78*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>>   ,
        
        <pin CLKDIV[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[2] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,
        <pin CLKDIV[3] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKDIVOUT of <device IOCLKDIV @[(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y]>>   ,

        <pin PCLK[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>>   , 
        <pin PCLK[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>>   ,

        <pin PLLOUT[0] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>>   ,
        <pin PLLOUT[1] of <device REG_VMUX @([REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[PLL_TILE_X3*TILE_NUM_SITE_X+3, (PLL_TILE_Y3-4)*TILE_NUM_SITE_Y]>> 

    );
    
    // REG_VMUX(RCLK_BUF) -> CLK_BUF  
    //NW
    const unsigned int r_tile_rc_nwx0[] = [ 0:68 ];
    const unsigned int r_tile_rc_nwy0[] = { 143 };
    
    unsigned int tx, ty;

    foreach tx ( r_tile_rc_nwx0 )
    {
        foreach ty ( r_tile_rc_nwy0 )
        {
            connect
            (
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX6_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX6_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>                
            );
        }
    }
    
    const unsigned int r_tile_rc_nwx1[] = [ 8:68 ];
    const unsigned int r_tile_rc_nwy1[] = { 102 };

    foreach tx ( r_tile_rc_nwx1 )
    {
        foreach ty ( r_tile_rc_nwy1 )
        {
            connect
            (
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX4_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX4_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>                
            );
        }
    }

    //NE
    const unsigned int r_tile_rc_nex0[] = [70:137];
    const unsigned int r_tile_rc_ney0[] = { 143 };

    foreach tx ( r_tile_rc_nex0 )
    {
        foreach ty ( r_tile_rc_ney0 )
        {
            connect
            (               
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX7_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX7_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>
                  
            );
        }
    }
    
    const unsigned int r_tile_rc_nex1[] = [70:137];
    const unsigned int r_tile_rc_ney1[] = { 102 };

    foreach tx ( r_tile_rc_nex1 )
    {
        foreach ty ( r_tile_rc_ney1 )
        {
            connect
            (               
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX5_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX5_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>
                  
            );
        }
    }
    
    //SW
    const unsigned int r_tile_rc_swx0[] = [8:68];
    const unsigned int r_tile_rc_swy0[] = { 61 };

    foreach tx ( r_tile_rc_swx0 )
    {
        foreach ty ( r_tile_rc_swy0 )
        {
            connect
            (             
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX2_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX2_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>  
            );
        }
    }
    
    const unsigned int r_tile_rc_swx1[] = [8:68];
    const unsigned int r_tile_rc_swy1[] = { 20 };

    foreach tx ( r_tile_rc_swx1 )
    {
        foreach ty ( r_tile_rc_swy1 )
        {
            connect
            (             
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX0_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX0_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>  
            );
        }
    }
    
    //SE
    const unsigned int r_tile_rc_sex0[] = [70:137];
    const unsigned int r_tile_rc_sey0[] = { 61 };

    foreach tx ( r_tile_rc_sex0 )
    {
        foreach ty ( r_tile_rc_sey0 )
        {
            connect
            (                
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX3_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX3_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>
            );

        }
    }
    
    const unsigned int r_tile_rc_sex1[] = [70:137];
    const unsigned int r_tile_rc_sey1[] = { 20 };

    foreach tx ( r_tile_rc_sex1 )
    {
        foreach ty ( r_tile_rc_sey1 )
        {
            connect
            (                
                <pin CLKIN[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y+1]>>,
                <pin CLKIN[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, ty*TILE_NUM_SITE_Y+1])>>   => <wire CLKOUT of <device RCLK_BUF @[REG_VMUX1_CLK_TILE_X*TILE_NUM_SITE_X+3, REG_VMUX1_CLK_TILE_Y*TILE_NUM_SITE_Y+2]>>
            );

        }
    }

    // CLK_BUF -> SIB  
    //NW
    const unsigned int r_tile_csnw_x0[] = [ 0:68 ];
    const unsigned int r_tile_csnw_y0[] = [123:142, 144:163];

    foreach tx ( r_tile_csnw_x0 )
    {
        foreach ty ( r_tile_csnw_y0 )
        {
            if(ty >= 143)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>
                );
            }
        }
    }
    const unsigned int r_tile_csnw_x1[] = [ 8:68 ];
    const unsigned int r_tile_csnw_y1[] = [82:101, 103:122];

    foreach tx ( r_tile_csnw_x1 )
    {
        foreach ty ( r_tile_csnw_y1 )
        {
            if(ty >= 102)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>
                );
            }
        }
    }
    
    //NE
    const unsigned int r_tile_csne_x0[] = [70:137];
    const unsigned int r_tile_csne_y0[] = [123:142, 144:163];

    foreach tx ( r_tile_csne_x0 )
    {
        foreach ty ( r_tile_csne_y0 )
        {
            if(ty >= 143)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 143*TILE_NUM_SITE_Y+1])>> 
                );
            }

        }
    }
    
    const unsigned int r_tile_csne_x1[] = [70:137];
    const unsigned int r_tile_csne_y1[] = [82:101, 103:122];

    foreach tx ( r_tile_csne_x1 )
    {
        foreach ty ( r_tile_csne_y1 )
        {
            if(ty >= 102)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 102*TILE_NUM_SITE_Y+1])>> 
                );
            }

        }
    }

    //SW
    const unsigned int r_tile_cssw_x0[] = [8:68];
    const unsigned int r_tile_cssw_y0[] = [41:60, 62:81];

    foreach tx ( r_tile_cssw_x0 )
    {
        foreach ty ( r_tile_cssw_y0 )
        {
            if(ty >= 61)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }
        }
    }
    
    const unsigned int r_tile_cssw_x1[] = [8:68];
    const unsigned int r_tile_cssw_y1[] = [0:19, 21:40];

    foreach tx ( r_tile_cssw_x1 )
    {
        foreach ty ( r_tile_cssw_y1 )
        {
            if(ty >= 20)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }
        }
    }

    //SE
    const unsigned int r_tile_csse_x0[] = [70:137];
    const unsigned int r_tile_csse_y0[] = [41:60, 62:81];

    foreach tx ( r_tile_csse_x0 )
    {
        foreach ty ( r_tile_csse_y0 )
        {
            if(ty >= 61)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {    
                connect
                (  
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 61*TILE_NUM_SITE_Y+1])>> 
                );
            }

        }
    }
    
    const unsigned int r_tile_csse_x1[] = [70:137];
    const unsigned int r_tile_csse_y1[] = [0:19, 21:40];

    foreach tx ( r_tile_csse_x1 )
    {
        foreach ty ( r_tile_csse_y1 )
        {
            if(ty >= 20)
            {
                connect
                (
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_T[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }
            else
            {    
                connect
                (  
                    <pin G14 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[14] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>>,
                    <pin G15 of <device SIB @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y])>>   => <wire CLKOUT_B[15] of <device CLK_BUF @([tx*TILE_NUM_SITE_X+1, 20*TILE_NUM_SITE_Y+1])>> 
                );
            }

        }
    }
    
};


/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of IO clock mux in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_io_clock_mux
(
    unsigned int IOCLKGEN_T0_X  ,
    unsigned int IOCLKGEN_T0_Y  ,
    unsigned int IOCLKGEN_T1_X  ,
    unsigned int IOCLKGEN_T1_Y  ,

    unsigned int IOCLKGEN_B0_X  ,
    unsigned int IOCLKGEN_B0_Y  ,
    unsigned int IOCLKGEN_B1_X  ,
    unsigned int IOCLKGEN_B1_Y  ,

    unsigned int IOCLKGEN_R0_X  ,
    unsigned int IOCLKGEN_R0_Y  ,
    unsigned int IOCLKGEN_R1_X  ,
    unsigned int IOCLKGEN_R1_Y  ,

    unsigned int IOCLKGEN_L_X  ,
    unsigned int IOCLKGEN_L_Y  ,

    unsigned int IO_CLK_BRIDGE_X ,
    unsigned int IO_CLK_BRIDGE_Y 


)
{
    // IOCLKGEN_T0
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[34*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[34*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[34*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[34*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,  
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC4 of <device CIM @[32*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IC4 of <device CIM @[32*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB3 of <device CIM @[32*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB1 of <device CIM @[32*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IB2 of <device CIM @[32*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[31*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[31*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[31*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[31*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        //IOCLKGATE0 - IOCLKGATE3
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
         
        //IOCLKGATE4 - IOCLKGATE5   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM0 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM1 of <device CIM @[33*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
                 
    );
    
    // IOCLKGEN_T1
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[103*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,  
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>> ,    
        
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID3 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID4 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID4 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID1 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM2 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM3 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
        
        //IOCLKGATE0 - IOCLKGATE3
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,      
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[104*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,
         
        //IOCLKGATE4 - IOCLKGATE5   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM0 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM1 of <device CIM @[105*TILE_NUM_SITE_X+3, 163*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_T_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
                 
    );

    // IOCLKGEN_B0
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM2 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM3 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[41*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[41*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[59*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[59*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC0 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC1 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC2 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC3 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC4 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,

        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
                
        //IOCLKGATE0 - IOCLKGATE3                                                                                                                                                           
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM0 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM1 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM2 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire S_IM3 of <device CIM @[32*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,

        //IOCLKGATE4 - IOCLKGATE5   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+2])>>  => <wire A_IM0 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+2])>>  => <wire A_IM1 of <device CIM @[33*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
        
    );
    
    // IOCLKGEN_B1
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[74*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[70*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[67*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[63*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[41*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[41*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[59*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[59*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>> ,    
        
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID2 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire A_ID3 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID3 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,

        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM2 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM3 of <device CIM @[103*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
                
        //IOCLKGATE0 - IOCLKGATE3                                                                                                                                                           
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,

        //IOCLKGATE4 - IOCLKGATE5   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM0 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM1 of <device CIM @[104*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_B_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
        
    );
    
    // IOCLKGEN_R0
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 103*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 101*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>   ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>   ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,   
                
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA0 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA1 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA2 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA3 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA4 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,

        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 123*TILE_NUM_SITE_Y+2]>> ,
        
        //IOCLKGATE0 - IOCLKGATE3                                                                                                                                                           
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,

        //IOCLKGATE4 - IOCLKGATE7   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R0_X*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 122*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
        
    );
    
    // IOCLKGEN_R1
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 39*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 39*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 39*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 39*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 62*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 60*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[2]  of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 21*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[3]  of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[137*TILE_NUM_SITE_X+3, 19*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>  ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>  ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>   ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[96*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>   ,    
        <pin PLLOUT[4] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,      
        <pin PLLOUT[5] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,    
        <pin PLLOUT[6] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>  ,      
        <pin PLLOUT[7] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[78*TILE_NUM_SITE_X+3, 4*TILE_NUM_SITE_Y]>>  ,   
                
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA0 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA1 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA2 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA3 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire S_IA4 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,

        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 40*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 40*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 40*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 40*TILE_NUM_SITE_Y+2]>> ,
        
        //IOCLKGATE0 - IOCLKGATE3                                                                                                                                                           
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,

        //IOCLKGATE4 - IOCLKGATE7   (BRIDGE GATE)                                                                                                                                                            
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM0 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM1 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM2 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,  
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_R1_X*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2])>>  => <wire S_IM3 of <device CIM @[137*TILE_NUM_SITE_X+3, 41*TILE_NUM_SITE_Y+2]>> ,  

        //USCMMUX2TO1
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[0] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[1] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[2] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> ,
        <pin IN0 of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>  => <wire BRGCLK_R_O[3] of <device IOCLK_BRIDGE @[IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y]>> 
        
    );

    // IOCLKGEN_L
    connect
    (
        <pin CIM[0] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[1] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>> ,    
        <pin CIM[2] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>> ,
        <pin CIM[3] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y+2]>> ,
        
        <pin PCLK[0]  of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 142*TILE_NUM_SITE_Y]>> ,
        <pin PCLK[1]  of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device CLKDELAYMUX @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y]>> ,
        
        <pin PLLOUT[0] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,      
        <pin PLLOUT[1] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[41*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>  ,    
        <pin PLLOUT[2] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[0] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,      
        <pin PLLOUT[3] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire CLKOUT[1] of <device PLL @[59*TILE_NUM_SITE_X+3, 159*TILE_NUM_SITE_Y]>>   ,    
                
        <pin SIG_FR_CIM[0] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC1 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[1] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC0 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,  
        <pin SIG_FR_CIM[2] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC3 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,      
        <pin SIG_FR_CIM[3] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC4 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[4] of <device IOCLKMUX @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC2 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,

        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM0 of <device CIM @[0*TILE_NUM_SITE_X+3, 145*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM1 of <device CIM @[0*TILE_NUM_SITE_X+3, 145*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM2 of <device CIM @[0*TILE_NUM_SITE_X+3, 145*TILE_NUM_SITE_Y+2]>> ,
        <pin RSTN of <device IOCLKDIV @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y])>>  => <wire A_IM3 of <device CIM @[0*TILE_NUM_SITE_X+3, 145*TILE_NUM_SITE_Y+2]>> ,
        
        //IOCLKGATE0 - IOCLKGATE3                                                                                                                                                           
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_L_X*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM0 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_L_X*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM1 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_L_X*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM2 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> ,
        <pin DIN of <device IOCLKGATE @([IOCLKGEN_L_X*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>  => <wire A_IM3 of <device CIM @[0*TILE_NUM_SITE_X+3, 144*TILE_NUM_SITE_Y+2]>> 
        
    );

    // IOCLK_BRIDGE
    connect
    (
        <pin SIG_FR_CIM[0] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID0 of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[1] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID2 of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[2] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire S_ID1 of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>> ,
        <pin SIG_FR_CIM[3] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire S_IC0 of <device CIM @[68*TILE_NUM_SITE_X+3, 81*TILE_NUM_SITE_Y+2]>> ,
        
        <pin BRGCLK_IN_T[0] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_T0_X*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_T[1] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_T0_X*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_T[2] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_T1_X*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_T[3] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_T1_X*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+2]>> ,
       
        <pin BRGCLK_IN_B[0] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_B0_X*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_B[1] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_B0_X*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_B[2] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_B1_X*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_B[3] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_B1_X*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+2]>> ,
        
        <pin BRGCLK_IN_R[0] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R0_X*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[1] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R0_X*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[2] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R0_X*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[3] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R0_X*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[4] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R1_X*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[5] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R1_X*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[6] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R1_X*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2]>> ,
        <pin BRGCLK_IN_R[7] of <device IOCLK_BRIDGE @([IO_CLK_BRIDGE_X*TILE_NUM_SITE_X, IO_CLK_BRIDGE_Y*TILE_NUM_SITE_Y])>>  => <wire OUT of <device IOCLKGATE @[IOCLKGEN_R1_X*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+2]>> 
        
    );
    
};

/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of IO in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_io_input
(
    unsigned int IOCLKGEN_T0_X ,
    unsigned int IOCLKGEN_T0_Y , 
    unsigned int IOCLKGEN_T1_X ,
    unsigned int IOCLKGEN_T1_Y , 

    unsigned int IOCLKGEN_B0_X ,
    unsigned int IOCLKGEN_B0_Y ,
    unsigned int IOCLKGEN_B1_X ,
    unsigned int IOCLKGEN_B1_Y ,

    unsigned int IOCLKGEN_R0_X ,
    unsigned int IOCLKGEN_R0_Y ,
    unsigned int IOCLKGEN_R1_X ,
    unsigned int IOCLKGEN_R1_Y ,

    unsigned int IOCLKGEN_L_X ,
    unsigned int IOCLKGEN_L_Y ,

    unsigned int NUM_TILE_X ,
    unsigned int NUM_TILE_Y 
)
{
    unsigned int tx, ty;
    unsigned int uscm_mux_tx, uscm_mux_ty;

    //===== IOCLKGEN output to IOLs ( top left) =====//
    const unsigned int r_tile_ii_tx0[] = { [1:4, 6:13, 15:22, 24:31, 33:40, 42:49, 51:58, 60:67 +:4] };
    const unsigned int r_tile_ii_ty0[] = { 163 };

    foreach tx ( r_tile_ii_tx0 )
    {
        foreach ty ( r_tile_ii_ty0 )
        {
           uscm_mux_tx = IOCLKGEN_T0_X;
           uscm_mux_ty = IOCLKGEN_T0_Y;
           
           connect
           (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //===== IOCLKGEN output to IOLs ( top right) =====//
    const unsigned int r_tile_ii_tx1[] = { [70:77, 79:86, 88:95, 97:104, 106:113, 115:122, 124:131, 133:136 +:4] };
    const unsigned int r_tile_ii_ty1[] = { 163 };

    foreach tx ( r_tile_ii_tx1 )
    {
        foreach ty ( r_tile_ii_ty1 )
        {
           uscm_mux_tx = IOCLKGEN_T1_X;
           uscm_mux_ty = IOCLKGEN_T1_Y;
           
           connect
           (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //===== IOCLKGEN output to IOLs ( bottom left ) =====//
    const unsigned int r_tile_ii_bx0[] = { [10:13, 15:22, 24:31, 33:40, 42:49, 51:58, 60:67 +:4] };
    const unsigned int r_tile_ii_by0[] = { 0 };

    foreach tx ( r_tile_ii_bx0 )
    {
        foreach ty ( r_tile_ii_by0 )
        {
           uscm_mux_tx = IOCLKGEN_B0_X;
           uscm_mux_ty = IOCLKGEN_B0_Y;
           
           connect
           (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //===== IOCLKGEN output to IOLs ( bottom right ) =====//
    const unsigned int r_tile_ii_bx1[] = { [70:77, 79:86, 88:95, 97:104, 106:113, 115:122, 124:131, 133:136 +:4] };
    const unsigned int r_tile_ii_by1[] = { 0 };

    foreach tx ( r_tile_ii_bx1 )
    {
        foreach ty ( r_tile_ii_by1 )
        {
           uscm_mux_tx = IOCLKGEN_B1_X;
           uscm_mux_ty = IOCLKGEN_B1_Y;
           
           connect
           (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([(tx+3)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //======== IOCLKGEN output to IOLs ( right up) =========//
    const unsigned int r_tile_ii_rx0[] = { 137 };
    const unsigned int r_tile_ii_ry0[] = { [157:150, 147:144, 142:139, 136:129, 126:119, 116:109, 106:103, 101:98, 95:88, 85:82 -:4] };
    
    uscm_mux_tx = IOCLKGEN_R0_X;
    uscm_mux_ty = IOCLKGEN_R0_Y;
            
    foreach tx ( r_tile_ii_rx0 )
    {
        foreach ty ( r_tile_ii_ry0 )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    //======== IOCLKGEN output to IOLs ( right down) =========//
    const unsigned int r_tile_ii_rx1[] = { 137 };
    const unsigned int r_tile_ii_ry1[] = { [81:78, 75:68, 65:62, 60:57, 54:47, 44:37, 34:27, 24:21, 19:16, 13:6 -:4] };
    
    uscm_mux_tx = IOCLKGEN_R1_X;
    uscm_mux_ty = IOCLKGEN_R1_Y;
            
    foreach tx ( r_tile_ii_rx1 )
    {
        foreach ty ( r_tile_ii_ry1 )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    //======== IOCLKGEN output to IOLs ( left ) =========//
    
    const unsigned int r_tile_ii_lx[] = { 0 };
    const unsigned int r_tile_ii_ly[] = { [153:150, 147:144, 142:139, 136:129, 126:123 -:4] };
    
    uscm_mux_tx = IOCLKGEN_L_X;
    uscm_mux_ty = IOCLKGEN_L_Y;
    
    connect
    (
        //TILE 0
        <pin IOCLK[0] of <device IOMUX @([0*TILE_NUM_SITE_X+3, 154*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([0*TILE_NUM_SITE_X+3, 154*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([0*TILE_NUM_SITE_X+3, 154*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([0*TILE_NUM_SITE_X+3, 154*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>>
    );            
         
    foreach tx ( r_tile_ii_lx )
    {
        foreach ty ( r_tile_ii_ly )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 1
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                //TILE 3
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, (ty-3)*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    //===== IOCLKGEN output to DQSs ( top left ) =====//
    const unsigned int r_tile_id_tx0[] = { 12, 21, 30, 39, 48, 57, 66 };
    const unsigned int r_tile_id_ty0[] = { 163 };

    foreach ty ( r_tile_id_ty0 )
    {
        uscm_mux_tx = IOCLKGEN_T0_X;
        uscm_mux_ty = IOCLKGEN_T0_Y;
        
        foreach tx ( r_tile_id_tx0 )
        {          
           connect
           (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }
    
    //===== IOCLKGEN output to DQSs ( top right ) =====//
    const unsigned int r_tile_id_tx1[] = { 76, 85, 94, 103, 112, 121, 130 };
    const unsigned int r_tile_id_ty1[] = { 163 };

    foreach ty ( r_tile_id_ty1 )
    {
        uscm_mux_tx = IOCLKGEN_T1_X;
        uscm_mux_ty = IOCLKGEN_T1_Y;
        
        foreach tx ( r_tile_id_tx1 )
        {          
           connect
           (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }
    
    //===== IOCLKGEN output to DQSs ( bottom left ) =====//
    const unsigned int r_tile_id_bx0[] = { 21, 30, 39, 48, 57, 66 };
    const unsigned int r_tile_id_by0[] = { 0 };

    foreach ty ( r_tile_id_by0 )
    {
        uscm_mux_tx = IOCLKGEN_B0_X;
        uscm_mux_ty = IOCLKGEN_B0_Y;
        
        foreach tx ( r_tile_id_bx0 )
        {          
           connect
           (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //===== IOCLKGEN output to DQSs ( bottom right ) =====//
    const unsigned int r_tile_id_bx1[] = { 76, 85, 94, 103, 112, 121, 130 };
    const unsigned int r_tile_id_by1[] = { 0 };

    foreach ty ( r_tile_id_by1 )
    {
        uscm_mux_tx = IOCLKGEN_B1_X;
        uscm_mux_ty = IOCLKGEN_B1_Y;
        
        foreach tx ( r_tile_id_bx1 )
        {          
           connect
           (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );
                        
        }
    }

    //======== IOCLKGEN output to DQSs ( right up ) =========//
    const unsigned int r_tile_id_rx0[] = { 137 };
    const unsigned int r_tile_id_ry0[] = { 158, 148, 137, 127, 117, 107, 96, 86 };
    
    uscm_mux_tx = IOCLKGEN_R0_X;
    uscm_mux_ty = IOCLKGEN_R0_Y;
            
    foreach tx ( r_tile_id_rx0 )
    {
        foreach ty ( r_tile_id_ry0 ) 
        {
            connect
            (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    //======== IOCLKGEN output to DQSs ( right down ) =========//
    const unsigned int r_tile_id_rx1[] = { 137 };
    const unsigned int r_tile_id_ry1[] = { 76, 66, 55, 45, 35, 25, 14, 4 };
    
    uscm_mux_tx = IOCLKGEN_R1_X;
    uscm_mux_ty = IOCLKGEN_R1_Y;
            
    foreach tx ( r_tile_id_rx1 )
    {
        foreach ty ( r_tile_id_ry1 ) 
        {
            connect
            (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    //======== IOCLKGEN output to DQSs ( left ) =========//
    const unsigned int r_tile_id_lx0[] = { 0 };
    const unsigned int r_tile_id_ly0[] = { 127, 137, 148 };
    
    uscm_mux_tx = IOCLKGEN_L_X;
    uscm_mux_ty = IOCLKGEN_L_Y;
            
    foreach tx ( r_tile_id_lx0 )
    {
        foreach ty ( r_tile_id_ly0 ) 
        {
            connect
            (               
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    const unsigned int r_tile_id_lx1[] = { 0 };
    const unsigned int r_tile_id_ly1[] = { 128, 138, 149 };
    
    uscm_mux_tx = IOCLKGEN_L_X;
    uscm_mux_ty = IOCLKGEN_L_Y;
    
    foreach tx ( r_tile_id_lx1 )
    {
        foreach ty ( r_tile_id_ly1 )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }

    //Right DQS group
    //Right Upper
    const unsigned int r_tile_dru_x[] = { 137 };
    const unsigned int r_tile_dru_y[] = { 87, 97, 108, 118, 128, 138, 149, 159 };           
    
    uscm_mux_tx = IOCLKGEN_R0_X;
    uscm_mux_ty = IOCLKGEN_R0_Y;
    
    foreach tx ( r_tile_dru_x )
    {
        foreach ty ( r_tile_dru_y )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }
    
    connect
    (
        //
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 162*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        //
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 160*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
    );
    
    //Right Lower
    const unsigned int r_tile_drl_x[] = { 137 };
    const unsigned int r_tile_drl_y[] = { 5, 15, 26, 36, 46, 56, 67, 77 };   
    
    uscm_mux_tx = IOCLKGEN_R1_X;
    uscm_mux_ty = IOCLKGEN_R1_Y;
    
    foreach tx ( r_tile_drl_x )
    {
        foreach ty ( r_tile_drl_y )
        {           
            connect
            (
                //TILE 0
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                
                <pin IOCLK[0] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[1] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[2] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
                <pin IOCLK[3] of <device IOMUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
            );            
        }
    }       
    
    connect
    (
        //
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 2*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        //
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        
        <pin IOCLK[0] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+0, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[1] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+1, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[2] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+2, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> ,
        <pin IOCLK[3] of <device IOMUX @([137*TILE_NUM_SITE_X+3, 3*TILE_NUM_SITE_Y+0])>>  => <wire OUT of <device USCMMUX2TO1 @([(uscm_mux_tx+1)*TILE_NUM_SITE_X+3, uscm_mux_ty*TILE_NUM_SITE_Y+1])>> 
    );

    //======== DLL output to DQSs ( left ) =========//
    const unsigned int r_tile_dd_lx[] = { 0 };
    const unsigned int r_tile_dd_ly[] = { 127, 137, 148 };
    
    foreach tx ( r_tile_dd_lx )
    {
        foreach ty ( r_tile_dd_ly ) 
        {
            connect
            (               
               <pin DLL_CODE2 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>   => <wire DLL_CODE of <device DLL @([tx*TILE_NUM_SITE_X+3, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y])>>   ,
               <pin DLL_CODE3 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>   => <wire DLL_CODE of <device DLL @([tx*TILE_NUM_SITE_X+3, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>> 
            );  
        }
    }

    //======== DLL output to DQSs ( top left) =========//
    const unsigned int r_tile_dd_tlx[] = { 12, 21, 30, 39, 48, 57, 66 };
    const unsigned int r_tile_dd_tly[] = { 163 };
 
    foreach tx ( r_tile_dd_tlx ) 
    {
        foreach ty ( r_tile_dd_tly )
        {
            connect
            ( 
                <pin DLL_CODE0 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([0*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>   ,
                <pin DLL_CODE1 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([0*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  
            );            
        }
    }   

    //======== DLL output to DQSs ( top right ) =========//
    const unsigned int r_tile_dd_trx[] = { 76, 85, 94, 103, 112, 121, 130 };
    const unsigned int r_tile_dd_try[] = { 163 };
 
    foreach tx ( r_tile_dd_trx ) 
    {
        foreach ty ( r_tile_dd_try )
        {
            connect
            ( 
                <pin DLL_CODE0 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>   ,
                <pin DLL_CODE1 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  
            );            
        }
    }   
    
    //======== DLL output to DQSs ( right ) =========//
    const unsigned int r_tile_dd_rx[] = { 137 };
    const unsigned int r_tile_dd_ry[] = { 4, 14, 25, 35, 45, 55, 66, 76, 86, 96, 107, 117, 127, 137, 148, 158 };
    
    foreach tx ( r_tile_dd_rx )
    {
        foreach ty ( r_tile_dd_ry ) 
        {
            connect
            (               
               <pin DLL_CODE0 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y])>>    ,
               <pin DLL_CODE1 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, 0*TILE_NUM_SITE_Y+1])>> ,            
               <pin DLL_CODE2 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>   => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y])>>   ,
               <pin DLL_CODE3 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>   => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>> 
            );  
        }
    }
    
    //======== DLL output to DQSs ( bottom right) =========//
    const unsigned int r_tile_dd_brx[] = { 76, 85, 94, 103, 112, 121, 130 };
    const unsigned int r_tile_dd_bry[] = { 0 };
 
    foreach tx ( r_tile_dd_brx ) 
    {
        foreach ty ( r_tile_dd_bry )
        {
            connect
            ( 
                <pin DLL_CODE0 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>   ,
                <pin DLL_CODE1 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  
            );            
        }
    }   

    //======== DLL output to DQSs ( bottom left) =========//
    const unsigned int r_tile_dd_blx[] = { 21, 30, 39, 48, 57, 66 };
    const unsigned int r_tile_dd_bly[] = { 0 };
 
    foreach tx ( r_tile_dd_blx ) 
    {
        foreach ty ( r_tile_dd_bly )
        {
            connect
            ( 
                <pin DLL_CODE2 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([9*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>   ,
                <pin DLL_CODE3 of <device DQS_MUX @([tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  => <wire DLL_CODE of <device DLL @([9*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1])>>  
            );            
        }
    }       

    //========= IOB output to IODELAY and IODELAYMUX ===========//
    //top and bottom
    const unsigned int r_tile_bi_tbx0[] = { 63, 70 };
    const unsigned int r_tile_bi_tby0[] = { 0, 163 };
    
    foreach tx ( r_tile_bi_tbx0 )
    {
        foreach ty ( r_tile_bi_tby0 ) 
        {
           connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    const unsigned int r_tile_bi_tbx1[] = { 67, 74 };
    const unsigned int r_tile_bi_tby1[] = { 0, 163 };
    
    foreach tx ( r_tile_bi_tbx1 )
    {
        foreach ty ( r_tile_bi_tby1 ) 
        {
            connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    //right
    const unsigned int r_tile_bi_rx0[] = { 137 };
    const unsigned int r_tile_bi_ry0[] = { 19, 60, 101, 142 };
    
    foreach tx ( r_tile_bi_rx0 )
    {
        foreach ty ( r_tile_bi_ry0 ) 
        {
            connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    const unsigned int r_tile_bi_rx1[] = { 137 };
    const unsigned int r_tile_bi_ry1[] = { 21, 62, 103, 144 };
    
    foreach tx ( r_tile_bi_rx1 )
    {
        foreach ty ( r_tile_bi_ry1 ) 
        {
            connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    //left
    const unsigned int r_tile_bi_lx0[] = { 0 };
    const unsigned int r_tile_bi_ly0[] = { 142 };
    
    foreach tx ( r_tile_bi_lx0 )
    {
        foreach ty ( r_tile_bi_ly0 ) 
        {
            connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_LA @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    const unsigned int r_tile_bi_lx1[] = { 0 };
    const unsigned int r_tile_bi_ly1[] = { 144 };
    
    foreach tx ( r_tile_bi_lx1 )
    {
        foreach ty ( r_tile_bi_ly1 ) 
        {
            connect
            (               
               <pin DLYIN of <device CLKDELAY @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y+1]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>  ,  
               <pin IN1 of <device CLKDELAYMUX @[tx*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y]>>  => <wire DIN of <device IOB_A @[tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1]>>
            );  
        }
    }
    
    //========= IOB output to DQS(top and bottom) ==========//
    const unsigned int r_tile_bd_tx0[] = { 20,29, 38,47, 56,65, 75,84, 93,102, 111,120 };
    const unsigned int r_tile_bd_ty0[] = { 0, 163 };
    
    unsigned int flag = 0;
    
    unsigned int dqs0 = 0;
    unsigned int dqs1 = 0;
    
    foreach ty ( r_tile_bd_ty0 )
    {
        flag = 0;
        
        foreach tx ( r_tile_bd_tx0 ) 
        {
            if(flag % 2 == 0)
            {
                dqs0 = tx+1;
            }
            else if(flag % 2 == 1)
            {
                dqs1 = tx+1;
                
                connect
                (
                    <pin DQSI[0] of <device DQS @([dqs0*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([(dqs0-1)*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([dqs0*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([(dqs1-1)*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[0] of <device DQS @([dqs1*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([(dqs1-1)*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([dqs1*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([(dqs0-1)*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>   
                );  
            }
                                   
            flag = flag + 1;
        }
    } 
    
    //========= IOB output to DQS(top) ==========//
    const unsigned int r_tile_bd_tx1[] = { 11, 129 };
    const unsigned int r_tile_bd_ty1[] = { 163 };
    
    foreach ty ( r_tile_bd_ty1 )
    {
        foreach tx ( r_tile_bd_tx1 ) 
        {
            connect
            (
                <pin DQSI[0] of <device DQS @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>> 
            );  
        }
    } 
    
    //========= IOB output to DQS(botom) ==========//
    const unsigned int r_tile_bd_bx1[] = { 129 };
    const unsigned int r_tile_bd_by1[] = { 0 };
    
    foreach ty ( r_tile_bd_by1 )
    {
        foreach tx ( r_tile_bd_bx1 ) 
        {
            connect
            (
                <pin DQSI[0] of <device DQS @([(tx+1)*TILE_NUM_SITE_X+3, ty*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>> 
            );  
        }
    } 

    //========= IOB output to DQS(right) ==========//
    const unsigned int r_tile_bd_rx[] = { 137 };
    const unsigned int r_tile_bd_ry[] = { 159,149, 138,128, 118,108, 97,87, 77,67, 56,46, 36,26, 15,5 };
    
    foreach tx ( r_tile_bd_rx )
    {
        flag = 0;
        
        foreach ty ( r_tile_bd_ry ) 
        {
            if(flag % 2 == 0)
            {
                dqs0 = ty-1;
            }
            else if(flag % 2 == 1)
            {
                dqs1 = ty-1;
                
                connect
                (
                    <pin DQSI[0] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs0*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_A  @([tx*TILE_NUM_SITE_X+2, (dqs0+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs0*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, (dqs1+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[0] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs1*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, (dqs1+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs1*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_A  @([tx*TILE_NUM_SITE_X+2, (dqs0+1)*TILE_NUM_SITE_Y+1])>>   
                );  
            }
                                   
            flag = flag + 1;
        }
    }
    
    //========= IOB output to DQS(left) ==========//
    const unsigned int r_tile_bd_rx0[] = { 0 };
    const unsigned int r_tile_bd_ry0[] = { 138,128 };
    
    foreach tx ( r_tile_bd_rx0 )
    {
        flag = 0;
        
        foreach ty ( r_tile_bd_ry0 ) 
        {
            if(flag % 2 == 0)
            {
                dqs0 = ty-1;
            }
            else if(flag % 2 == 1)
            {
                dqs1 = ty-1;
                
                connect
                (
                    <pin DQSI[0] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs0*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_A  @([tx*TILE_NUM_SITE_X+2, (dqs0+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs0*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, (dqs1+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[0] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs1*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA @([tx*TILE_NUM_SITE_X+2, (dqs1+1)*TILE_NUM_SITE_Y+1])>>   ,
                    <pin DQSI[1] of <device DQS @([tx*TILE_NUM_SITE_X+3, dqs1*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_A  @([tx*TILE_NUM_SITE_X+2, (dqs0+1)*TILE_NUM_SITE_Y+1])>>   
                );  
            }
                                   
            flag = flag + 1;
        }
    }
    
    //========= IOB output to DQS(left) ==========//
    const unsigned int r_tile_bd_rx1[] = { 0 };
    const unsigned int r_tile_bd_ry1[] = { 149 };
    
    foreach tx ( r_tile_bd_rx1 )
    {
        foreach ty ( r_tile_bd_ry1 ) 
        {
            connect
            (
                <pin DQSI[0] of <device DQS @([tx*TILE_NUM_SITE_X+3, (ty-1)*TILE_NUM_SITE_Y])>>  => <wire DIN of <device IOB_LA  @([tx*TILE_NUM_SITE_X+2, ty*TILE_NUM_SITE_Y+1])>>
            );  
        }
    }

    //========== USCMMUX2TO1 to DLL ============//
    //SE
    connect
    (
        <pin A[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,

        <pin A[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B1_Y*TILE_NUM_SITE_Y+1])>>   
    );
    
    //NE
    connect
    (
        <pin A[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,

        <pin A[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_R0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_R0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([(NUM_TILE_X-1)*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T1_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T1_Y*TILE_NUM_SITE_Y+1])>>   

    );
    
    //NW
    connect
    (
        <pin A[0] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,

        <pin A[0] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[1] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[2] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin A[3] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_L_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_L_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[0] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[1] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[2] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin B[3] of <device DLL_MUX @([0*TILE_NUM_SITE_X+1, (NUM_TILE_Y-1)*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_T0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_T0_Y*TILE_NUM_SITE_Y+1])>>   
    );
    
    //SW
    connect
    (
        <pin IOCLK[0] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[1] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[2] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[3] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+1])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        
        <pin IOCLK[0] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+0, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[1] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+1, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[2] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+2, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>   ,
        <pin IOCLK[3] of <device DLL_CLKMUX @([9*TILE_NUM_SITE_X+2, 0*TILE_NUM_SITE_Y+2])>>  => <wire OUT of <device USCMMUX2TO1 @([(IOCLKGEN_B0_X+1)*TILE_NUM_SITE_X+3, IOCLKGEN_B0_Y*TILE_NUM_SITE_Y+1])>>
    );
};

/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of CLMA and CLMS in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_CLM_inputs
( 
    unsigned int MARGIN_TILE0_Y,
    unsigned int MARGIN_TILE1_Y,
    unsigned int MARGIN_TILE2_Y,
    unsigned int MARGIN_TILE3_Y,
    unsigned int CLMA_START,
    unsigned int X_TILES[],   // Entire 2-D array of X tiles
    unsigned int Y_TILES[]
)
{
    // Tile index variable
    unsigned int tx, ty;

    // Site index variable
    unsigned int sx, sy;
    
    string strVar0;          
    string strVar1;
    
    // Indexes of the tiles from which inputs are taken    
    int tile_n_1;
    int num_x = CLMA_START;
    
    foreach tx ( X_TILES )
    {
        if(num_x % 2 == 1)
        {
            sprintf(strVar0, "CLMA");
            sprintf(strVar1, "CLMA");
        }
        else
        {
            sprintf(strVar0, "CLMA");
            sprintf(strVar1, "CLMS");
        }
        
        num_x = num_x + 1;
        
        foreach ty ( Y_TILES )
        {
            tile_n_1 = ( (ty==MARGIN_TILE0_Y-1) || (ty==MARGIN_TILE1_Y-1) || (ty==MARGIN_TILE2_Y-1)  || (ty==MARGIN_TILE3_Y-1) ) ? ty+2 : ty+1;
            
            // The current tile
            sx = tx * TILE_NUM_SITE_X;
            sy = ty * TILE_NUM_SITE_Y;
            
            connect
            (
                <pin CIN     of <device *strVar0 @([sx+1,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire COUT     of <device *strVar0 @[sx+1,sy+1]>> ,
                <pin CEIN    of <device *strVar0 @([sx+1,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire CEOUT    of <device *strVar0 @[sx+1,sy+1]>> ,
                <pin RSIN    of <device *strVar0 @([sx+1,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire RSOUT    of <device *strVar0 @[sx+1,sy+1]>> ,
                <pin SHIFTIN of <device *strVar0 @([sx+1,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire SHIFTOUT of <device *strVar0 @[sx+1,sy+1]>> ,
                
                <pin CIN     of <device *strVar1 @([sx+2,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire COUT     of <device *strVar1 @[sx+2,sy+1]>> ,
                <pin CEIN    of <device *strVar1 @([sx+2,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire CEOUT    of <device *strVar1 @[sx+2,sy+1]>> ,
                <pin RSIN    of <device *strVar1 @([sx+2,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire RSOUT    of <device *strVar1 @[sx+2,sy+1]>> ,
                <pin SHIFTIN of <device *strVar1 @([sx+2,(tile_n_1*TILE_NUM_SITE_Y)+1])>>  =>  <wire SHIFTOUT of <device *strVar1 @[sx+2,sy+1]>> ,
                
                <pin L7IN of <device *strVar1 @([sx+2,sy+1])>>  =>  <wire L7OUT of <device *strVar0 @[sx+1, (tile_n_1*TILE_NUM_SITE_Y)+1]>>           
            );
        }
    }
    
    
};

/**VFunction******************************************************************************

  Author    [Zhang min]

  Abstract  [Connect the inputs of SRB in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_SRB_inputs
( 
    unsigned int N_SRB,    // The IOB tile X/Y tile index
    unsigned int S_SRB,
    unsigned int W_SRB,
    unsigned int E_SRB,

    unsigned int MARGIN_TILE0_Y,
    unsigned int MARGIN_TILE1_Y,
    unsigned int MARGIN_TILE2_Y,
    unsigned int MARGIN_TILE3_Y,

    unsigned int X_TILES[],   // Entire 2-D array of X tiles
    unsigned int Y_TILES[],
    
    unsigned int EMPTY_COLUMN_X     
)
{
    // Tile index variable
    unsigned int tx, ty;

    // Site index variable
    unsigned int sx, sy;
    
    string strVar0;          
    string strVar1;
    
    // Indexes of the tiles from which inputs are taken
    int tile_n_1, tile_n_2, tile_n_4, tile_n_8, tile_n_16; // North
    int tile_s_1, tile_s_2, tile_s_4, tile_s_8, tile_s_16; // South
    int tile_w_1, tile_w_2, tile_w_4, tile_w_8, tile_w_16; // West
    int tile_e_1, tile_e_2, tile_e_4, tile_e_8, tile_e_16; // East
    
    foreach tx ( X_TILES )
    {
        // Calculate the west/east source tile index. Adjust the X index for the sake of
        // central tile gap
        tile_w_1 = (tx==EMPTY_COLUMN_X+1) ? tx-2 : tx-1;
        tile_w_2 = (tx>=EMPTY_COLUMN_X+1 && tx<=EMPTY_COLUMN_X+2) ? tx-3 : tx-2;
        tile_w_4 = (tx>=EMPTY_COLUMN_X+1 && tx<=EMPTY_COLUMN_X+4) ? tx-5 : tx-4;
        tile_w_8 = (tx>=EMPTY_COLUMN_X+1 && tx<=EMPTY_COLUMN_X+8) ? tx-9 : tx-8;
        tile_w_16 = (tx>=EMPTY_COLUMN_X+1 && tx<=EMPTY_COLUMN_X+16) ? tx-17 : tx-16;

        tile_e_1 = (tx==EMPTY_COLUMN_X-1) ? tx+2 : tx+1;
        tile_e_2 = (tx<=EMPTY_COLUMN_X-1 && tx>=EMPTY_COLUMN_X-2) ? tx+3 : tx+2;
        tile_e_4 = (tx<=EMPTY_COLUMN_X-1 && tx>=EMPTY_COLUMN_X-4) ? tx+5 : tx+4;
        tile_e_8 = (tx<=EMPTY_COLUMN_X-1 && tx>=EMPTY_COLUMN_X-8) ? tx+9 : tx+8;
        tile_e_16 = (tx<=EMPTY_COLUMN_X-1 && tx>=EMPTY_COLUMN_X-16) ? tx+17 : tx+16;
        
        foreach ty ( Y_TILES )
        {
            // The current tile
            sx = tx * TILE_NUM_SITE_X;
            sy = ty * TILE_NUM_SITE_Y;

            // Calculate the north/south source tile index
            tile_s_1 = ( (ty==MARGIN_TILE0_Y+1) || (ty==MARGIN_TILE1_Y+1) || (ty==MARGIN_TILE2_Y+1)  || (ty==MARGIN_TILE3_Y+1) ) ? ty-2 : ty-1;
            tile_s_2 = ( (ty>=MARGIN_TILE0_Y+1 && ty<=MARGIN_TILE0_Y+2) || (ty>=MARGIN_TILE1_Y+1 && ty<=MARGIN_TILE1_Y+2)
                            || (ty>=MARGIN_TILE2_Y+1 && ty<=MARGIN_TILE2_Y+2)  || (ty>=MARGIN_TILE3_Y+1 && ty<=MARGIN_TILE3_Y+2) ) ? ty-3 : ty-2;
            tile_s_4 = ( (ty>=MARGIN_TILE0_Y+1 && ty<=MARGIN_TILE0_Y+4) || (ty>=MARGIN_TILE1_Y+1 && ty<=MARGIN_TILE1_Y+4)
                            || (ty>=MARGIN_TILE2_Y+1 && ty<=MARGIN_TILE2_Y+4)  || (ty>=MARGIN_TILE3_Y+1 && ty<=MARGIN_TILE3_Y+4) ) ? ty-5 : ty-4;
            tile_s_8 = ( (ty>=MARGIN_TILE0_Y+1 && ty<=MARGIN_TILE0_Y+8) || (ty>=MARGIN_TILE1_Y+1 && ty<=MARGIN_TILE1_Y+8)
                            || (ty>=MARGIN_TILE2_Y+1 && ty<=MARGIN_TILE2_Y+8)  || (ty>=MARGIN_TILE3_Y+1 && ty<=MARGIN_TILE3_Y+8) ) ? ty-9 : ty-8;
            tile_s_16 = ( (ty>=MARGIN_TILE0_Y+1 && ty<=MARGIN_TILE0_Y+16) || (ty>=MARGIN_TILE1_Y+1 && ty<=MARGIN_TILE1_Y+16)
                            || (ty>=MARGIN_TILE2_Y+1 && ty<=MARGIN_TILE2_Y+16)  || (ty>=MARGIN_TILE3_Y+1 && ty<=MARGIN_TILE3_Y+16) ) ? ty-17 : ty-16;

            //
            tile_n_1 = ( (ty==MARGIN_TILE0_Y-1) || (ty==MARGIN_TILE1_Y-1) || (ty==MARGIN_TILE2_Y-1)  || (ty==MARGIN_TILE3_Y-1) )  ? ty+2 : ty+1;
            tile_n_2 = ( (ty<=MARGIN_TILE0_Y-1 && ty>=MARGIN_TILE0_Y-2) || (ty<=MARGIN_TILE1_Y-1 && ty>=MARGIN_TILE1_Y-2)
                            || (ty<=MARGIN_TILE2_Y-1 && ty>=MARGIN_TILE2_Y-2)  || (ty<=MARGIN_TILE3_Y-1 && ty>=MARGIN_TILE3_Y-2) ) ? ty+3 : ty+2;
            tile_n_4 = ( (ty<=MARGIN_TILE0_Y-1 && ty>=MARGIN_TILE0_Y-4) || (ty<=MARGIN_TILE1_Y-1 && ty>=MARGIN_TILE1_Y-4)
                            || (ty<=MARGIN_TILE2_Y-1 && ty>=MARGIN_TILE2_Y-4)  || (ty<=MARGIN_TILE3_Y-1 && ty>=MARGIN_TILE3_Y-4) )  ? ty+5 : ty+4;
            tile_n_8 = ( (ty<=MARGIN_TILE0_Y-1 && ty>=MARGIN_TILE0_Y-8) || (ty<=MARGIN_TILE1_Y-1 && ty>=MARGIN_TILE1_Y-8)
                            || (ty<=MARGIN_TILE2_Y-1 && ty>=MARGIN_TILE2_Y-8)  || (ty<=MARGIN_TILE3_Y-1 && ty>=MARGIN_TILE3_Y-8) ) ? ty+9 : ty+8;
            tile_n_16 = ( (ty<=MARGIN_TILE0_Y-1 && ty>=MARGIN_TILE0_Y-16) || (ty<=MARGIN_TILE1_Y-1 && ty>=MARGIN_TILE1_Y-16)
                            || (ty<=MARGIN_TILE2_Y-1 && ty>=MARGIN_TILE2_Y-16)  || (ty<=MARGIN_TILE3_Y-1 && ty>=MARGIN_TILE3_Y-16) ) ? ty+17 : ty+16;
                       
 
            connect
                (
                    //
                    // From SRB to the Sourth
                    //
                    <pin ISS of <device SRB @([sx+1,sy])>>  =>  (ty+1 == N_SRB+1) ? <wire ZSN of <device SRB @[sx+1,N_SRB*TILE_NUM_SITE_Y]>> :
                                                                                    <wire ZSS of <device SRB @[sx+1,tile_n_1*TILE_NUM_SITE_Y]>>,    


                    <pin IDS of <device SRB @([sx+1,sy])>>  =>  (ty+1 == N_SRB+1) ? <wire ZDN  of <device SRB @[sx+1,(N_SRB-1)*TILE_NUM_SITE_Y]>> :
                                                                (ty+2 == N_SRB+1) ? <wire ZDN  of <device SRB @[sx+1,N_SRB*TILE_NUM_SITE_Y]>> :
                                                                                    <wire ZDS  of <device SRB @[sx+1,tile_n_2*TILE_NUM_SITE_Y]>>,

                    <pin IQS of <device SRB @([sx+1,sy])>>  =>  (ty+1 == N_SRB+1) ? <wire ZQN  of <device SRB @[sx+1,(N_SRB-3)*TILE_NUM_SITE_Y]>> :
                                                                (ty+2 == N_SRB+1) ? <wire ZQN  of <device SRB @[sx+1,(N_SRB-2)*TILE_NUM_SITE_Y]>> :
                                                                (ty+3 == N_SRB+1) ? <wire ZQN  of <device SRB @[sx+1,(N_SRB-1)*TILE_NUM_SITE_Y]>> :
                                                                (ty+4 == N_SRB+1) ? <wire ZQN  of <device SRB @[sx+1,N_SRB*TILE_NUM_SITE_Y]>> :
                                                                                    <wire ZQS  of <device SRB @[sx+1,tile_n_4*TILE_NUM_SITE_Y]>>, 
 
                    //
                    // From SRB to the North
                    //
                    <pin ISN of <device SRB @([sx+1,sy])>>  =>  (ty-1 == S_SRB-1) ? <wire ZSS  of <device SRB @[sx+1,S_SRB*TILE_NUM_SITE_Y]>> :
                                                                                    <wire ZSN of <device SRB @[sx+1,tile_s_1*TILE_NUM_SITE_Y]>>,    

                    <pin IDN of <device SRB @([sx+1,sy])>>  => (ty-1 == S_SRB-1) ? <wire ZDS  of <device SRB @[sx+1,(S_SRB+1)*TILE_NUM_SITE_Y]>> :
                                                               (ty-2 == S_SRB-1) ? <wire ZDS  of <device SRB @[sx+1,S_SRB*TILE_NUM_SITE_Y]>> :
                                                                                   <wire ZDN  of <device SRB @[sx+1,tile_s_2*TILE_NUM_SITE_Y]>>,

                    <pin IQN of <device SRB @([sx+1,sy])>>  => (ty-1 == S_SRB-1) ? <wire ZQS  of <device SRB @[sx+1,(S_SRB+3)*TILE_NUM_SITE_Y]>> :
                                                               (ty-2 == S_SRB-1) ? <wire ZQS  of <device SRB @[sx+1,(S_SRB+2)*TILE_NUM_SITE_Y]>> :
                                                               (ty-3 == S_SRB-1) ? <wire ZQS  of <device SRB @[sx+1,(S_SRB+1)*TILE_NUM_SITE_Y]>> :
                                                               (ty-4 == S_SRB-1) ? <wire ZQS  of <device SRB @[sx+1,(S_SRB)*TILE_NUM_SITE_Y]>> :
                                                                                   <wire ZQN  of <device SRB @[sx+1,tile_s_4*TILE_NUM_SITE_Y]>>,
                                                               

                    
                    
                    //
                    // From SRB to the West
                    //
                    <pin ISW of <device SRB @([sx+1,sy])>>  => (tx+1 == E_SRB+1) ? <wire ZSE of <device SRB @[E_SRB*TILE_NUM_SITE_X+1,sy]>> :
                                                                                     <wire ZSW of <device SRB @[tile_e_1*TILE_NUM_SITE_X+1,sy]>>,    

                    <pin IDW of <device SRB @([sx+1,sy])>>  => (tx+1 == E_SRB+1) ? <wire ZDE of <device SRB @[(E_SRB-1)*TILE_NUM_SITE_X+1,sy]>> : 
                                                               (tx+2 == E_SRB+1) ? <wire ZDE of <device SRB @[E_SRB*TILE_NUM_SITE_X+1,sy]>>:
                                                                                         <wire ZDW of <device SRB @[tile_e_2*TILE_NUM_SITE_X+1,sy]>>,

                    <pin IQW of <device SRB @([sx+1,sy])>>  => (tx+1 == E_SRB+1) ? <wire ZQE of <device SRB @[(E_SRB-3)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx+2 == E_SRB+1) ? <wire ZQE of <device SRB @[(E_SRB-2)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx+3 == E_SRB+1) ? <wire ZQE of <device SRB @[(E_SRB-1)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx+4 == E_SRB+1) ? <wire ZQE of <device SRB @[(E_SRB)*TILE_NUM_SITE_X+1,sy]>> :  
                                                                                     <wire ZQW of <device SRB @[tile_e_4*TILE_NUM_SITE_X+1,sy]>>,   
                    
                    //
                    // From SRB to the East
                    //
                    <pin ISE of <device SRB @([sx+1,sy])>>  => (tx-1 == W_SRB-1) ? <wire ZSW of <device SRB @[W_SRB*TILE_NUM_SITE_X+1,sy]>> :
                                                                                   <wire ZSE of <device SRB @[tile_w_1*TILE_NUM_SITE_X+1,sy]>>,    

                    <pin IDE of <device SRB @([sx+1,sy])>>  => (tx-1 == W_SRB-1) ? <wire ZDW of <device SRB @[(W_SRB+1)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx-2 == W_SRB-1) ? <wire ZDW of <device SRB @[W_SRB*TILE_NUM_SITE_X+1,sy]>> :
                                                                                   <wire ZDE of <device SRB @[tile_w_2*TILE_NUM_SITE_X+1,sy]>>,

                    <pin IQE of <device SRB @([sx+1,sy])>>  => (tx-1 == W_SRB-1) ? <wire ZQW  of <device SRB @[(W_SRB+3)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx-2 == W_SRB-1) ? <wire ZQW  of <device SRB @[(W_SRB+2)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx-3 == W_SRB-1) ? <wire ZQW  of <device SRB @[(W_SRB+1)*TILE_NUM_SITE_X+1,sy]>> :
                                                               (tx-4 == W_SRB-1) ? <wire ZQW  of <device SRB @[(W_SRB)*TILE_NUM_SITE_X+1,sy]>> :
                                                                                   <wire ZQE  of <device SRB @[tile_w_4*TILE_NUM_SITE_X+1,sy]>>

                );//end of -- connect

                //connect long line in horizontal
                if(tx > (E_SRB - 16) && tx < (E_SRB - 7))      //the long line connect as: LH0  LH1  LH0
                {
                    unsigned int lh0_r_tx, lh1_tx;

                    lh0_r_tx  = E_SRB - (15 - (E_SRB - tx));  //right LH0
                    
                    sprintf(strVar0, "ntLH0_%d_%d", lh0_r_tx*TILE_NUM_SITE_X+1,sy);                               
                    &wire ntRef_ntLH0 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;  
                    
                    sprintf(strVar1, "ntLH0__%d_%d", lh0_r_tx*TILE_NUM_SITE_X+1,sy);           
                    &wire ntRef_ntLH0_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;

                    connect
                    (
                        <pin LH0  of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>> =>  ntRef_ntLH0,  
                        <pin LH0_ of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>> =>  ntRef_ntLH0_
                    );
                   
                    connect
                    (
                        <pin LH0 of <device SRB @([sx+1,sy])>>                      => ntRef_ntLH0,  //<wire LH0  of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH1 of <device SRB @([(tx+8)*TILE_NUM_SITE_X+1,sy])>>  => ntRef_ntLH0,  //<wire LH0  of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>>,
                        
                        <pin LH0_ of <device SRB @([sx+1,sy])>>                     => ntRef_ntLH0_, //<wire LH0_  of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH1_ of <device SRB @([(tx+8)*TILE_NUM_SITE_X+1,sy])>> => ntRef_ntLH0_  //<wire LH0_  of <device SRB @[lh0_r_tx*TILE_NUM_SITE_X+1,sy]>>
                    );
                }
                else if( tx > (W_SRB + 7) && tx < (W_SRB + 16) )
                {
                    unsigned int lh2_l_tx, lh1_tx;

                    lh2_l_tx  = 15 - tx + 2*W_SRB; //left LH2
                    
                    sprintf(strVar0, "ntLH2_%d_%d", lh2_l_tx*TILE_NUM_SITE_X+1,sy);                               
                    &wire ntRef_ntLH2 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;  
                    
                    sprintf(strVar1, "ntLH2__%d_%d", lh2_l_tx*TILE_NUM_SITE_X+1,sy);           
                    &wire ntRef_ntLH2_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;

                    connect
                    (
                        <pin LH2  of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>> =>  ntRef_ntLH2,  
                        <pin LH2_ of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>> =>  ntRef_ntLH2_
                    );

                    connect
                    (
                        <pin LH2 of <device SRB @([sx+1,sy])>>                        => ntRef_ntLH2,  //<wire LH2  of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH1 of <device SRB @([tile_w_8*TILE_NUM_SITE_X+1,sy])>>  => ntRef_ntLH2,  //<wire LH2  of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>>,
                        
                        <pin LH2_ of <device SRB @([sx+1,sy])>>                       => ntRef_ntLH2_, //<wire LH2_  of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH1_ of <device SRB @([tile_w_8*TILE_NUM_SITE_X+1,sy])>> => ntRef_ntLH2_  //<wire LH2_  of <device SRB @[lh2_l_tx*TILE_NUM_SITE_X+1,sy]>>
                    );
                                       
                }
                
                
                if(tx <= E_SRB - 16 )
                {
                    sprintf(strVar0, "ntLH0_%d_%d", sx+1,sy);                               
                    &wire ntRef_ntLH0 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;  
                    
                    sprintf(strVar1, "ntLH0__%d_%d", sx+1,sy);           
                    &wire ntRef_ntLH0_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;

                    connect
                    (
                        <pin LH0  of <device SRB @[sx+1,sy]>> =>  ntRef_ntLH0,  
                        <pin LH0_ of <device SRB @[sx+1,sy]>> =>  ntRef_ntLH0_
                    );

                    connect
                    (
                        <pin LH1 of <device SRB @([tile_e_8*TILE_NUM_SITE_X+1,sy])>>   => ntRef_ntLH0,  //<wire LH2  of <device SRB @[tile_e_16*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH2 of <device SRB @([tile_e_16*TILE_NUM_SITE_X+1,sy])>>  => ntRef_ntLH0,  //<wire LH2  of <device SRB @[tile_e_16*TILE_NUM_SITE_X+1,sy]>>,
                        
                        <pin LH1_ of <device SRB @([tile_e_8*TILE_NUM_SITE_X+1,sy])>>  => ntRef_ntLH0_, //<wire LH2_  of <device SRB @[tile_e_16*TILE_NUM_SITE_X+1,sy]>>,
                        <pin LH2_ of <device SRB @([tile_e_16*TILE_NUM_SITE_X+1,sy])>> => ntRef_ntLH0_  //<wire LH2_  of <device SRB @[tile_e_16*TILE_NUM_SITE_X+1,sy]>>
                    );
                }

                //connect long line in vertical
                if(ty > (N_SRB - 16) && ty < (N_SRB - 7))      //the long line connect as: LV2  LV1  LV2
                {
                    unsigned int lv2_n_ty, lv1_ty;

                    lv2_n_ty  = N_SRB - (15 - (N_SRB - ty));   //north LH2
                    
                    sprintf(strVar0, "ntLV2_%d_%d", sx+1,lv2_n_ty*TILE_NUM_SITE_Y);                               
                    &wire ntRef_ntLV2 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ; 
                    
                    sprintf(strVar1, "ntLV2__%d_%d", sx+1,lv2_n_ty*TILE_NUM_SITE_Y);           
                    &wire ntRef_ntLV2_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;

                    connect
                    (
                        <pin LV2  of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>> =>  ntRef_ntLV2,  
                        <pin LV2_ of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>> =>  ntRef_ntLV2_
                    );

                    connect
                        (
                            <pin LV2 of <device SRB @([sx+1,sy])>>                        => ntRef_ntLV2,  //<wire LV2  of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>>,
                            <pin LV1 of <device SRB @([sx+1,tile_n_8*TILE_NUM_SITE_Y])>>  => ntRef_ntLV2,  //<wire LV2  of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>>,
                            
                            <pin LV2_ of <device SRB @([sx+1,sy])>>                       => ntRef_ntLV2_, //<wire LV2_  of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>>,
                            <pin LV1_ of <device SRB @([sx+1,tile_n_8*TILE_NUM_SITE_Y])>> => ntRef_ntLV2_  //<wire LV2_  of <device SRB @[sx+1,lv2_n_ty*TILE_NUM_SITE_Y]>>
                        );
                }
                else if( ty > (7 + S_SRB) && ty < (16 + S_SRB) )                      //the long line connect as: LV0  LH1  LV0
                {
                    unsigned int lv0_s_ty, lv1_ty;

                    lv0_s_ty  = 15 - ty + 2*S_SRB;   //south LH0
                    
                    sprintf(strVar0, "ntLV0_%d_%d", sx+1,lv0_s_ty*TILE_NUM_SITE_Y);                               
                    &wire ntRef_ntLV0 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;  
                    
                    sprintf(strVar1, "ntLV0__%d_%d", sx+1,lv0_s_ty*TILE_NUM_SITE_Y);           
                    &wire ntRef_ntLV0_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;
                                         
                    connect
                    (
                        <pin LV0  of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>> =>  ntRef_ntLV0,  
                        <pin LV0_ of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>> =>  ntRef_ntLV0_
                    );
                      
                    connect
                        (
                            <pin LV0 of <device SRB @([sx+1,sy])>>                        => ntRef_ntLV0,   //ntRef_ntLV0<wire LV0  of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>>,
                            <pin LV1 of <device SRB @([sx+1,tile_s_8*TILE_NUM_SITE_Y])>>  => ntRef_ntLV0,   //<wire LV0  of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>>,
                            
                            <pin LV0_ of <device SRB @([sx+1,sy])>>                       => ntRef_ntLV0_,  //<wire LV0_  of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>>,
                            <pin LV1_ of <device SRB @([sx+1,tile_s_8*TILE_NUM_SITE_Y])>> => ntRef_ntLV0_   //<wire LV0_  of <device SRB @[sx+1,lv0_s_ty*TILE_NUM_SITE_Y]>>
                        );
                }
                
                if(ty <= N_SRB - 16)
                {
                    
                    sprintf(strVar0, "ntLV2_%d_%d", sx+1,sy);                               
                    &wire ntRef_ntLV2 = wire *strVar0  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;  
                    
                    sprintf(strVar1, "ntLV2__%d_%d", sx+1,sy);           
                    &wire ntRef_ntLV2_ = wire *strVar1  /*pragma PAP_ARC_ITC_TYPE="LONG" */ ;
                                         
                    connect
                    (
                        <pin LV2  of <device SRB @[sx+1,sy]>> =>  ntRef_ntLV2,  
                        <pin LV2_ of <device SRB @[sx+1,sy]>> =>  ntRef_ntLV2_
                    );
                    
                    connect
                        (
                            <pin LV0 of <device SRB @([sx+1,tile_n_16*TILE_NUM_SITE_Y])>>                        => ntRef_ntLV2,  //<wire LV2  of <device SRB @[sx+1,tile_s_16*TILE_NUM_SITE_Y]>>,
                            <pin LV1 of <device SRB @([sx+1,tile_n_8*TILE_NUM_SITE_Y])>>  => ntRef_ntLV2,  //<wire LV2  of <device SRB @[sx+1,tile_s_16*TILE_NUM_SITE_Y]>>,
                          
                            <pin LV0_ of <device SRB @([sx+1,tile_n_16*TILE_NUM_SITE_Y])>>                       => ntRef_ntLV2_, //<wire LV2_  of <device SRB @[sx+1,tile_s_16*TILE_NUM_SITE_Y]>>,
                            <pin LV1_ of <device SRB @([sx+1,tile_n_8*TILE_NUM_SITE_Y])>> => ntRef_ntLV2_  //<wire LV2_  of <device SRB @[sx+1,tile_s_16*TILE_NUM_SITE_Y]>>
                        );
                }

                // ZSNE
                if((tx < E_SRB) && (ty == N_SRB))
                {
                     connect
                        (
                            <pin ISSW of <device SRB @([sx+1,sy])>>                        => <wire ZSNE  of <device SRB @[sx+1,sy]>>,
                            <pin TSNE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,sy])>>  => <wire ZSNE  of <device SRB @[sx+1,sy]>>
                        );
                }
                else if((tx == E_SRB) && (ty < N_SRB))
                {
                     connect
                        (
                            <pin ISSW of <device SRB @([sx+1,sy])>>                        => <wire ZSNE  of <device SRB @[sx+1,sy]>>,
                            <pin TSSW of <device SRB @([sx+1,tile_n_1*TILE_NUM_SITE_Y])>>  => <wire ZSNE  of <device SRB @[sx+1,sy]>>
                        );
                }
                else if((tx == E_SRB) && (ty == N_SRB))
                {
                     connect
                        (
                            <pin ISSW of <device SRB @([sx+1,sy])>>    => <wire ZSNE  of <device SRB @[sx+1,sy]>>,
                            <pin TSSE of <device SRB @([sx+1,sy])>>    => <wire ZSNE  of <device SRB @[sx+1,sy]>>
                        );
                }
                else if((tx < E_SRB) && (ty < N_SRB))
                {                    
                     connect
                        (
                            <pin ISNE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,tile_n_1*TILE_NUM_SITE_Y])>>  => <wire ZSNE  of <device SRB @[sx+1,sy]>>,
                            <pin TSNE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,sy])>>                        => <wire ZSNE  of <device SRB @[sx+1,sy]>>
                        );    
                }
                
                
                // ZSSW
                if( tx == 8 && ty == 123 ) //hardcode
                {
                    connect
                       (
                           <pin TSSW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,sy])>>  => <wire ZSSW  of <device SRB @[sx+1,sy]>>,
                           <pin ISSE of <device SRB @([sx+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSW  of <device SRB @[sx+1,sy]>>
                       ); 
                }
                else if((tx > W_SRB) && (ty == S_SRB))
                {
                     connect
                        (
                            <pin TSSW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,sy])>>  => <wire ZSSW  of <device SRB @[sx+1,sy]>>,
                            <pin ISNE of <device SRB @([sx+1,sy])>>                        => <wire ZSSW  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx == W_SRB) && (ty > S_SRB))
                {
                     connect
                        (
                            <pin TSNE of <device SRB @([sx+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSW  of <device SRB @[sx+1,sy]>>,
                            <pin ISNE of <device SRB @([sx+1,sy])>>                        => <wire ZSSW  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx == W_SRB) && (ty == S_SRB))
                {
                     connect
                        (
                            <pin TSNW of <device SRB @([sx+1,sy])>>      => <wire ZSSW  of <device SRB @[sx+1,sy]>>,
                            <pin ISNE of <device SRB @([sx+1,sy])>>      => <wire ZSSW  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx > W_SRB) && (ty > S_SRB))
                {
                    connect
                       (
                           <pin TSSW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,sy])>>                        => <wire ZSSW  of <device SRB @[sx+1,sy]>>,
                           <pin ISSW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSW  of <device SRB @[sx+1,sy]>>
                       );   
                }
                
                //ZSSE
                if( tx == 7 && ty == 123 ) //hardcode
                {
                     connect
                        (
                            <pin TSNE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSE  of <device SRB @[sx+1,sy]>>,
                            <pin ISNE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,sy])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx == E_SRB) && (ty > S_SRB))
                {
                     connect
                        (
                            <pin TSSE of <device SRB @([sx+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSE  of <device SRB @[sx+1,sy]>>,
                            <pin ISNW of <device SRB @([sx+1,sy])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx < E_SRB) && (ty == S_SRB))
                {
                     connect
                        (
                            <pin TSNW of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,sy])>>  => <wire ZSSE  of <device SRB @[sx+1,sy]>>,
                            <pin ISNW of <device SRB @([sx+1,sy])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx == E_SRB) && (ty == S_SRB))
                {
                     connect
                        (
                            <pin TSSW of <device SRB @([sx+1,sy])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>,
                            <pin ISNW of <device SRB @([sx+1,sy])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>
                        );     
                }
                else if((tx < E_SRB) && (ty > S_SRB))
                {
                     connect
                        (
                            <pin TSSE of <device SRB @([sx+1,tile_s_1*TILE_NUM_SITE_Y])>>                        => <wire ZSSE  of <device SRB @[sx+1,sy]>>,
                            <pin ISSE of <device SRB @([tile_e_1*TILE_NUM_SITE_X+1,tile_s_1*TILE_NUM_SITE_Y])>>  => <wire ZSSE  of <device SRB @[sx+1,sy]>>
                        );
                }
                
                //ZSNW                
                if( tx == 8 && ty == 122 ) //hardcode
                {
                    connect
                       (
                            <pin TSNW of <device SRB @([sx+1,tile_n_1*TILE_NUM_SITE_Y])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>,
                            <pin ISNW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,tile_n_1*TILE_NUM_SITE_Y])>>  => <wire ZSNW  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if((tx == W_SRB) && (ty < N_SRB))
                {
                     connect
                        (
                            <pin TSNW of <device SRB @([sx+1,tile_n_1*TILE_NUM_SITE_Y])>>  => <wire ZSNW  of <device SRB @[sx+1,sy]>>,
                            <pin ISSE of <device SRB @([sx+1,sy])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>
                        );    
                }
                else if((tx > W_SRB) && (ty == N_SRB))
                {
                     connect
                        (
                            <pin TSSE of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,sy])>>  => <wire ZSNW  of <device SRB @[sx+1,sy]>>,
                            <pin ISSE of <device SRB @([sx+1,sy])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>
                        );    
                }
                else if((tx == W_SRB) && (ty == N_SRB))
                {
                     connect
                        (
                            <pin TSNE of <device SRB @([sx+1,sy])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>,
                            <pin ISSE of <device SRB @([sx+1,sy])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>
                        ); 
                }
                else if(tx > W_SRB && ty < N_SRB)
                {
                     connect
                        (
                            <pin TSNW of <device SRB @([sx+1,tile_n_1*TILE_NUM_SITE_Y])>>                        => <wire ZSNW  of <device SRB @[sx+1,sy]>>,
                            <pin ISNW of <device SRB @([tile_w_1*TILE_NUM_SITE_X+1,tile_n_1*TILE_NUM_SITE_Y])>>  => <wire ZSNW  of <device SRB @[sx+1,sy]>>
                        ); 
                }

        } // foreach ty ( Y_TILES )

    } // foreach tx ( X_TILES )
    
};// end of connect_SRB_inputs

/**VFunction******************************************************************************

  Author    [XiaWei]

  Abstract  [Connect the clk_delay in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_clk_delay_tbr
(
    unsigned int ioTx ,
    unsigned int ioTy , 
                 
    unsigned int cimTx ,
    unsigned int cimTy ,
    
    unsigned int oCimTx ,
    unsigned int oCimTy ,

    unsigned int NUM_TILE_X,
    unsigned int NUM_TILE_Y
)
{
    unsigned int ioSx,ioSy,cimSx,cimSy,oCimSx,oCimSy;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    ioSx = ioTx * TILE_NUM_SITE_X;
    ioSy = ioTy * TILE_NUM_SITE_Y;
    
    cimSx = cimTx * TILE_NUM_SITE_X;
    cimSy = cimTy * TILE_NUM_SITE_Y;
    
    oCimSx = oCimTx * TILE_NUM_SITE_X;
    oCimSy = oCimTy * TILE_NUM_SITE_Y;

    unsigned int urc_x, urc_y, ulc_x, ulc_y, llc_x, llc_y, lrc_x, lrc_y;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    urc_x = (NUM_TILE_X-1) * TILE_NUM_SITE_X;
    urc_y = (NUM_TILE_Y-1) * TILE_NUM_SITE_Y;
    
    ulc_x = 0 * TILE_NUM_SITE_X;
    ulc_y = (NUM_TILE_Y-1)  * TILE_NUM_SITE_Y;
    
    llc_x = 9 * TILE_NUM_SITE_X;
    llc_y = 0  * TILE_NUM_SITE_Y;
    
    lrc_x = (NUM_TILE_X-1) * TILE_NUM_SITE_X;
    lrc_y = 0  * TILE_NUM_SITE_Y;
    
    connect
    (
        <pin DIRECTION of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM1   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin LOADN     of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM2   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin MOVE      of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM3   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin S_IY6AB   of <device CIM @[oCimSx+3,oCimSy+2]>>      => <wire COUT    of <device CLKDELAY @[ioSx+3,ioSy+1]>>
    ); 

    if(ioTy == 0)  //bottom
    {
        connect
        (
            <pin DLL_INDELAY_CNTL0  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[lrc_x+3,lrc_y]>> ,
            <pin DLL_INDELAY_CNTL1  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[llc_x+3,llc_y+1]>> 
        ); 
    }
    else if(ioTy == NUM_TILE_Y-1) //top
    {
       connect
       (
           <pin DLL_INDELAY_CNTL0  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[ulc_x+3,ulc_y]>> ,
           <pin DLL_INDELAY_CNTL1  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[urc_x+3,urc_y]>> 
       ); 
    }
    else if(ioTx == NUM_TILE_X-1) //right
    {
        connect
        (
            <pin DLL_INDELAY_CNTL0  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[urc_x+3,urc_y+1]>> ,
            <pin DLL_INDELAY_CNTL1  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[lrc_x+3,lrc_y+1]>> 
        );
    }
};

/**VFunction******************************************************************************

  Author    [XiaWei]

  Abstract  [Connect the clk_delay in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_clk_delay_l0
(
    unsigned int ioTx ,
    unsigned int ioTy , 
                 
    unsigned int cimTx ,
    unsigned int cimTy ,
    
    unsigned int oCimTx ,
    unsigned int oCimTy ,

    unsigned int NUM_TILE_X,
    unsigned int NUM_TILE_Y
)
{
    unsigned int ioSx,ioSy,cimSx,cimSy,oCimSx,oCimSy;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    ioSx = ioTx * TILE_NUM_SITE_X;
    ioSy = ioTy * TILE_NUM_SITE_Y;
    
    cimSx = cimTx * TILE_NUM_SITE_X;
    cimSy = cimTy * TILE_NUM_SITE_Y;
    
    oCimSx = oCimTx * TILE_NUM_SITE_X;
    oCimSy = oCimTy * TILE_NUM_SITE_Y;

    unsigned int urc_x, urc_y, ulc_x, ulc_y;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    ulc_x = 0 * TILE_NUM_SITE_X;
    ulc_y = 163  * TILE_NUM_SITE_Y;
    
    connect
    (
        <pin DIRECTION of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM1   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin LOADN     of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM2   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin MOVE      of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM3   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin S_IY6AB   of <device CIM @[oCimSx+3,oCimSy+2]>>      => <wire COUT    of <device CLKDELAY @[ioSx+3,ioSy+1]>>
    ); 

   connect
   (
       <pin DLL_INDELAY_CNTL0  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[ulc_x+3,ulc_y]>> ,
       <pin DLL_INDELAY_CNTL1  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[ulc_x+3,ulc_y+1]>> 
   ); 
    
};

/**VFunction******************************************************************************

  Author    [XiaWei]

  Abstract  [Connect the clk_delay in the entire architecture]

  Revision History:

*****************************************************************************************/
function connect_clk_delay_l1
(
    unsigned int ioTx ,
    unsigned int ioTy , 
                 
    unsigned int cimTx ,
    unsigned int cimTy ,
    
    unsigned int oCimTx ,
    unsigned int oCimTy ,

    unsigned int NUM_TILE_X,
    unsigned int NUM_TILE_Y
)
{
    unsigned int ioSx,ioSy,cimSx,cimSy,oCimSx,oCimSy;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    ioSx = ioTx * TILE_NUM_SITE_X;
    ioSy = ioTy * TILE_NUM_SITE_Y;
    
    cimSx = cimTx * TILE_NUM_SITE_X;
    cimSy = cimTy * TILE_NUM_SITE_Y;
    
    oCimSx = oCimTx * TILE_NUM_SITE_X;
    oCimSy = oCimTy * TILE_NUM_SITE_Y;

    unsigned int urc_x, urc_y, ulc_x, ulc_y;
    
    // Calculate the site coordinate of the lower-left corner of the base tile
    ulc_x = 0 * TILE_NUM_SITE_X;
    ulc_y = 163  * TILE_NUM_SITE_Y;
    
    connect
    (
        <pin MOVE of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM1   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin DIRECTION     of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM2   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin LOADN      of <device CLKDELAY @[ioSx+3,ioSy+1]>>   => <wire A_IM3   of <device CIM @[cimSx+3,cimSy+2]>> ,
        <pin S_IY6AB   of <device CIM @[oCimSx+3,oCimSy+2]>>      => <wire COUT    of <device CLKDELAY @[ioSx+3,ioSy+1]>>
    ); 

   connect
   (
       <pin DLL_INDELAY_CNTL0  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[ulc_x+3,ulc_y]>> ,
       <pin DLL_INDELAY_CNTL1  of <device DELAYCODEMUX @[ioSx+3,ioSy+2]>>   => <wire DLL_CODE   of <device DLL @[ulc_x+3,ulc_y+1]>> 
   ); 
};

}; // end of package pgt180h_funcs











