/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 10:11:54 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 10:11:54 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 10:10:04 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 10:10:04 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.49
Hash     : f5c26b6
Date     : May  8 2024
Type     : Engineering
Log Time   : Wed May  8 10:10:04 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/lpif/run_1/synth_1_1/analysis/lpif_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/results_dir/lpif/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/level_delay.sv:36:1: Compile module "work@level_delay".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/levelsync.sv:45:1: Compile module "work@levelsync".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/ll_auto_sync.sv:29:1: Compile module "work@ll_auto_sync".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:24:1: Compile module "work@lpif".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lpbk.sv:25:1: Compile module "work@lpif_lpbk".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_lsm.sv:24:1: Compile module "work@lpif_lsm".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipe_stage.sv:24:1: Compile module "work@lpif_pipe_stage".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:24:1: Compile module "work@lpif_pipeline".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:24:1: Compile module "work@lpif_prot_neg".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:24:1: Compile module "work@lpif_txrx".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym1_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym1_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_master_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_master_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_master_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_slave_name.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x16_asym2_quarter_slave_top.sv:18:1: Compile module "work@lpif_txrx_x16_asym2_quarter_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x1_asym1_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x1_asym1_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x2_asym1_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x2_asym1_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_master_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_master_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_master_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_slave_name.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x4_asym2_quarter_slave_top.sv:18:1: Compile module "work@lpif_txrx_x4_asym2_quarter_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym1_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym1_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_master_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_master_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_master_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_slave_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_full_slave_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_full_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_master_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_master_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_master_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_slave_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_half_slave_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_half_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_master_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_master_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_master_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_master_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_master_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_master_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_slave_concat.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_slave_concat".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_slave_name.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_slave_name".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx_x8_asym2_quarter_slave_top.sv:18:1: Compile module "work@lpif_txrx_x8_asym2_quarter_slave_top".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/marker_gen.sv:19:1: Compile module "work@marker_gen".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen.sv:19:1: Compile module "work@strobe_gen".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/strobe_gen_w_delay.sv:22:1: Compile module "work@strobe_gen_w_delay".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:44:1: Compile module "work@syncfifo_reg".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/level_delay.sv:39:4: Implicit port type (wire) for "delayed_en".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/levelsync.sv:48:4: Implicit port type (wire) for "dest_data".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipe_stage.sv:27:4: Implicit port type (wire) for "empty",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:47:4: Implicit port type (wire) for "empty",
there are 6 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:293:7: Compile generate block "work@lpif.genblk3".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_prot_neg.sv:211:5: Compile generate block "work@lpif.lpif_prot_neg_i.gen_block_gen2f".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:313:10: Compile generate block "work@lpif.lpif_txrx_i.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:315:9: Compile generate block "work@lpif.lpif_txrx_i.genblk1.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:329:14: Compile generate block "work@lpif.lpif_txrx_i.genblk1.genblk1.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:331:13: Compile generate block "work@lpif.lpif_txrx_i.genblk1.genblk1.genblk1.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:453:10: Compile generate block "work@lpif.lpif_txrx_i.genblk2".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:455:10: Compile generate block "work@lpif.lpif_txrx_i.genblk2.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:595:10: Compile generate block "work@lpif.lpif_txrx_i.genblk3".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:597:10: Compile generate block "work@lpif.lpif_txrx_i.genblk3.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_txrx.sv:890:9: Compile generate block "work@lpif.lpif_txrx_i.genblk6".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:391:9: Compile generate block "work@lpif.lpif_pipeline_i.genblk3".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:24:1: Compile module "work@lpif_ctl".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:298:7: Compile generate block "work@lpif.lpif_ctl_i.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:421:7: Compile generate block "work@lpif.lpif_ctl_i.genblk8".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:953:7: Compile generate block "work@lpif.lpif_ctl_i.genblk9".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1168:7: Compile generate block "work@lpif.lpif_ctl_i.gen_blk_ptm_delay[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1168:7: Compile generate block "work@lpif.lpif_ctl_i.gen_blk_ptm_delay[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1168:7: Compile generate block "work@lpif.lpif_ctl_i.gen_blk_ptm_delay[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1168:7: Compile generate block "work@lpif.lpif_ctl_i.gen_blk_ptm_delay[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1214:7: Compile generate block "work@lpif.lpif_ctl_i.genblk16".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1245:7: Compile generate block "work@lpif.lpif_ctl_i.genblk17".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1361:9: Compile generate block "work@lpif.lpif_ctl_i.genblk18".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif.sv:24:1: Top level module "work@lpif".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 6.
[NTE:EL0510] Nb instances: 20.
[NTE:EL0511] Nb leaf instances: 6.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 9
Warning: Removing unelaborated module: \marker_gen from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_quarter_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_prot_neg from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_ctl from the design.
Warning: Removing unelaborated module: \lpif_txrx from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_slave_name from the design.
Warning: Removing unelaborated module: \levelsync from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym1_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_pipe_stage from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_lpbk from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_master_concat from the design.
Warning: Removing unelaborated module: \ll_auto_sync from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_pipeline from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_full_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym1_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_half_slave_top from the design.
Warning: Removing unelaborated module: \syncfifo_reg from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x16_asym2_quarter_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_master_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x8_asym2_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_quarter_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x4_asym2_half_slave_top from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_full_slave_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_master_concat from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_slave_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x1_asym1_half_master_name from the design.
Warning: Removing unelaborated module: \lpif_txrx_x2_asym1_full_slave_concat from the design.
Generating RTLIL representation for module `$paramod$2524610964aab557e5dab0ddc03d6b19b2cf64b6\lpif_ctl'.
Warning: reg '\lp_tmstmp_delay' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1161.12-1161.50.
Warning: reg '\lp_tmstmp_stream_delay' is assigned in a continuous assignment at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1162.12-1162.57.
Warning: Replacing memory \lp_tmstmp_stream_delay with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1175, /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1162
Warning: Replacing memory \lp_tmstmp_delay with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1174, /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_ctl.sv:1161
Generating RTLIL representation for module `$paramod$c15d531051fbdb9c12a9230d0159d844c19907a7\lpif_lpbk'.
Generating RTLIL representation for module `$paramod$d7a429a76935c94c4e8cef797052223614cff471\ll_auto_sync'.
Generating RTLIL representation for module `$paramod$46c3734517e41459d719146b1887c44f8136f666\lpif_txrx'.
Generating RTLIL representation for module `$paramod$4955fe6bb8962009351c0592540d3f48106b8372\lpif_prot_neg'.
Generating RTLIL representation for module `\strobe_gen_w_delay'.
Generating RTLIL representation for module `$paramod$7ded0c92b6600d4bba30dd264ffa682409cb0b4a\lpif_pipeline'.
Warning: Replacing memory \pl_delay_data_pipeline with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:288
Warning: Replacing memory \lp_delay_data_pipeline with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/lpif_pipeline.sv:229
Generating RTLIL representation for module `\lpif_txrx_x16_asym2_full_master_concat'.
Generating RTLIL representation for module `\strobe_gen'.
Generating RTLIL representation for module `\lpif_txrx_x16_asym2_full_master_top'.
Generating RTLIL representation for module `\lpif_txrx_x16_asym2_full_master_name'.
Generating RTLIL representation for module `\level_delay'.
Generating RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Generating RTLIL representation for module `$paramod$219b8b8b3c4412f8c463caa81a676234008083dc\syncfifo_reg'.
Warning: wire '\index0' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:280.10-280.20.
Warning: wire '\index0' is assigned in a block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:280.48-280.67.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/lpif/rtl/syncfifo_reg.sv:281
Generating RTLIL representation for module `$paramod\marker_gen\FULL=4'0001\HALF=4'0010\QUARTER=4'0100'.
Generating RTLIL representation for module `\lpif_lsm'.
Generating RTLIL representation for module `\lpif'.

-- Running command `hierarchy -top lpif' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \lpif
Used module:     \lpif_lsm
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     $paramod$2524610964aab557e5dab0ddc03d6b19b2cf64b6\lpif_ctl
Used module:         $paramod$219b8b8b3c4412f8c463caa81a676234008083dc\syncfifo_reg
Used module:     $paramod$7ded0c92b6600d4bba30dd264ffa682409cb0b4a\lpif_pipeline
Used module:     $paramod$c15d531051fbdb9c12a9230d0159d844c19907a7\lpif_lpbk
Used module:     $paramod$46c3734517e41459d719146b1887c44f8136f666\lpif_txrx
Used module:         \lpif_txrx_x16_asym2_full_master_top
Used module:             \lpif_txrx_x16_asym2_full_master_concat
Used module:             \lpif_txrx_x16_asym2_full_master_name
Used module:             $paramod$d7a429a76935c94c4e8cef797052223614cff471\ll_auto_sync
Used module:                 \level_delay
Used module:         $paramod\marker_gen\FULL=4'0001\HALF=4'0010\QUARTER=4'0100
Used module:         \strobe_gen_w_delay
Used module:             \strobe_gen
Used module:     $paramod$4955fe6bb8962009351c0592540d3f48106b8372\lpif_prot_neg

3.2. Analyzing design hierarchy..
Top module:  \lpif
Used module:     \lpif_lsm
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     $paramod$2524610964aab557e5dab0ddc03d6b19b2cf64b6\lpif_ctl
Used module:         $paramod$219b8b8b3c4412f8c463caa81a676234008083dc\syncfifo_reg
Used module:     $paramod$7ded0c92b6600d4bba30dd264ffa682409cb0b4a\lpif_pipeline
Used module:     $paramod$c15d531051fbdb9c12a9230d0159d844c19907a7\lpif_lpbk
Used module:     $paramod$46c3734517e41459d719146b1887c44f8136f666\lpif_txrx
Used module:         \lpif_txrx_x16_asym2_full_master_top
Used module:             \lpif_txrx_x16_asym2_full_master_concat
Used module:             \lpif_txrx_x16_asym2_full_master_name
Used module:             $paramod$d7a429a76935c94c4e8cef797052223614cff471\ll_auto_sync
Used module:                 \level_delay
Used module:         $paramod\marker_gen\FULL=4'0001\HALF=4'0010\QUARTER=4'0100
Used module:         \strobe_gen_w_delay
Used module:             \strobe_gen
Used module:     $paramod$4955fe6bb8962009351c0592540d3f48106b8372\lpif_prot_neg
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$219b8b8b3c4412f8c463caa81a676234008083dc\\syncfifo_reg"
 Process module "$paramod$2524610964aab557e5dab0ddc03d6b19b2cf64b6\\lpif_ctl"
 Process module "$paramod$46c3734517e41459d719146b1887c44f8136f666\\lpif_txrx"
 Process module "$paramod$4955fe6bb8962009351c0592540d3f48106b8372\\lpif_prot_neg"
 Process module "$paramod$7ded0c92b6600d4bba30dd264ffa682409cb0b4a\\lpif_pipeline"
 Process module "$paramod$c15d531051fbdb9c12a9230d0159d844c19907a7\\lpif_lpbk"
 Process module "$paramod$d7a429a76935c94c4e8cef797052223614cff471\\ll_auto_sync"
 Process module "$paramod\\levelsync\\RESET_VALUE=1'0"
 Process module "$paramod\\marker_gen\\FULL=4'0001\\HALF=4'0010\\QUARTER=4'0100"
 Process module "level_delay"
 Process module "lpif_lsm"
 Process module "lpif_txrx_x16_asym2_full_master_concat"
 Process module "lpif_txrx_x16_asym2_full_master_name"
 Process module "lpif_txrx_x16_asym2_full_master_top"
 Process module "strobe_gen"
 Process module "strobe_gen_w_delay"
Dumping file port_info.json ...

Warnings: 118 unique messages, 118 total
End of script. Logfile hash: 2ee5e9a8d5, CPU: user 11.53s system 0.79s, MEM: 980.46 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 2x read_systemverilog (12 sec), 0% 1x plugin (0 sec), ...
