
getting-started-HRTIM-nucleog4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007064  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800723c  0800723c  0000823c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800724c  0800724c  0000902c  2**0
                  CONTENTS
  4 .ARM          00000000  0800724c  0800724c  0000902c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800724c  0800724c  0000902c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800724c  0800724c  0000824c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007250  08007250  00008250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08007254  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  2000002c  08007280  0000902c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08007280  0000934c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000902c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012eec  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278c  00000000  00000000  0001bf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  0001e6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cac  00000000  00000000  0001f770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028376  00000000  00000000  0002041c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137f4  00000000  00000000  00048792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001166d6  00000000  00000000  0005bf86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017265c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047b4  00000000  00000000  001726a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  00176e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007224 	.word	0x08007224

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000030 	.word	0x20000030
 8000214:	08007224 	.word	0x08007224

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08c      	sub	sp, #48	@ 0x30
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800099a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	2220      	movs	r2, #32
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f006 fc0d 	bl	80071cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009b2:	4b33      	ldr	r3, [pc, #204]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009b4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009ba:	4b31      	ldr	r3, [pc, #196]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009bc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80009c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009c2:	4b2f      	ldr	r3, [pc, #188]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80009ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80009da:	4b29      	ldr	r3, [pc, #164]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009dc:	2208      	movs	r2, #8
 80009de:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009e0:	4b27      	ldr	r3, [pc, #156]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009e6:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80009ec:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009f2:	4b23      	ldr	r3, [pc, #140]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_HRTIM_TRG1;
 80009fa:	4b21      	ldr	r3, [pc, #132]	@ (8000a80 <MX_ADC1_Init+0xec>)
 80009fc:	f44f 62d4 	mov.w	r2, #1696	@ 0x6a0
 8000a00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a02:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a08:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a12:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a18:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a20:	4817      	ldr	r0, [pc, #92]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a22:	f001 fa63 	bl	8001eec <HAL_ADC_Init>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000a2c:	f000 fef8 	bl	8001820 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a30:	2300      	movs	r3, #0
 8000a32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4811      	ldr	r0, [pc, #68]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a3c:	f002 fa94 	bl	8002f68 <HAL_ADCEx_MultiModeConfigChannel>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000a46:	f000 feeb 	bl	8001820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a84 <MX_ADC1_Init+0xf0>)
 8000a4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a4e:	2306      	movs	r3, #6
 8000a50:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000a52:	2302      	movs	r3, #2
 8000a54:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a56:	237f      	movs	r3, #127	@ 0x7f
 8000a58:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a5a:	2304      	movs	r3, #4
 8000a5c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	4619      	mov	r1, r3
 8000a66:	4806      	ldr	r0, [pc, #24]	@ (8000a80 <MX_ADC1_Init+0xec>)
 8000a68:	f001 fcee 	bl	8002448 <HAL_ADC_ConfigChannel>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000a72:	f000 fed5 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	3730      	adds	r7, #48	@ 0x30
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000048 	.word	0x20000048
 8000a84:	04300002 	.word	0x04300002

08000a88 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a8e:	463b      	mov	r3, r7
 8000a90:	2220      	movs	r2, #32
 8000a92:	2100      	movs	r1, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f006 fb99 	bl	80071cc <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8000b50 <MX_ADC2_Init+0xc8>)
 8000a9e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000aa2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000aa6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000aa8:	4b28      	ldr	r3, [pc, #160]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aae:	4b27      	ldr	r3, [pc, #156]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000ab4:	4b25      	ldr	r3, [pc, #148]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aba:	4b24      	ldr	r3, [pc, #144]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ac0:	4b22      	ldr	r3, [pc, #136]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ac2:	2208      	movs	r2, #8
 8000ac4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000ac6:	4b21      	ldr	r3, [pc, #132]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000acc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_HRTIM_TRG3;
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000ae2:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 8000ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ae8:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000aea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000aee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000af0:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000af8:	4b14      	ldr	r3, [pc, #80]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000afe:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b06:	4811      	ldr	r0, [pc, #68]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000b08:	f001 f9f0 	bl	8001eec <HAL_ADC_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000b12:	f000 fe85 	bl	8001820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b16:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <MX_ADC2_Init+0xcc>)
 8000b18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b1a:	2306      	movs	r3, #6
 8000b1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b22:	237f      	movs	r3, #127	@ 0x7f
 8000b24:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b26:	2304      	movs	r3, #4
 8000b28:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000b2e:	463b      	mov	r3, r7
 8000b30:	4619      	mov	r1, r3
 8000b32:	4806      	ldr	r0, [pc, #24]	@ (8000b4c <MX_ADC2_Init+0xc4>)
 8000b34:	f001 fc88 	bl	8002448 <HAL_ADC_ConfigChannel>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000b3e:	f000 fe6f 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000b42:	bf00      	nop
 8000b44:	3720      	adds	r7, #32
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200000b4 	.word	0x200000b4
 8000b50:	50000100 	.word	0x50000100
 8000b54:	08600004 	.word	0x08600004

08000b58 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b0a0      	sub	sp, #128	@ 0x80
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b70:	f107 0318 	add.w	r3, r7, #24
 8000b74:	2254      	movs	r2, #84	@ 0x54
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f006 fb27 	bl	80071cc <memset>
  if(adcHandle->Instance==ADC1)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000b86:	d16a      	bne.n	8000c5e <HAL_ADC_MspInit+0x106>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000b88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b8c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000b8e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b94:	f107 0318 	add.w	r3, r7, #24
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f005 fe99 	bl	80068d0 <HAL_RCCEx_PeriphCLKConfig>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ba4:	f000 fe3c 	bl	8001820 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ba8:	4b66      	ldr	r3, [pc, #408]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	3301      	adds	r3, #1
 8000bae:	4a65      	ldr	r2, [pc, #404]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000bb0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000bb2:	4b64      	ldr	r3, [pc, #400]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d10b      	bne.n	8000bd2 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000bba:	4b63      	ldr	r3, [pc, #396]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	4a62      	ldr	r2, [pc, #392]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000bc0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc6:	4b60      	ldr	r3, [pc, #384]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000bce:	617b      	str	r3, [r7, #20]
 8000bd0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd6:	4a5c      	ldr	r2, [pc, #368]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bde:	4b5a      	ldr	r3, [pc, #360]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bea:	2301      	movs	r3, #1
 8000bec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c00:	f002 fe3c 	bl	800387c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c04:	4b51      	ldr	r3, [pc, #324]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c06:	4a52      	ldr	r2, [pc, #328]	@ (8000d50 <HAL_ADC_MspInit+0x1f8>)
 8000c08:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c0a:	4b50      	ldr	r3, [pc, #320]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c0c:	2205      	movs	r2, #5
 8000c0e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c10:	4b4e      	ldr	r3, [pc, #312]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c16:	4b4d      	ldr	r3, [pc, #308]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c1c:	4b4b      	ldr	r3, [pc, #300]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c1e:	2280      	movs	r2, #128	@ 0x80
 8000c20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c22:	4b4a      	ldr	r3, [pc, #296]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c2a:	4b48      	ldr	r3, [pc, #288]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c32:	4b46      	ldr	r3, [pc, #280]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c34:	2220      	movs	r2, #32
 8000c36:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000c38:	4b44      	ldr	r3, [pc, #272]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c3a:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000c3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c40:	4842      	ldr	r0, [pc, #264]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c42:	f002 fba9 	bl	8003398 <HAL_DMA_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8000c4c:	f000 fde8 	bl	8001820 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a3e      	ldr	r2, [pc, #248]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c54:	655a      	str	r2, [r3, #84]	@ 0x54
 8000c56:	4a3d      	ldr	r2, [pc, #244]	@ (8000d4c <HAL_ADC_MspInit+0x1f4>)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000c5c:	e06e      	b.n	8000d3c <HAL_ADC_MspInit+0x1e4>
  else if(adcHandle->Instance==ADC2)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a3c      	ldr	r2, [pc, #240]	@ (8000d54 <HAL_ADC_MspInit+0x1fc>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d169      	bne.n	8000d3c <HAL_ADC_MspInit+0x1e4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c6c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000c6e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000c72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c74:	f107 0318 	add.w	r3, r7, #24
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f005 fe29 	bl	80068d0 <HAL_RCCEx_PeriphCLKConfig>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <HAL_ADC_MspInit+0x130>
      Error_Handler();
 8000c84:	f000 fdcc 	bl	8001820 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000c88:	4b2e      	ldr	r3, [pc, #184]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000c90:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000c92:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <HAL_ADC_MspInit+0x1ec>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d10b      	bne.n	8000cb2 <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000ca0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca6:	4b28      	ldr	r3, [pc, #160]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	4b25      	ldr	r3, [pc, #148]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	4a24      	ldr	r2, [pc, #144]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbe:	4b22      	ldr	r3, [pc, #136]	@ (8000d48 <HAL_ADC_MspInit+0x1f0>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce0:	f002 fdcc 	bl	800387c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8000d5c <HAL_ADC_MspInit+0x204>)
 8000ce8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000cec:	2224      	movs	r2, #36	@ 0x24
 8000cee:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cf0:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000cfc:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000cfe:	2280      	movs	r2, #128	@ 0x80
 8000d00:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d08:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d0a:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d10:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000d12:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d14:	2220      	movs	r2, #32
 8000d16:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d1a:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000d1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000d20:	480d      	ldr	r0, [pc, #52]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d22:	f002 fb39 	bl	8003398 <HAL_DMA_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <HAL_ADC_MspInit+0x1d8>
      Error_Handler();
 8000d2c:	f000 fd78 	bl	8001820 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a09      	ldr	r2, [pc, #36]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d34:	655a      	str	r2, [r3, #84]	@ 0x54
 8000d36:	4a08      	ldr	r2, [pc, #32]	@ (8000d58 <HAL_ADC_MspInit+0x200>)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000d3c:	bf00      	nop
 8000d3e:	3780      	adds	r7, #128	@ 0x80
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	200001e0 	.word	0x200001e0
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	20000120 	.word	0x20000120
 8000d50:	40020008 	.word	0x40020008
 8000d54:	50000100 	.word	0x50000100
 8000d58:	20000180 	.word	0x20000180
 8000d5c:	4002001c 	.word	0x4002001c

08000d60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d66:	4b16      	ldr	r3, [pc, #88]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d6a:	4a15      	ldr	r2, [pc, #84]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d6c:	f043 0304 	orr.w	r3, r3, #4
 8000d70:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d72:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d7e:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d82:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <MX_DMA_Init+0x60>)
 8000d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	603b      	str	r3, [r7, #0]
 8000d94:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d96:	2200      	movs	r2, #0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	200b      	movs	r0, #11
 8000d9c:	f002 fac7 	bl	800332e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000da0:	200b      	movs	r0, #11
 8000da2:	f002 fade 	bl	8003362 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2100      	movs	r1, #0
 8000daa:	200c      	movs	r0, #12
 8000dac:	f002 fabf 	bl	800332e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000db0:	200c      	movs	r0, #12
 8000db2:	f002 fad6 	bl	8003362 <HAL_NVIC_EnableIRQ>

}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40021000 	.word	0x40021000

08000dc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dda:	4b1e      	ldr	r3, [pc, #120]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4a1d      	ldr	r2, [pc, #116]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000de0:	f043 0320 	orr.w	r3, r3, #32
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0320 	and.w	r3, r3, #32
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	4a17      	ldr	r2, [pc, #92]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfe:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4a11      	ldr	r2, [pc, #68]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <MX_GPIO_Init+0x90>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDGREEN_GPIO_Port, LEDGREEN_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2120      	movs	r1, #32
 8000e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e2a:	f002 fea9 	bl	8003b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDGREEN_Pin */
  GPIO_InitStruct.Pin = LEDGREEN_Pin;
 8000e2e:	2320      	movs	r3, #32
 8000e30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LEDGREEN_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e48:	f002 fd18 	bl	800387c <HAL_GPIO_Init>

}
 8000e4c:	bf00      	nop
 8000e4e:	3720      	adds	r7, #32
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000

08000e58 <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b0ba      	sub	sp, #232	@ 0xe8
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 8000e5e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000e68:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000e76:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000e7a:	2260      	movs	r2, #96	@ 0x60
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f006 f9a4 	bl	80071cc <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8000e84:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000e90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
 8000ea0:	615a      	str	r2, [r3, #20]
 8000ea2:	619a      	str	r2, [r3, #24]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8000ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea8:	2224      	movs	r2, #36	@ 0x24
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f006 f98d 	bl	80071cc <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f006 f987 	bl	80071cc <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000ebe:	4bc7      	ldr	r3, [pc, #796]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ec0:	4ac7      	ldr	r2, [pc, #796]	@ (80011e0 <MX_HRTIM1_Init+0x388>)
 8000ec2:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000ec4:	4bc5      	ldr	r3, [pc, #788]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000eca:	4bc4      	ldr	r3, [pc, #784]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000ed0:	48c2      	ldr	r0, [pc, #776]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ed2:	f002 fe87 	bl	8003be4 <HAL_HRTIM_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000edc:	f000 fca0 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000ee0:	210c      	movs	r1, #12
 8000ee2:	48be      	ldr	r0, [pc, #760]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ee4:	f002 ff4e 	bl	8003d84 <HAL_HRTIM_DLLCalibrationStart>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_HRTIM1_Init+0x9a>
  {
    Error_Handler();
 8000eee:	f000 fc97 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000ef2:	210a      	movs	r1, #10
 8000ef4:	48b9      	ldr	r0, [pc, #740]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000ef6:	f002 ff9d 	bl	8003e34 <HAL_HRTIM_PollForDLLCalibration>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_HRTIM1_Init+0xac>
  {
    Error_Handler();
 8000f00:	f000 fc8e 	bl	8001820 <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_A;
 8000f04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT13_TIMERA_CMP3;
 8000f0c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f10:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_1, &pADCTriggerCfg) != HAL_OK)
 8000f14:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000f18:	461a      	mov	r2, r3
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	48af      	ldr	r0, [pc, #700]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000f1e:	f002 ffe5 	bl	8003eec <HAL_HRTIM_ADCTriggerConfig>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_HRTIM1_Init+0xd4>
  {
    Error_Handler();
 8000f28:	f000 fc7a 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_ADCPostScalerConfig(&hhrtim1, HRTIM_ADCTRIGGER_1, 0x0) != HAL_OK)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2101      	movs	r1, #1
 8000f30:	48aa      	ldr	r0, [pc, #680]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000f32:	f003 f9c7 	bl	80042c4 <HAL_HRTIM_ADCPostScalerConfig>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_HRTIM1_Init+0xe8>
  {
    Error_Handler();
 8000f3c:	f000 fc70 	bl	8001820 <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_D;
 8000f40:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000f44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT13_TIMERD_CMP3;
 8000f48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f4c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_3, &pADCTriggerCfg) != HAL_OK)
 8000f50:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000f54:	461a      	mov	r2, r3
 8000f56:	2104      	movs	r1, #4
 8000f58:	48a0      	ldr	r0, [pc, #640]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000f5a:	f002 ffc7 	bl	8003eec <HAL_HRTIM_ADCTriggerConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_HRTIM1_Init+0x110>
  {
    Error_Handler();
 8000f64:	f000 fc5c 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_ADCPostScalerConfig(&hhrtim1, HRTIM_ADCTRIGGER_3, 0x0) != HAL_OK)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	489b      	ldr	r0, [pc, #620]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000f6e:	f003 f9a9 	bl	80042c4 <HAL_HRTIM_ADCPostScalerConfig>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_HRTIM1_Init+0x124>
  {
    Error_Handler();
 8000f78:	f000 fc52 	bl	8001820 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMMASTER_PRESCALER;
 8000f7c:	f24d 4380 	movw	r3, #54400	@ 0xd480
 8000f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000f90:	2308      	movs	r3, #8
 8000f92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8000f96:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	2106      	movs	r1, #6
 8000f9e:	488f      	ldr	r0, [pc, #572]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8000fa0:	f002 ff7c 	bl	8003e9c <HAL_HRTIM_TimeBaseConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_HRTIM1_Init+0x156>
  {
    Error_Handler();
 8000faa:	f000 fc39 	bl	8001820 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_MUPD;
 8000fae:	2340      	movs	r3, #64	@ 0x40
 8000fb0:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.DMASrcAddress = 0x0000;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.DMADstAddress = 0x0000;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.DMASize = 0x1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 8000fe2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000fe6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000fea:	2300      	movs	r3, #0
 8000fec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_ENABLED;
 8000ff6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8001004:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001008:	461a      	mov	r2, r3
 800100a:	2106      	movs	r1, #6
 800100c:	4873      	ldr	r0, [pc, #460]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800100e:	f003 fad2 	bl	80045b6 <HAL_HRTIM_WaveformTimerConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_HRTIM1_Init+0x1c4>
  {
    Error_Handler();
 8001018:	f000 fc02 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMMASTER_PRESCALER*0.5;
 800101c:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8001020:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001022:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001026:	2201      	movs	r2, #1
 8001028:	2106      	movs	r1, #6
 800102a:	486c      	ldr	r0, [pc, #432]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800102c:	f003 fc04 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_HRTIM1_Init+0x1e2>
  {
    Error_Handler();
 8001036:	f000 fbf3 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 800103a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800103e:	2202      	movs	r2, #2
 8001040:	2106      	movs	r1, #6
 8001042:	4866      	ldr	r0, [pc, #408]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8001044:	f003 fbf8 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_HRTIM1_Init+0x1fa>
  {
    Error_Handler();
 800104e:	f000 fbe7 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8001052:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001056:	2204      	movs	r2, #4
 8001058:	2106      	movs	r1, #6
 800105a:	4860      	ldr	r0, [pc, #384]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800105c:	f003 fbec 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_HRTIM1_Init+0x212>
  {
    Error_Handler();
 8001066:	f000 fbdb 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 800106a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800106e:	2208      	movs	r2, #8
 8001070:	2106      	movs	r1, #6
 8001072:	485a      	ldr	r0, [pc, #360]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8001074:	f003 fbe0 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_HRTIM1_Init+0x22a>
  {
    Error_Handler();
 800107e:	f000 fbcf 	bl	8001820 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMA_PRESCALER;
 8001082:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8001086:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT_RETRIGGERABLE;
 800108a:	2310      	movs	r3, #16
 800108c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8001090:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001094:	461a      	mov	r2, r3
 8001096:	2100      	movs	r1, #0
 8001098:	4850      	ldr	r0, [pc, #320]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800109a:	f002 feff 	bl	8003e9c <HAL_HRTIM_TimeBaseConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_HRTIM1_Init+0x250>
  {
    Error_Handler();
 80010a4:	f000 fbbc 	bl	8001820 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UPDOWN;
 80010a8:	2301      	movs	r3, #1
 80010aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCtl.GreaterCMP3 = HRTIM_TIMERGTCMP3_EQUAL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 80010b4:	2300      	movs	r3, #0
 80010b6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 80010b8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010bc:	461a      	mov	r2, r3
 80010be:	2100      	movs	r1, #0
 80010c0:	4846      	ldr	r0, [pc, #280]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 80010c2:	f003 fb05 	bl	80046d0 <HAL_HRTIM_WaveformTimerControl>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_HRTIM1_Init+0x278>
  {
    Error_Handler();
 80010cc:	f000 fba8 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 80010d0:	2200      	movs	r2, #0
 80010d2:	2100      	movs	r1, #0
 80010d4:	4841      	ldr	r0, [pc, #260]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 80010d6:	f003 fa3f 	bl	8004558 <HAL_HRTIM_RollOverModeConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_HRTIM1_Init+0x28c>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 80010e0:	f000 fb9e 	bl	8001820 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80010ec:	2300      	movs	r3, #0
 80010ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80010f2:	2300      	movs	r3, #0
 80010f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80010fe:	2300      	movs	r3, #0
 8001100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8001104:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001108:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8001112:	2300      	movs	r3, #0
 8001114:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP1;
 8001118:	2320      	movs	r3, #32
 800111a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_ENABLED;
 800111e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001122:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8001126:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800112a:	461a      	mov	r2, r3
 800112c:	2100      	movs	r1, #0
 800112e:	482b      	ldr	r0, [pc, #172]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8001130:	f003 fa41 	bl	80045b6 <HAL_HRTIM_WaveformTimerConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_HRTIM1_Init+0x2e6>
  {
    Error_Handler();
 800113a:	f000 fb71 	bl	8001820 <Error_Handler>
  }
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP2;
 800113e:	2340      	movs	r3, #64	@ 0x40
 8001140:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8001144:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001148:	461a      	mov	r2, r3
 800114a:	2101      	movs	r1, #1
 800114c:	4823      	ldr	r0, [pc, #140]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800114e:	f003 fa32 	bl	80045b6 <HAL_HRTIM_WaveformTimerConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_HRTIM1_Init+0x304>
  {
    Error_Handler();
 8001158:	f000 fb62 	bl	8001820 <Error_Handler>
  }
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP3;
 800115c:	2380      	movs	r3, #128	@ 0x80
 800115e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8001162:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001166:	461a      	mov	r2, r3
 8001168:	2102      	movs	r1, #2
 800116a:	481c      	ldr	r0, [pc, #112]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 800116c:	f003 fa23 	bl	80045b6 <HAL_HRTIM_WaveformTimerConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8001176:	f000 fb53 	bl	8001820 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP4;
 8001180:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001184:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8001188:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800118c:	461a      	mov	r2, r3
 800118e:	2103      	movs	r1, #3
 8001190:	4812      	ldr	r0, [pc, #72]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 8001192:	f003 fa10 	bl	80045b6 <HAL_HRTIM_WaveformTimerConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_HRTIM1_Init+0x348>
  {
    Error_Handler();
 800119c:	f000 fb40 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER*TIMA_DUTY_CYCLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80011a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011a8:	2201      	movs	r2, #1
 80011aa:	2100      	movs	r1, #0
 80011ac:	480b      	ldr	r0, [pc, #44]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 80011ae:	f003 fb43 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_HRTIM1_Init+0x364>
  {
    Error_Handler();
 80011b8:	f000 fb32 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER;
 80011bc:	f646 2340 	movw	r3, #27200	@ 0x6a40
 80011c0:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 80011c2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80011c6:	2204      	movs	r2, #4
 80011c8:	2100      	movs	r1, #0
 80011ca:	4804      	ldr	r0, [pc, #16]	@ (80011dc <MX_HRTIM1_Init+0x384>)
 80011cc:	f003 fb34 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d006      	beq.n	80011e4 <MX_HRTIM1_Init+0x38c>
  {
    Error_Handler();
 80011d6:	f000 fb23 	bl	8001820 <Error_Handler>
 80011da:	e003      	b.n	80011e4 <MX_HRTIM1_Init+0x38c>
 80011dc:	200001e4 	.word	0x200001e4
 80011e0:	40016800 	.word	0x40016800
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 80011e4:	2300      	movs	r3, #0
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = DEADTIME;
 80011e8:	2388      	movs	r3, #136	@ 0x88
 80011ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = DEADTIME;
 80011f8:	2388      	movs	r3, #136	@ 0x88
 80011fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8001200:	2300      	movs	r3, #0
 8001202:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8001204:	2300      	movs	r3, #0
 8001206:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8001208:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120c:	461a      	mov	r2, r3
 800120e:	2100      	movs	r1, #0
 8001210:	48a9      	ldr	r0, [pc, #676]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001212:	f003 fa91 	bl	8004738 <HAL_HRTIM_DeadTimeConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_HRTIM1_Init+0x3c8>
  {
    Error_Handler();
 800121c:	f000 fb00 	bl	8001820 <Error_Handler>
  }
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_NEGATIVE;
 8001220:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_NEGATIVE;
 8001226:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 800122c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001230:	461a      	mov	r2, r3
 8001232:	2101      	movs	r1, #1
 8001234:	48a0      	ldr	r0, [pc, #640]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001236:	f003 fa7f 	bl	8004738 <HAL_HRTIM_DeadTimeConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_HRTIM1_Init+0x3ec>
  {
    Error_Handler();
 8001240:	f000 faee 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pDeadTimeCfg) != HAL_OK)
 8001244:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001248:	461a      	mov	r2, r3
 800124a:	2102      	movs	r1, #2
 800124c:	489a      	ldr	r0, [pc, #616]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800124e:	f003 fa73 	bl	8004738 <HAL_HRTIM_DeadTimeConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_HRTIM1_Init+0x404>
  {
    Error_Handler();
 8001258:	f000 fae2 	bl	8001820 <Error_Handler>
  }
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 800125c:	2300      	movs	r3, #0
 800125e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8001260:	2300      	movs	r3, #0
 8001262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pDeadTimeCfg) != HAL_OK)
 8001264:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001268:	461a      	mov	r2, r3
 800126a:	2103      	movs	r1, #3
 800126c:	4892      	ldr	r0, [pc, #584]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800126e:	f003 fa63 	bl	8004738 <HAL_HRTIM_DeadTimeConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_HRTIM1_Init+0x424>
  {
    Error_Handler();
 8001278:	f000 fad2 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 8001280:	2308      	movs	r3, #8
 8001282:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8001284:	2300      	movs	r3, #0
 8001286:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8001290:	2300      	movs	r3, #0
 8001292:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	2201      	movs	r2, #1
 80012a0:	2100      	movs	r1, #0
 80012a2:	4885      	ldr	r0, [pc, #532]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80012a4:	f003 fc36 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_HRTIM1_Init+0x45a>
  {
    Error_Handler();
 80012ae:	f000 fab7 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 80012b2:	2302      	movs	r3, #2
 80012b4:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	2204      	movs	r2, #4
 80012ba:	2101      	movs	r1, #1
 80012bc:	487e      	ldr	r0, [pc, #504]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80012be:	f003 fc29 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_HRTIM1_Init+0x474>
  {
    Error_Handler();
 80012c8:	f000 faaa 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	2210      	movs	r2, #16
 80012d0:	2102      	movs	r1, #2
 80012d2:	4879      	ldr	r0, [pc, #484]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80012d4:	f003 fc1e 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_HRTIM1_Init+0x48a>
  {
    Error_Handler();
 80012de:	f000 fa9f 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	2240      	movs	r2, #64	@ 0x40
 80012ea:	2103      	movs	r1, #3
 80012ec:	4872      	ldr	r0, [pc, #456]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80012ee:	f003 fc11 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_HRTIM1_Init+0x4a4>
  {
    Error_Handler();
 80012f8:	f000 fa92 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2202      	movs	r2, #2
 8001304:	2100      	movs	r1, #0
 8001306:	486c      	ldr	r0, [pc, #432]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001308:	f003 fc04 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_HRTIM1_Init+0x4be>
  {
    Error_Handler();
 8001312:	f000 fa85 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8001316:	2302      	movs	r3, #2
 8001318:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	2208      	movs	r2, #8
 800131e:	2101      	movs	r1, #1
 8001320:	4865      	ldr	r0, [pc, #404]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001322:	f003 fbf7 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_HRTIM1_Init+0x4d8>
  {
    Error_Handler();
 800132c:	f000 fa78 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2220      	movs	r2, #32
 8001334:	2102      	movs	r1, #2
 8001336:	4860      	ldr	r0, [pc, #384]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001338:	f003 fbec 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_HRTIM1_Init+0x4ee>
  {
    Error_Handler();
 8001342:	f000 fa6d 	bl	8001820 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8001346:	2300      	movs	r3, #0
 8001348:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2280      	movs	r2, #128	@ 0x80
 800134e:	2103      	movs	r1, #3
 8001350:	4859      	ldr	r0, [pc, #356]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001352:	f003 fbdf 	bl	8004b14 <HAL_HRTIM_WaveformOutputConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_HRTIM1_Init+0x508>
  {
    Error_Handler();
 800135c:	f000 fa60 	bl	8001820 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMB_PRESCALER;
 8001360:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8001364:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8001368:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 800136c:	461a      	mov	r2, r3
 800136e:	2101      	movs	r1, #1
 8001370:	4851      	ldr	r0, [pc, #324]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001372:	f002 fd93 	bl	8003e9c <HAL_HRTIM_TimeBaseConfig>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_HRTIM1_Init+0x528>
  {
    Error_Handler();
 800137c:	f000 fa50 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCtl) != HAL_OK)
 8001380:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001384:	461a      	mov	r2, r3
 8001386:	2101      	movs	r1, #1
 8001388:	484b      	ldr	r0, [pc, #300]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800138a:	f003 f9a1 	bl	80046d0 <HAL_HRTIM_WaveformTimerControl>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_HRTIM1_Init+0x540>
  {
    Error_Handler();
 8001394:	f000 fa44 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8001398:	2200      	movs	r2, #0
 800139a:	2101      	movs	r1, #1
 800139c:	4846      	ldr	r0, [pc, #280]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800139e:	f003 f8db 	bl	8004558 <HAL_HRTIM_RollOverModeConfig>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_HRTIM1_Init+0x554>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 80013a8:	f000 fa3a 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMB_PRESCALER*TIMB_DUTY_CYCLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80013b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013b4:	2201      	movs	r2, #1
 80013b6:	2101      	movs	r1, #1
 80013b8:	483f      	ldr	r0, [pc, #252]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80013ba:	f003 fa3d 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_HRTIM1_Init+0x570>
  {
    Error_Handler();
 80013c4:	f000 fa2c 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 80013c8:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80013cc:	461a      	mov	r2, r3
 80013ce:	2102      	movs	r1, #2
 80013d0:	4839      	ldr	r0, [pc, #228]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80013d2:	f002 fd63 	bl	8003e9c <HAL_HRTIM_TimeBaseConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_HRTIM1_Init+0x588>
  {
    Error_Handler();
 80013dc:	f000 fa20 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 80013e0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013e4:	461a      	mov	r2, r3
 80013e6:	2102      	movs	r1, #2
 80013e8:	4833      	ldr	r0, [pc, #204]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80013ea:	f003 f971 	bl	80046d0 <HAL_HRTIM_WaveformTimerControl>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_HRTIM1_Init+0x5a0>
  {
    Error_Handler();
 80013f4:	f000 fa14 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 80013f8:	2200      	movs	r2, #0
 80013fa:	2102      	movs	r1, #2
 80013fc:	482e      	ldr	r0, [pc, #184]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80013fe:	f003 f8ab 	bl	8004558 <HAL_HRTIM_RollOverModeConfig>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_HRTIM1_Init+0x5b4>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8001408:	f000 fa0a 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800140c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001410:	2201      	movs	r2, #1
 8001412:	2102      	movs	r1, #2
 8001414:	4828      	ldr	r0, [pc, #160]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001416:	f003 fa0f 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_HRTIM1_Init+0x5cc>
  {
    Error_Handler();
 8001420:	f000 f9fe 	bl	8001820 <Error_Handler>
  }
  pTimeBaseCfg.Period = TIMA_PRESCALER;
 8001424:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8001428:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 800142c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001430:	461a      	mov	r2, r3
 8001432:	2103      	movs	r1, #3
 8001434:	4820      	ldr	r0, [pc, #128]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001436:	f002 fd31 	bl	8003e9c <HAL_HRTIM_TimeBaseConfig>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_HRTIM1_Init+0x5ec>
  {
    Error_Handler();
 8001440:	f000 f9ee 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8001444:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001448:	461a      	mov	r2, r3
 800144a:	2103      	movs	r1, #3
 800144c:	481a      	ldr	r0, [pc, #104]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800144e:	f003 f93f 	bl	80046d0 <HAL_HRTIM_WaveformTimerControl>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_HRTIM1_Init+0x604>
  {
    Error_Handler();
 8001458:	f000 f9e2 	bl	8001820 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 800145c:	2200      	movs	r2, #0
 800145e:	2103      	movs	r1, #3
 8001460:	4815      	ldr	r0, [pc, #84]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 8001462:	f003 f879 	bl	8004558 <HAL_HRTIM_RollOverModeConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_HRTIM1_Init+0x618>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 800146c:	f000 f9d8 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER*TIMA_DUTY_CYCLE;
 8001470:	2300      	movs	r3, #0
 8001472:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001474:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001478:	2201      	movs	r2, #1
 800147a:	2103      	movs	r1, #3
 800147c:	480e      	ldr	r0, [pc, #56]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800147e:	f003 f9db 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_HRTIM1_Init+0x634>
  {
    Error_Handler();
 8001488:	f000 f9ca 	bl	8001820 <Error_Handler>
  }
  pCompareCfg.CompareValue = TIMA_PRESCALER;
 800148c:	f646 2340 	movw	r3, #27200	@ 0x6a40
 8001490:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8001492:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001496:	2204      	movs	r2, #4
 8001498:	2103      	movs	r1, #3
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 800149c:	f003 f9cc 	bl	8004838 <HAL_HRTIM_WaveformCompareConfig>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_HRTIM1_Init+0x652>
  {
    Error_Handler();
 80014a6:	f000 f9bb 	bl	8001820 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 80014aa:	4803      	ldr	r0, [pc, #12]	@ (80014b8 <MX_HRTIM1_Init+0x660>)
 80014ac:	f000 f82c 	bl	8001508 <HAL_HRTIM_MspPostInit>

}
 80014b0:	bf00      	nop
 80014b2:	37e8      	adds	r7, #232	@ 0xe8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200001e4 	.word	0x200001e4

080014bc <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001500 <HAL_HRTIM_MspInit+0x44>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d113      	bne.n	80014f6 <HAL_HRTIM_MspInit+0x3a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80014ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001504 <HAL_HRTIM_MspInit+0x48>)
 80014d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001504 <HAL_HRTIM_MspInit+0x48>)
 80014d4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_HRTIM_MspInit+0x48>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]

    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 0, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2100      	movs	r1, #0
 80014ea:	2043      	movs	r0, #67	@ 0x43
 80014ec:	f001 ff1f 	bl	800332e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 80014f0:	2043      	movs	r0, #67	@ 0x43
 80014f2:	f001 ff36 	bl	8003362 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40016800 	.word	0x40016800
 8001504:	40021000 	.word	0x40021000

08001508 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08a      	sub	sp, #40	@ 0x28
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a20      	ldr	r2, [pc, #128]	@ (80015a8 <HAL_HRTIM_MspPostInit+0xa0>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d13a      	bne.n	80015a0 <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a1f      	ldr	r2, [pc, #124]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b1d      	ldr	r3, [pc, #116]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001542:	4b1a      	ldr	r3, [pc, #104]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a19      	ldr	r2, [pc, #100]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b17      	ldr	r3, [pc, #92]	@ (80015ac <HAL_HRTIM_MspPostInit+0xa4>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800155a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800155e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001568:	2303      	movs	r3, #3
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800156c:	230d      	movs	r3, #13
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	480e      	ldr	r0, [pc, #56]	@ (80015b0 <HAL_HRTIM_MspPostInit+0xa8>)
 8001578:	f002 f980 	bl	800387c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800157c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 800158e:	230d      	movs	r3, #13
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159c:	f002 f96e 	bl	800387c <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	@ 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40016800 	.word	0x40016800
 80015ac:	40021000 	.word	0x40021000
 80015b0:	48000400 	.word	0x48000400
 80015b4:	00000000 	.word	0x00000000

080015b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b8:	b5b0      	push	{r4, r5, r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015bc:	f000 f9e5 	bl	800198a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c0:	f000 f8e4 	bl	800178c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init();
 80015c4:	f7ff fbcc 	bl	8000d60 <MX_DMA_Init>
  __HAL_DMA_DISABLE_IT(&hdma_adc1,DMA_IT_HT);
 80015c8:	4b67      	ldr	r3, [pc, #412]	@ (8001768 <main+0x1b0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4b66      	ldr	r3, [pc, #408]	@ (8001768 <main+0x1b0>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0204 	bic.w	r2, r2, #4
 80015d6:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&hdma_adc2,DMA_IT_HT);
 80015d8:	4b64      	ldr	r3, [pc, #400]	@ (800176c <main+0x1b4>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	4b63      	ldr	r3, [pc, #396]	@ (800176c <main+0x1b4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 0204 	bic.w	r2, r2, #4
 80015e6:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&hdma_adc1,DMA_IT_TC);
 80015e8:	4b5f      	ldr	r3, [pc, #380]	@ (8001768 <main+0x1b0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001768 <main+0x1b0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f022 0202 	bic.w	r2, r2, #2
 80015f6:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&hdma_adc2,DMA_IT_TC);
 80015f8:	4b5c      	ldr	r3, [pc, #368]	@ (800176c <main+0x1b4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	4b5b      	ldr	r3, [pc, #364]	@ (800176c <main+0x1b4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f022 0202 	bic.w	r2, r2, #2
 8001606:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001608:	f7ff fbdc 	bl	8000dc4 <MX_GPIO_Init>
  MX_DMA_Init();
 800160c:	f7ff fba8 	bl	8000d60 <MX_DMA_Init>
  MX_HRTIM1_Init();
 8001610:	f7ff fc22 	bl	8000e58 <MX_HRTIM1_Init>
  MX_ADC1_Init();
 8001614:	f7ff f9be 	bl	8000994 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001618:	f7ff fa36 	bl	8000a88 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  HRTIM_dcdc_setup(&hhrtim1);
 800161c:	4854      	ldr	r0, [pc, #336]	@ (8001770 <main+0x1b8>)
 800161e:	f005 fba5 	bl	8006d6c <HRTIM_dcdc_setup>
  HAL_ADC_Start_DMA(&hadc1, ADCbufferA, ADCbufferlength);
 8001622:	2206      	movs	r2, #6
 8001624:	4953      	ldr	r1, [pc, #332]	@ (8001774 <main+0x1bc>)
 8001626:	4854      	ldr	r0, [pc, #336]	@ (8001778 <main+0x1c0>)
 8001628:	f000 fe1c 	bl	8002264 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, ADCbufferB, ADCbufferlength);
 800162c:	2206      	movs	r2, #6
 800162e:	4953      	ldr	r1, [pc, #332]	@ (800177c <main+0x1c4>)
 8001630:	4853      	ldr	r0, [pc, #332]	@ (8001780 <main+0x1c8>)
 8001632:	f000 fe17 	bl	8002264 <HAL_ADC_Start_DMA>


  while (1)
  {

	  HAL_Delay(100);
 8001636:	2064      	movs	r0, #100	@ 0x64
 8001638:	f000 fa18 	bl	8001a6c <HAL_Delay>
	  HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port, LEDGREEN_Pin);
 800163c:	2120      	movs	r1, #32
 800163e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001642:	f002 fab5 	bl	8003bb0 <HAL_GPIO_TogglePin>


	  if(setpoint.main_phase_diff>0.2 || setpoint.main_phase_diff<-0.2){
 8001646:	4b4f      	ldr	r3, [pc, #316]	@ (8001784 <main+0x1cc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff f872 	bl	8000734 <__aeabi_f2d>
 8001650:	a33f      	add	r3, pc, #252	@ (adr r3, 8001750 <main+0x198>)
 8001652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001656:	f7ff f943 	bl	80008e0 <__aeabi_dcmpgt>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d10c      	bne.n	800167a <main+0xc2>
 8001660:	4b48      	ldr	r3, [pc, #288]	@ (8001784 <main+0x1cc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff f865 	bl	8000734 <__aeabi_f2d>
 800166a:	a33b      	add	r3, pc, #236	@ (adr r3, 8001758 <main+0x1a0>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7ff f918 	bl	80008a4 <__aeabi_dcmplt>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d007      	beq.n	800168a <main+0xd2>
	  toggle*=-1;
 800167a:	4b43      	ldr	r3, [pc, #268]	@ (8001788 <main+0x1d0>)
 800167c:	edd3 7a00 	vldr	s15, [r3]
 8001680:	eef1 7a67 	vneg.f32	s15, s15
 8001684:	4b40      	ldr	r3, [pc, #256]	@ (8001788 <main+0x1d0>)
 8001686:	edc3 7a00 	vstr	s15, [r3]
	  }

	  setpoint.main_phase_diff+=0.01*toggle;
 800168a:	4b3e      	ldr	r3, [pc, #248]	@ (8001784 <main+0x1cc>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff f850 	bl	8000734 <__aeabi_f2d>
 8001694:	4604      	mov	r4, r0
 8001696:	460d      	mov	r5, r1
 8001698:	4b3b      	ldr	r3, [pc, #236]	@ (8001788 <main+0x1d0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff f849 	bl	8000734 <__aeabi_f2d>
 80016a2:	a32f      	add	r3, pc, #188	@ (adr r3, 8001760 <main+0x1a8>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	f7fe fdb6 	bl	8000218 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4620      	mov	r0, r4
 80016b2:	4629      	mov	r1, r5
 80016b4:	f7fe fee0 	bl	8000478 <__adddf3>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4610      	mov	r0, r2
 80016be:	4619      	mov	r1, r3
 80016c0:	f7ff f918 	bl	80008f4 <__aeabi_d2f>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001784 <main+0x1cc>)
 80016c8:	6013      	str	r3, [r2, #0]


	  HRTIM_set_phases(&setpoint);
 80016ca:	482e      	ldr	r0, [pc, #184]	@ (8001784 <main+0x1cc>)
 80016cc:	f005 fbf0 	bl	8006eb0 <HRTIM_set_phases>
	  HRTIM_set_primaryandsecondary_duty(&setpoint);
 80016d0:	482c      	ldr	r0, [pc, #176]	@ (8001784 <main+0x1cc>)
 80016d2:	f005 fccb 	bl	800706c <HRTIM_set_primaryandsecondary_duty>

	  //slow start
	  if(setpoint.primaryside_duty<0.5){
 80016d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001784 <main+0x1cc>)
 80016d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80016dc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e8:	d512      	bpl.n	8001710 <main+0x158>
		  setpoint.primaryside_duty+=0.01;
 80016ea:	4b26      	ldr	r3, [pc, #152]	@ (8001784 <main+0x1cc>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff f820 	bl	8000734 <__aeabi_f2d>
 80016f4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001760 <main+0x1a8>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe febd 	bl	8000478 <__adddf3>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	f7ff f8f5 	bl	80008f4 <__aeabi_d2f>
 800170a:	4603      	mov	r3, r0
 800170c:	4a1d      	ldr	r2, [pc, #116]	@ (8001784 <main+0x1cc>)
 800170e:	60d3      	str	r3, [r2, #12]
	  }

	  if(setpoint.secondaryside_duty<0.5){
 8001710:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <main+0x1cc>)
 8001712:	edd3 7a04 	vldr	s15, [r3, #16]
 8001716:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800171a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800171e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001722:	d512      	bpl.n	800174a <main+0x192>
		  setpoint.secondaryside_duty+=0.01;
 8001724:	4b17      	ldr	r3, [pc, #92]	@ (8001784 <main+0x1cc>)
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff f803 	bl	8000734 <__aeabi_f2d>
 800172e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001760 <main+0x1a8>)
 8001730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001734:	f7fe fea0 	bl	8000478 <__adddf3>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f7ff f8d8 	bl	80008f4 <__aeabi_d2f>
 8001744:	4603      	mov	r3, r0
 8001746:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <main+0x1cc>)
 8001748:	6113      	str	r3, [r2, #16]
	  HAL_Delay(100);
 800174a:	e774      	b.n	8001636 <main+0x7e>
 800174c:	f3af 8000 	nop.w
 8001750:	9999999a 	.word	0x9999999a
 8001754:	3fc99999 	.word	0x3fc99999
 8001758:	9999999a 	.word	0x9999999a
 800175c:	bfc99999 	.word	0xbfc99999
 8001760:	47ae147b 	.word	0x47ae147b
 8001764:	3f847ae1 	.word	0x3f847ae1
 8001768:	20000120 	.word	0x20000120
 800176c:	20000180 	.word	0x20000180
 8001770:	200001e4 	.word	0x200001e4
 8001774:	200002f4 	.word	0x200002f4
 8001778:	20000048 	.word	0x20000048
 800177c:	2000030c 	.word	0x2000030c
 8001780:	200000b4 	.word	0x200000b4
 8001784:	200002e0 	.word	0x200002e0
 8001788:	20000000 	.word	0x20000000

0800178c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b094      	sub	sp, #80	@ 0x50
 8001790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001792:	f107 0318 	add.w	r3, r7, #24
 8001796:	2238      	movs	r2, #56	@ 0x38
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f005 fd16 	bl	80071cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f004 fae4 	bl	8005d7c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b4:	2301      	movs	r3, #1
 80017b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017bc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017be:	2302      	movs	r3, #2
 80017c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017c2:	2303      	movs	r3, #3
 80017c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80017c6:	2306      	movs	r3, #6
 80017c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017ca:	2355      	movs	r3, #85	@ 0x55
 80017cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ce:	2302      	movs	r3, #2
 80017d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017d6:	2302      	movs	r3, #2
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017da:	f107 0318 	add.w	r3, r7, #24
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 fb80 	bl	8005ee4 <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x62>
  {
    Error_Handler();
 80017ea:	f000 f819 	bl	8001820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ee:	230f      	movs	r3, #15
 80017f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2303      	movs	r3, #3
 80017f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001802:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2104      	movs	r1, #4
 8001808:	4618      	mov	r0, r3
 800180a:	f004 fe7d 	bl	8006508 <HAL_RCC_ClockConfig>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001814:	f000 f804 	bl	8001820 <Error_Handler>
  }
}
 8001818:	bf00      	nop
 800181a:	3750      	adds	r7, #80	@ 0x50
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001824:	b672      	cpsid	i
}
 8001826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <Error_Handler+0x8>

0800182c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <HAL_MspInit+0x44>)
 8001834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001836:	4a0e      	ldr	r2, [pc, #56]	@ (8001870 <HAL_MspInit+0x44>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6613      	str	r3, [r2, #96]	@ 0x60
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <HAL_MspInit+0x44>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_MspInit+0x44>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800184e:	4a08      	ldr	r2, [pc, #32]	@ (8001870 <HAL_MspInit+0x44>)
 8001850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001854:	6593      	str	r3, [r2, #88]	@ 0x58
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <HAL_MspInit+0x44>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001862:	f004 fb2f 	bl	8005ec4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000

08001874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <NMI_Handler+0x4>

0800187c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <HardFault_Handler+0x4>

08001884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <MemManage_Handler+0x4>

0800188c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <BusFault_Handler+0x4>

08001894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <UsageFault_Handler+0x4>

0800189c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ca:	f000 f8b1 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <DMA1_Channel1_IRQHandler+0x10>)
 80018da:	f001 fe80 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000120 	.word	0x20000120

080018e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <DMA1_Channel2_IRQHandler+0x10>)
 80018ee:	f001 fe76 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000180 	.word	0x20000180

080018fc <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */
	HRTIM_setregisters_insideIRQ();
 8001900:	f005 fc24 	bl	800714c <HRTIM_setregisters_insideIRQ>
  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001904:	2106      	movs	r1, #6
 8001906:	4802      	ldr	r0, [pc, #8]	@ (8001910 <HRTIM1_Master_IRQHandler+0x14>)
 8001908:	f003 f9fe 	bl	8004d08 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200001e4 	.word	0x200001e4

08001914 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <SystemInit+0x20>)
 800191a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800191e:	4a05      	ldr	r2, [pc, #20]	@ (8001934 <SystemInit+0x20>)
 8001920:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001924:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001938:	480d      	ldr	r0, [pc, #52]	@ (8001970 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800193a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800193c:	f7ff ffea 	bl	8001914 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001940:	480c      	ldr	r0, [pc, #48]	@ (8001974 <LoopForever+0x6>)
  ldr r1, =_edata
 8001942:	490d      	ldr	r1, [pc, #52]	@ (8001978 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001944:	4a0d      	ldr	r2, [pc, #52]	@ (800197c <LoopForever+0xe>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001948:	e002      	b.n	8001950 <LoopCopyDataInit>

0800194a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800194c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194e:	3304      	adds	r3, #4

08001950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001954:	d3f9      	bcc.n	800194a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001956:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001958:	4c0a      	ldr	r4, [pc, #40]	@ (8001984 <LoopForever+0x16>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800195c:	e001      	b.n	8001962 <LoopFillZerobss>

0800195e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001960:	3204      	adds	r2, #4

08001962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001964:	d3fb      	bcc.n	800195e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001966:	f005 fc39 	bl	80071dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800196a:	f7ff fe25 	bl	80015b8 <main>

0800196e <LoopForever>:

LoopForever:
    b LoopForever
 800196e:	e7fe      	b.n	800196e <LoopForever>
  ldr   r0, =_estack
 8001970:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001978:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 800197c:	08007254 	.word	0x08007254
  ldr r2, =_sbss
 8001980:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001984:	2000034c 	.word	0x2000034c

08001988 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001988:	e7fe      	b.n	8001988 <ADC1_2_IRQHandler>

0800198a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001994:	2003      	movs	r0, #3
 8001996:	f001 fcbf 	bl	8003318 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800199a:	200f      	movs	r0, #15
 800199c:	f000 f80e 	bl	80019bc <HAL_InitTick>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	71fb      	strb	r3, [r7, #7]
 80019aa:	e001      	b.n	80019b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019ac:	f7ff ff3e 	bl	800182c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019b0:	79fb      	ldrb	r3, [r7, #7]

}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019c8:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <HAL_InitTick+0x68>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d022      	beq.n	8001a16 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019d0:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <HAL_InitTick+0x6c>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <HAL_InitTick+0x68>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80019e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e4:	4618      	mov	r0, r3
 80019e6:	f001 fcca 	bl	800337e <HAL_SYSTICK_Config>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10f      	bne.n	8001a10 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b0f      	cmp	r3, #15
 80019f4:	d809      	bhi.n	8001a0a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f6:	2200      	movs	r2, #0
 80019f8:	6879      	ldr	r1, [r7, #4]
 80019fa:	f04f 30ff 	mov.w	r0, #4294967295
 80019fe:	f001 fc96 	bl	800332e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_InitTick+0x70>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	e007      	b.n	8001a1a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	e004      	b.n	8001a1a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
 8001a14:	e001      	b.n	8001a1a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	2000000c 	.word	0x2000000c
 8001a28:	20000004 	.word	0x20000004
 8001a2c:	20000008 	.word	0x20000008

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a03      	ldr	r2, [pc, #12]	@ (8001a4c <HAL_IncTick+0x1c>)
 8001a40:	6013      	str	r3, [r2, #0]
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	20000324 	.word	0x20000324
 8001a50:	2000000c 	.word	0x2000000c

08001a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <HAL_GetTick+0x14>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000324 	.word	0x20000324

08001a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a74:	f7ff ffee 	bl	8001a54 <HAL_GetTick>
 8001a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a84:	d004      	beq.n	8001a90 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a86:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <HAL_Delay+0x40>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a90:	bf00      	nop
 8001a92:	f7ff ffdf 	bl	8001a54 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	68fa      	ldr	r2, [r7, #12]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d8f7      	bhi.n	8001a92 <HAL_Delay+0x26>
  {
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	2000000c 	.word	0x2000000c

08001ab0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	609a      	str	r2, [r3, #8]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	3360      	adds	r3, #96	@ 0x60
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <LL_ADC_SetOffset+0x44>)
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	4313      	orrs	r3, r2
 8001b48:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b50:	bf00      	nop
 8001b52:	371c      	adds	r7, #28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	03fff000 	.word	0x03fff000

08001b60 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3360      	adds	r3, #96	@ 0x60
 8001b6e:	461a      	mov	r2, r3
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b087      	sub	sp, #28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	3360      	adds	r3, #96	@ 0x60
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001bb6:	bf00      	nop
 8001bb8:	371c      	adds	r7, #28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b087      	sub	sp, #28
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	60f8      	str	r0, [r7, #12]
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3360      	adds	r3, #96	@ 0x60
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001bec:	bf00      	nop
 8001bee:	371c      	adds	r7, #28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b087      	sub	sp, #28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	3360      	adds	r3, #96	@ 0x60
 8001c08:	461a      	mov	r2, r3
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001c22:	bf00      	nop
 8001c24:	371c      	adds	r7, #28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	695b      	ldr	r3, [r3, #20]
 8001c3c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	615a      	str	r2, [r3, #20]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b087      	sub	sp, #28
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	3330      	adds	r3, #48	@ 0x30
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	4413      	add	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	f003 031f 	and.w	r3, r3, #31
 8001ca4:	211f      	movs	r1, #31
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	43db      	mvns	r3, r3
 8001cac:	401a      	ands	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	0e9b      	lsrs	r3, r3, #26
 8001cb2:	f003 011f 	and.w	r1, r3, #31
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	f003 031f 	and.w	r3, r3, #31
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cc6:	bf00      	nop
 8001cc8:	371c      	adds	r7, #28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b087      	sub	sp, #28
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	60f8      	str	r0, [r7, #12]
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	3314      	adds	r3, #20
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	0e5b      	lsrs	r3, r3, #25
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	4413      	add	r3, r2
 8001cf0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	0d1b      	lsrs	r3, r3, #20
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	2107      	movs	r1, #7
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	401a      	ands	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	0d1b      	lsrs	r3, r3, #20
 8001d0c:	f003 031f 	and.w	r3, r3, #31
 8001d10:	6879      	ldr	r1, [r7, #4]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	431a      	orrs	r2, r3
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d1c:	bf00      	nop
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d40:	43db      	mvns	r3, r3
 8001d42:	401a      	ands	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f003 0318 	and.w	r3, r3, #24
 8001d4a:	4908      	ldr	r1, [pc, #32]	@ (8001d6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d4c:	40d9      	lsrs	r1, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	400b      	ands	r3, r1
 8001d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d56:	431a      	orrs	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d5e:	bf00      	nop
 8001d60:	3714      	adds	r7, #20
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	0007ffff 	.word	0x0007ffff

08001d70 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 031f 	and.w	r3, r3, #31
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6093      	str	r3, [r2, #8]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dc4:	d101      	bne.n	8001dca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001de8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e14:	d101      	bne.n	8001e1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e3c:	f043 0201 	orr.w	r2, r3, #1
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d101      	bne.n	8001e68 <LL_ADC_IsEnabled+0x18>
 8001e64:	2301      	movs	r3, #1
 8001e66:	e000      	b.n	8001e6a <LL_ADC_IsEnabled+0x1a>
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e86:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e8a:	f043 0204 	orr.w	r2, r3, #4
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d101      	bne.n	8001eb6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e000      	b.n	8001eb8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d101      	bne.n	8001edc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e000      	b.n	8001ede <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
	...

08001eec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b089      	sub	sp, #36	@ 0x24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e1a9      	b.n	800225a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d109      	bne.n	8001f28 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7fe fe1f 	bl	8000b58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff3f 	bl	8001db0 <LL_ADC_IsDeepPowerDownEnabled>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d004      	beq.n	8001f42 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff25 	bl	8001d8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff5a 	bl	8001e00 <LL_ADC_IsInternalRegulatorEnabled>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d115      	bne.n	8001f7e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ff3e 	bl	8001dd8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f5c:	4b9c      	ldr	r3, [pc, #624]	@ (80021d0 <HAL_ADC_Init+0x2e4>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	099b      	lsrs	r3, r3, #6
 8001f62:	4a9c      	ldr	r2, [pc, #624]	@ (80021d4 <HAL_ADC_Init+0x2e8>)
 8001f64:	fba2 2303 	umull	r2, r3, r2, r3
 8001f68:	099b      	lsrs	r3, r3, #6
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f70:	e002      	b.n	8001f78 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3b01      	subs	r3, #1
 8001f76:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f9      	bne.n	8001f72 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ff3c 	bl	8001e00 <LL_ADC_IsInternalRegulatorEnabled>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10d      	bne.n	8001faa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f92:	f043 0210 	orr.w	r2, r3, #16
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9e:	f043 0201 	orr.w	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff ff75 	bl	8001e9e <LL_ADC_REG_IsConversionOngoing>
 8001fb4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f040 8142 	bne.w	8002248 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f040 813e 	bne.w	8002248 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fd4:	f043 0202 	orr.w	r2, r3, #2
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff35 	bl	8001e50 <LL_ADC_IsEnabled>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d141      	bne.n	8002070 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ff4:	d004      	beq.n	8002000 <HAL_ADC_Init+0x114>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a77      	ldr	r2, [pc, #476]	@ (80021d8 <HAL_ADC_Init+0x2ec>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d10f      	bne.n	8002020 <HAL_ADC_Init+0x134>
 8002000:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002004:	f7ff ff24 	bl	8001e50 <LL_ADC_IsEnabled>
 8002008:	4604      	mov	r4, r0
 800200a:	4873      	ldr	r0, [pc, #460]	@ (80021d8 <HAL_ADC_Init+0x2ec>)
 800200c:	f7ff ff20 	bl	8001e50 <LL_ADC_IsEnabled>
 8002010:	4603      	mov	r3, r0
 8002012:	4323      	orrs	r3, r4
 8002014:	2b00      	cmp	r3, #0
 8002016:	bf0c      	ite	eq
 8002018:	2301      	moveq	r3, #1
 800201a:	2300      	movne	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	e012      	b.n	8002046 <HAL_ADC_Init+0x15a>
 8002020:	486e      	ldr	r0, [pc, #440]	@ (80021dc <HAL_ADC_Init+0x2f0>)
 8002022:	f7ff ff15 	bl	8001e50 <LL_ADC_IsEnabled>
 8002026:	4604      	mov	r4, r0
 8002028:	486d      	ldr	r0, [pc, #436]	@ (80021e0 <HAL_ADC_Init+0x2f4>)
 800202a:	f7ff ff11 	bl	8001e50 <LL_ADC_IsEnabled>
 800202e:	4603      	mov	r3, r0
 8002030:	431c      	orrs	r4, r3
 8002032:	486c      	ldr	r0, [pc, #432]	@ (80021e4 <HAL_ADC_Init+0x2f8>)
 8002034:	f7ff ff0c 	bl	8001e50 <LL_ADC_IsEnabled>
 8002038:	4603      	mov	r3, r0
 800203a:	4323      	orrs	r3, r4
 800203c:	2b00      	cmp	r3, #0
 800203e:	bf0c      	ite	eq
 8002040:	2301      	moveq	r3, #1
 8002042:	2300      	movne	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d012      	beq.n	8002070 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002052:	d004      	beq.n	800205e <HAL_ADC_Init+0x172>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a5f      	ldr	r2, [pc, #380]	@ (80021d8 <HAL_ADC_Init+0x2ec>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_ADC_Init+0x176>
 800205e:	4a62      	ldr	r2, [pc, #392]	@ (80021e8 <HAL_ADC_Init+0x2fc>)
 8002060:	e000      	b.n	8002064 <HAL_ADC_Init+0x178>
 8002062:	4a62      	ldr	r2, [pc, #392]	@ (80021ec <HAL_ADC_Init+0x300>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	4619      	mov	r1, r3
 800206a:	4610      	mov	r0, r2
 800206c:	f7ff fd20 	bl	8001ab0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	7f5b      	ldrb	r3, [r3, #29]
 8002074:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800207a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002080:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002086:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800208e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800209a:	2b01      	cmp	r3, #1
 800209c:	d106      	bne.n	80020ac <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a2:	3b01      	subs	r3, #1
 80020a4:	045b      	lsls	r3, r3, #17
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d009      	beq.n	80020c8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	4b48      	ldr	r3, [pc, #288]	@ (80021f0 <HAL_ADC_Init+0x304>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	69b9      	ldr	r1, [r7, #24]
 80020d8:	430b      	orrs	r3, r1
 80020da:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff fee4 	bl	8001ec4 <LL_ADC_INJ_IsConversionOngoing>
 80020fc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d17f      	bne.n	8002204 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d17c      	bne.n	8002204 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800210e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002116:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002126:	f023 0302 	bic.w	r3, r3, #2
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	69b9      	ldr	r1, [r7, #24]
 8002130:	430b      	orrs	r3, r1
 8002132:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d017      	beq.n	800216c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800214a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002154:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002158:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	6911      	ldr	r1, [r2, #16]
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6812      	ldr	r2, [r2, #0]
 8002164:	430b      	orrs	r3, r1
 8002166:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800216a:	e013      	b.n	8002194 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	691a      	ldr	r2, [r3, #16]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800217a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800218c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002190:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800219a:	2b01      	cmp	r3, #1
 800219c:	d12a      	bne.n	80021f4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021a8:	f023 0304 	bic.w	r3, r3, #4
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021b4:	4311      	orrs	r1, r2
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80021ba:	4311      	orrs	r1, r2
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021c0:	430a      	orrs	r2, r1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f042 0201 	orr.w	r2, r2, #1
 80021cc:	611a      	str	r2, [r3, #16]
 80021ce:	e019      	b.n	8002204 <HAL_ADC_Init+0x318>
 80021d0:	20000004 	.word	0x20000004
 80021d4:	053e2d63 	.word	0x053e2d63
 80021d8:	50000100 	.word	0x50000100
 80021dc:	50000400 	.word	0x50000400
 80021e0:	50000500 	.word	0x50000500
 80021e4:	50000600 	.word	0x50000600
 80021e8:	50000300 	.word	0x50000300
 80021ec:	50000700 	.word	0x50000700
 80021f0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0201 	bic.w	r2, r2, #1
 8002202:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d10c      	bne.n	8002226 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f023 010f 	bic.w	r1, r3, #15
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	1e5a      	subs	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	631a      	str	r2, [r3, #48]	@ 0x30
 8002224:	e007      	b.n	8002236 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 020f 	bic.w	r2, r2, #15
 8002234:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223a:	f023 0303 	bic.w	r3, r3, #3
 800223e:	f043 0201 	orr.w	r2, r3, #1
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002246:	e007      	b.n	8002258 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224c:	f043 0210 	orr.w	r2, r3, #16
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002258:	7ffb      	ldrb	r3, [r7, #31]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3724      	adds	r7, #36	@ 0x24
 800225e:	46bd      	mov	sp, r7
 8002260:	bd90      	pop	{r4, r7, pc}
 8002262:	bf00      	nop

08002264 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Start_DMA+0x20>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a5a      	ldr	r2, [pc, #360]	@ (80023e8 <HAL_ADC_Start_DMA+0x184>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d101      	bne.n	8002288 <HAL_ADC_Start_DMA+0x24>
 8002284:	4b59      	ldr	r3, [pc, #356]	@ (80023ec <HAL_ADC_Start_DMA+0x188>)
 8002286:	e000      	b.n	800228a <HAL_ADC_Start_DMA+0x26>
 8002288:	4b59      	ldr	r3, [pc, #356]	@ (80023f0 <HAL_ADC_Start_DMA+0x18c>)
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fd70 	bl	8001d70 <LL_ADC_GetMultimode>
 8002290:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fe01 	bl	8001e9e <LL_ADC_REG_IsConversionOngoing>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f040 809b 	bne.w	80023da <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_Start_DMA+0x4e>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e096      	b.n	80023e0 <HAL_ADC_Start_DMA+0x17c>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a4d      	ldr	r2, [pc, #308]	@ (80023f4 <HAL_ADC_Start_DMA+0x190>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d008      	beq.n	80022d6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d005      	beq.n	80022d6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	2b05      	cmp	r3, #5
 80022ce:	d002      	beq.n	80022d6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	2b09      	cmp	r3, #9
 80022d4:	d17a      	bne.n	80023cc <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 fcf6 	bl	8002cc8 <ADC_Enable>
 80022dc:	4603      	mov	r3, r0
 80022de:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80022e0:	7dfb      	ldrb	r3, [r7, #23]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d16d      	bne.n	80023c2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a3a      	ldr	r2, [pc, #232]	@ (80023e8 <HAL_ADC_Start_DMA+0x184>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d009      	beq.n	8002318 <HAL_ADC_Start_DMA+0xb4>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a3b      	ldr	r2, [pc, #236]	@ (80023f8 <HAL_ADC_Start_DMA+0x194>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d002      	beq.n	8002314 <HAL_ADC_Start_DMA+0xb0>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	e003      	b.n	800231c <HAL_ADC_Start_DMA+0xb8>
 8002314:	4b39      	ldr	r3, [pc, #228]	@ (80023fc <HAL_ADC_Start_DMA+0x198>)
 8002316:	e001      	b.n	800231c <HAL_ADC_Start_DMA+0xb8>
 8002318:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	6812      	ldr	r2, [r2, #0]
 8002320:	4293      	cmp	r3, r2
 8002322:	d002      	beq.n	800232a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d105      	bne.n	8002336 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800233a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d006      	beq.n	8002350 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002346:	f023 0206 	bic.w	r2, r3, #6
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	661a      	str	r2, [r3, #96]	@ 0x60
 800234e:	e002      	b.n	8002356 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235a:	4a29      	ldr	r2, [pc, #164]	@ (8002400 <HAL_ADC_Start_DMA+0x19c>)
 800235c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002362:	4a28      	ldr	r2, [pc, #160]	@ (8002404 <HAL_ADC_Start_DMA+0x1a0>)
 8002364:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236a:	4a27      	ldr	r2, [pc, #156]	@ (8002408 <HAL_ADC_Start_DMA+0x1a4>)
 800236c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	221c      	movs	r2, #28
 8002374:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685a      	ldr	r2, [r3, #4]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f042 0210 	orr.w	r2, r2, #16
 800238c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68da      	ldr	r2, [r3, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	3340      	adds	r3, #64	@ 0x40
 80023a8:	4619      	mov	r1, r3
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f001 f89b 	bl	80034e8 <HAL_DMA_Start_IT>
 80023b2:	4603      	mov	r3, r0
 80023b4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fd5b 	bl	8001e76 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80023c0:	e00d      	b.n	80023de <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80023ca:	e008      	b.n	80023de <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80023d8:	e001      	b.n	80023de <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023da:	2302      	movs	r3, #2
 80023dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80023de:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	50000100 	.word	0x50000100
 80023ec:	50000300 	.word	0x50000300
 80023f0:	50000700 	.word	0x50000700
 80023f4:	50000600 	.word	0x50000600
 80023f8:	50000500 	.word	0x50000500
 80023fc:	50000400 	.word	0x50000400
 8002400:	08002df5 	.word	0x08002df5
 8002404:	08002ecd 	.word	0x08002ecd
 8002408:	08002ee9 	.word	0x08002ee9

0800240c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b0b6      	sub	sp, #216	@ 0xd8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002452:	2300      	movs	r3, #0
 8002454:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002462:	2b01      	cmp	r3, #1
 8002464:	d102      	bne.n	800246c <HAL_ADC_ConfigChannel+0x24>
 8002466:	2302      	movs	r3, #2
 8002468:	f000 bc13 	b.w	8002c92 <HAL_ADC_ConfigChannel+0x84a>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fd10 	bl	8001e9e <LL_ADC_REG_IsConversionOngoing>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	f040 83f3 	bne.w	8002c6c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	f7ff fbf1 	bl	8001c7a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fcfe 	bl	8001e9e <LL_ADC_REG_IsConversionOngoing>
 80024a2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fd0a 	bl	8001ec4 <LL_ADC_INJ_IsConversionOngoing>
 80024b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f040 81d9 	bne.w	8002870 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 81d4 	bne.w	8002870 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024d0:	d10f      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2200      	movs	r2, #0
 80024dc:	4619      	mov	r1, r3
 80024de:	f7ff fbf8 	bl	8001cd2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fb9f 	bl	8001c2e <LL_ADC_SetSamplingTimeCommonConfig>
 80024f0:	e00e      	b.n	8002510 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	6819      	ldr	r1, [r3, #0]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	461a      	mov	r2, r3
 8002500:	f7ff fbe7 	bl	8001cd2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2100      	movs	r1, #0
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fb8f 	bl	8001c2e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	695a      	ldr	r2, [r3, #20]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	08db      	lsrs	r3, r3, #3
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	2b04      	cmp	r3, #4
 8002530:	d022      	beq.n	8002578 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	6919      	ldr	r1, [r3, #16]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002542:	f7ff fae9 	bl	8001b18 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6818      	ldr	r0, [r3, #0]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6919      	ldr	r1, [r3, #16]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	461a      	mov	r2, r3
 8002554:	f7ff fb35 	bl	8001bc2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6818      	ldr	r0, [r3, #0]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002564:	2b01      	cmp	r3, #1
 8002566:	d102      	bne.n	800256e <HAL_ADC_ConfigChannel+0x126>
 8002568:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800256c:	e000      	b.n	8002570 <HAL_ADC_ConfigChannel+0x128>
 800256e:	2300      	movs	r3, #0
 8002570:	461a      	mov	r2, r3
 8002572:	f7ff fb41 	bl	8001bf8 <LL_ADC_SetOffsetSaturation>
 8002576:	e17b      	b.n	8002870 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff faee 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 8002584:	4603      	mov	r3, r0
 8002586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10a      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x15c>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2100      	movs	r1, #0
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fae3 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	0e9b      	lsrs	r3, r3, #26
 800259e:	f003 021f 	and.w	r2, r3, #31
 80025a2:	e01e      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x19a>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2100      	movs	r1, #0
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fad8 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80025ba:	fa93 f3a3 	rbit	r3, r3
 80025be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80025c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80025d2:	2320      	movs	r3, #32
 80025d4:	e004      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80025d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025da:	fab3 f383 	clz	r3, r3
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d105      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x1b2>
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	0e9b      	lsrs	r3, r3, #26
 80025f4:	f003 031f 	and.w	r3, r3, #31
 80025f8:	e018      	b.n	800262c <HAL_ADC_ConfigChannel+0x1e4>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002602:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800260e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002612:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800261e:	2320      	movs	r3, #32
 8002620:	e004      	b.n	800262c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002622:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800262c:	429a      	cmp	r2, r3
 800262e:	d106      	bne.n	800263e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2200      	movs	r2, #0
 8002636:	2100      	movs	r1, #0
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff faa7 	bl	8001b8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2101      	movs	r1, #1
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fa8b 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 800264a:	4603      	mov	r3, r0
 800264c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002650:	2b00      	cmp	r3, #0
 8002652:	d10a      	bne.n	800266a <HAL_ADC_ConfigChannel+0x222>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2101      	movs	r1, #1
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fa80 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 8002660:	4603      	mov	r3, r0
 8002662:	0e9b      	lsrs	r3, r3, #26
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	e01e      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x260>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2101      	movs	r1, #1
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fa75 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 8002676:	4603      	mov	r3, r0
 8002678:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002680:	fa93 f3a3 	rbit	r3, r3
 8002684:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002688:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800268c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002698:	2320      	movs	r3, #32
 800269a:	e004      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800269c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80026a0:	fab3 f383 	clz	r3, r3
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d105      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x278>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	0e9b      	lsrs	r3, r3, #26
 80026ba:	f003 031f 	and.w	r3, r3, #31
 80026be:	e018      	b.n	80026f2 <HAL_ADC_ConfigChannel+0x2aa>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80026d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80026dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80026e4:	2320      	movs	r3, #32
 80026e6:	e004      	b.n	80026f2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80026e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026ec:	fab3 f383 	clz	r3, r3
 80026f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d106      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2200      	movs	r2, #0
 80026fc:	2101      	movs	r1, #1
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fa44 	bl	8001b8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2102      	movs	r1, #2
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff fa28 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 8002710:	4603      	mov	r3, r0
 8002712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10a      	bne.n	8002730 <HAL_ADC_ConfigChannel+0x2e8>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2102      	movs	r1, #2
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fa1d 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 8002726:	4603      	mov	r3, r0
 8002728:	0e9b      	lsrs	r3, r3, #26
 800272a:	f003 021f 	and.w	r2, r3, #31
 800272e:	e01e      	b.n	800276e <HAL_ADC_ConfigChannel+0x326>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2102      	movs	r1, #2
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fa12 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 800273c:	4603      	mov	r3, r0
 800273e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002746:	fa93 f3a3 	rbit	r3, r3
 800274a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800274e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002752:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002756:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e004      	b.n	800276c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002762:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002766:	fab3 f383 	clz	r3, r3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x33e>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	0e9b      	lsrs	r3, r3, #26
 8002780:	f003 031f 	and.w	r3, r3, #31
 8002784:	e016      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x36c>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002792:	fa93 f3a3 	rbit	r3, r3
 8002796:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002798:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800279a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800279e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80027a6:	2320      	movs	r3, #32
 80027a8:	e004      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80027aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d106      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2200      	movs	r2, #0
 80027be:	2102      	movs	r1, #2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff f9e3 	bl	8001b8c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2103      	movs	r1, #3
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff f9c7 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10a      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x3aa>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2103      	movs	r1, #3
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff f9bc 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 80027e8:	4603      	mov	r3, r0
 80027ea:	0e9b      	lsrs	r3, r3, #26
 80027ec:	f003 021f 	and.w	r2, r3, #31
 80027f0:	e017      	b.n	8002822 <HAL_ADC_ConfigChannel+0x3da>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2103      	movs	r1, #3
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff f9b1 	bl	8001b60 <LL_ADC_GetOffsetChannel>
 80027fe:	4603      	mov	r3, r0
 8002800:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002804:	fa93 f3a3 	rbit	r3, r3
 8002808:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800280a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800280c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800280e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002814:	2320      	movs	r3, #32
 8002816:	e003      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002818:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800281a:	fab3 f383 	clz	r3, r3
 800281e:	b2db      	uxtb	r3, r3
 8002820:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800282a:	2b00      	cmp	r3, #0
 800282c:	d105      	bne.n	800283a <HAL_ADC_ConfigChannel+0x3f2>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	0e9b      	lsrs	r3, r3, #26
 8002834:	f003 031f 	and.w	r3, r3, #31
 8002838:	e011      	b.n	800285e <HAL_ADC_ConfigChannel+0x416>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002840:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002842:	fa93 f3a3 	rbit	r3, r3
 8002846:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800284a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800284c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002852:	2320      	movs	r3, #32
 8002854:	e003      	b.n	800285e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002858:	fab3 f383 	clz	r3, r3
 800285c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800285e:	429a      	cmp	r2, r3
 8002860:	d106      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2200      	movs	r2, #0
 8002868:	2103      	movs	r1, #3
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff f98e 	bl	8001b8c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff faeb 	bl	8001e50 <LL_ADC_IsEnabled>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	f040 813d 	bne.w	8002afc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	6819      	ldr	r1, [r3, #0]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	461a      	mov	r2, r3
 8002890:	f7ff fa4a 	bl	8001d28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4aa2      	ldr	r2, [pc, #648]	@ (8002b24 <HAL_ADC_ConfigChannel+0x6dc>)
 800289a:	4293      	cmp	r3, r2
 800289c:	f040 812e 	bne.w	8002afc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10b      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x480>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	0e9b      	lsrs	r3, r3, #26
 80028b6:	3301      	adds	r3, #1
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	2b09      	cmp	r3, #9
 80028be:	bf94      	ite	ls
 80028c0:	2301      	movls	r3, #1
 80028c2:	2300      	movhi	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	e019      	b.n	80028fc <HAL_ADC_ConfigChannel+0x4b4>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80028d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028d8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80028da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80028e0:	2320      	movs	r3, #32
 80028e2:	e003      	b.n	80028ec <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80028e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028e6:	fab3 f383 	clz	r3, r3
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	3301      	adds	r3, #1
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	2b09      	cmp	r3, #9
 80028f4:	bf94      	ite	ls
 80028f6:	2301      	movls	r3, #1
 80028f8:	2300      	movhi	r3, #0
 80028fa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d079      	beq.n	80029f4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002908:	2b00      	cmp	r3, #0
 800290a:	d107      	bne.n	800291c <HAL_ADC_ConfigChannel+0x4d4>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0e9b      	lsrs	r3, r3, #26
 8002912:	3301      	adds	r3, #1
 8002914:	069b      	lsls	r3, r3, #26
 8002916:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800291a:	e015      	b.n	8002948 <HAL_ADC_ConfigChannel+0x500>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002924:	fa93 f3a3 	rbit	r3, r3
 8002928:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800292a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800292c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800292e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002934:	2320      	movs	r3, #32
 8002936:	e003      	b.n	8002940 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800293a:	fab3 f383 	clz	r3, r3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	3301      	adds	r3, #1
 8002942:	069b      	lsls	r3, r3, #26
 8002944:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002950:	2b00      	cmp	r3, #0
 8002952:	d109      	bne.n	8002968 <HAL_ADC_ConfigChannel+0x520>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	0e9b      	lsrs	r3, r3, #26
 800295a:	3301      	adds	r3, #1
 800295c:	f003 031f 	and.w	r3, r3, #31
 8002960:	2101      	movs	r1, #1
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	e017      	b.n	8002998 <HAL_ADC_ConfigChannel+0x550>
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002978:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800297a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002980:	2320      	movs	r3, #32
 8002982:	e003      	b.n	800298c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	3301      	adds	r3, #1
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2101      	movs	r1, #1
 8002994:	fa01 f303 	lsl.w	r3, r1, r3
 8002998:	ea42 0103 	orr.w	r1, r2, r3
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10a      	bne.n	80029be <HAL_ADC_ConfigChannel+0x576>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0e9b      	lsrs	r3, r3, #26
 80029ae:	3301      	adds	r3, #1
 80029b0:	f003 021f 	and.w	r2, r3, #31
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	051b      	lsls	r3, r3, #20
 80029bc:	e018      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x5a8>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80029cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80029d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e003      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80029da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	3301      	adds	r3, #1
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f0:	430b      	orrs	r3, r1
 80029f2:	e07e      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d107      	bne.n	8002a10 <HAL_ADC_ConfigChannel+0x5c8>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	0e9b      	lsrs	r3, r3, #26
 8002a06:	3301      	adds	r3, #1
 8002a08:	069b      	lsls	r3, r3, #26
 8002a0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a0e:	e015      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x5f4>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a18:	fa93 f3a3 	rbit	r3, r3
 8002a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a20:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002a28:	2320      	movs	r3, #32
 8002a2a:	e003      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a2e:	fab3 f383 	clz	r3, r3
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	3301      	adds	r3, #1
 8002a36:	069b      	lsls	r3, r3, #26
 8002a38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d109      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x614>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	3301      	adds	r3, #1
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2101      	movs	r1, #1
 8002a56:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5a:	e017      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x644>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	fa93 f3a3 	rbit	r3, r3
 8002a68:	61fb      	str	r3, [r7, #28]
  return result;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002a74:	2320      	movs	r3, #32
 8002a76:	e003      	b.n	8002a80 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7a:	fab3 f383 	clz	r3, r3
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	3301      	adds	r3, #1
 8002a82:	f003 031f 	and.w	r3, r3, #31
 8002a86:	2101      	movs	r1, #1
 8002a88:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8c:	ea42 0103 	orr.w	r1, r2, r3
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10d      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x670>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	0e9b      	lsrs	r3, r3, #26
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	f003 021f 	and.w	r2, r3, #31
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	4413      	add	r3, r2
 8002aae:	3b1e      	subs	r3, #30
 8002ab0:	051b      	lsls	r3, r3, #20
 8002ab2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ab6:	e01b      	b.n	8002af0 <HAL_ADC_ConfigChannel+0x6a8>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	fa93 f3a3 	rbit	r3, r3
 8002ac4:	613b      	str	r3, [r7, #16]
  return result;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002ad0:	2320      	movs	r3, #32
 8002ad2:	e003      	b.n	8002adc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	3301      	adds	r3, #1
 8002ade:	f003 021f 	and.w	r2, r3, #31
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3b1e      	subs	r3, #30
 8002aea:	051b      	lsls	r3, r3, #20
 8002aec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002af0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002af6:	4619      	mov	r1, r3
 8002af8:	f7ff f8eb 	bl	8001cd2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b09      	ldr	r3, [pc, #36]	@ (8002b28 <HAL_ADC_ConfigChannel+0x6e0>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80be 	beq.w	8002c86 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b12:	d004      	beq.n	8002b1e <HAL_ADC_ConfigChannel+0x6d6>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <HAL_ADC_ConfigChannel+0x6e4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d10a      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x6ec>
 8002b1e:	4b04      	ldr	r3, [pc, #16]	@ (8002b30 <HAL_ADC_ConfigChannel+0x6e8>)
 8002b20:	e009      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x6ee>
 8002b22:	bf00      	nop
 8002b24:	407f0000 	.word	0x407f0000
 8002b28:	80080000 	.word	0x80080000
 8002b2c:	50000100 	.word	0x50000100
 8002b30:	50000300 	.word	0x50000300
 8002b34:	4b59      	ldr	r3, [pc, #356]	@ (8002c9c <HAL_ADC_ConfigChannel+0x854>)
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fe ffe0 	bl	8001afc <LL_ADC_GetCommonPathInternalCh>
 8002b3c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a56      	ldr	r2, [pc, #344]	@ (8002ca0 <HAL_ADC_ConfigChannel+0x858>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d004      	beq.n	8002b54 <HAL_ADC_ConfigChannel+0x70c>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a55      	ldr	r2, [pc, #340]	@ (8002ca4 <HAL_ADC_ConfigChannel+0x85c>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d13a      	bne.n	8002bca <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d134      	bne.n	8002bca <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b68:	d005      	beq.n	8002b76 <HAL_ADC_ConfigChannel+0x72e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a4e      	ldr	r2, [pc, #312]	@ (8002ca8 <HAL_ADC_ConfigChannel+0x860>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	f040 8085 	bne.w	8002c80 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b7e:	d004      	beq.n	8002b8a <HAL_ADC_ConfigChannel+0x742>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a49      	ldr	r2, [pc, #292]	@ (8002cac <HAL_ADC_ConfigChannel+0x864>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x746>
 8002b8a:	4a49      	ldr	r2, [pc, #292]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x868>)
 8002b8c:	e000      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x748>
 8002b8e:	4a43      	ldr	r2, [pc, #268]	@ (8002c9c <HAL_ADC_ConfigChannel+0x854>)
 8002b90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	f7fe ff9b 	bl	8001ad6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba0:	4b44      	ldr	r3, [pc, #272]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x86c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	4a44      	ldr	r2, [pc, #272]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x870>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	1c5a      	adds	r2, r3, #1
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002bba:	e002      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1f9      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bc8:	e05a      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a3b      	ldr	r2, [pc, #236]	@ (8002cbc <HAL_ADC_ConfigChannel+0x874>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d125      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d11f      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a31      	ldr	r2, [pc, #196]	@ (8002cac <HAL_ADC_ConfigChannel+0x864>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d104      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x7ac>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a34      	ldr	r2, [pc, #208]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x878>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d047      	beq.n	8002c84 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bfc:	d004      	beq.n	8002c08 <HAL_ADC_ConfigChannel+0x7c0>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a2a      	ldr	r2, [pc, #168]	@ (8002cac <HAL_ADC_ConfigChannel+0x864>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x7c4>
 8002c08:	4a29      	ldr	r2, [pc, #164]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x868>)
 8002c0a:	e000      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x7c6>
 8002c0c:	4a23      	ldr	r2, [pc, #140]	@ (8002c9c <HAL_ADC_ConfigChannel+0x854>)
 8002c0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c16:	4619      	mov	r1, r3
 8002c18:	4610      	mov	r0, r2
 8002c1a:	f7fe ff5c 	bl	8001ad6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c1e:	e031      	b.n	8002c84 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a27      	ldr	r2, [pc, #156]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x87c>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d12d      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d127      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002cac <HAL_ADC_ConfigChannel+0x864>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d022      	beq.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c48:	d004      	beq.n	8002c54 <HAL_ADC_ConfigChannel+0x80c>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a17      	ldr	r2, [pc, #92]	@ (8002cac <HAL_ADC_ConfigChannel+0x864>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d101      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x810>
 8002c54:	4a16      	ldr	r2, [pc, #88]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x868>)
 8002c56:	e000      	b.n	8002c5a <HAL_ADC_ConfigChannel+0x812>
 8002c58:	4a10      	ldr	r2, [pc, #64]	@ (8002c9c <HAL_ADC_ConfigChannel+0x854>)
 8002c5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c62:	4619      	mov	r1, r3
 8002c64:	4610      	mov	r0, r2
 8002c66:	f7fe ff36 	bl	8001ad6 <LL_ADC_SetCommonPathInternalCh>
 8002c6a:	e00c      	b.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	f043 0220 	orr.w	r2, r3, #32
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002c7e:	e002      	b.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c80:	bf00      	nop
 8002c82:	e000      	b.n	8002c86 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	37d8      	adds	r7, #216	@ 0xd8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	50000700 	.word	0x50000700
 8002ca0:	c3210000 	.word	0xc3210000
 8002ca4:	90c00010 	.word	0x90c00010
 8002ca8:	50000600 	.word	0x50000600
 8002cac:	50000100 	.word	0x50000100
 8002cb0:	50000300 	.word	0x50000300
 8002cb4:	20000004 	.word	0x20000004
 8002cb8:	053e2d63 	.word	0x053e2d63
 8002cbc:	c7520000 	.word	0xc7520000
 8002cc0:	50000500 	.word	0x50000500
 8002cc4:	cb840000 	.word	0xcb840000

08002cc8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff f8b9 	bl	8001e50 <LL_ADC_IsEnabled>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d176      	bne.n	8002dd2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	4b3c      	ldr	r3, [pc, #240]	@ (8002ddc <ADC_Enable+0x114>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00d      	beq.n	8002d0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf6:	f043 0210 	orr.w	r2, r3, #16
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e062      	b.n	8002dd4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff f888 	bl	8001e28 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d20:	d004      	beq.n	8002d2c <ADC_Enable+0x64>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a2e      	ldr	r2, [pc, #184]	@ (8002de0 <ADC_Enable+0x118>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d101      	bne.n	8002d30 <ADC_Enable+0x68>
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <ADC_Enable+0x11c>)
 8002d2e:	e000      	b.n	8002d32 <ADC_Enable+0x6a>
 8002d30:	4b2d      	ldr	r3, [pc, #180]	@ (8002de8 <ADC_Enable+0x120>)
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fee2 	bl	8001afc <LL_ADC_GetCommonPathInternalCh>
 8002d38:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d013      	beq.n	8002d6a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d42:	4b2a      	ldr	r3, [pc, #168]	@ (8002dec <ADC_Enable+0x124>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	099b      	lsrs	r3, r3, #6
 8002d48:	4a29      	ldr	r2, [pc, #164]	@ (8002df0 <ADC_Enable+0x128>)
 8002d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4e:	099b      	lsrs	r3, r3, #6
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	4613      	mov	r3, r2
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	4413      	add	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d5c:	e002      	b.n	8002d64 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	3b01      	subs	r3, #1
 8002d62:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f9      	bne.n	8002d5e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d6a:	f7fe fe73 	bl	8001a54 <HAL_GetTick>
 8002d6e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d70:	e028      	b.n	8002dc4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f86a 	bl	8001e50 <LL_ADC_IsEnabled>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d104      	bne.n	8002d8c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff f84e 	bl	8001e28 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d8c:	f7fe fe62 	bl	8001a54 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d914      	bls.n	8002dc4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d00d      	beq.n	8002dc4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dac:	f043 0210 	orr.w	r2, r3, #16
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db8:	f043 0201 	orr.w	r2, r3, #1
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e007      	b.n	8002dd4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d1cf      	bne.n	8002d72 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	8000003f 	.word	0x8000003f
 8002de0:	50000100 	.word	0x50000100
 8002de4:	50000300 	.word	0x50000300
 8002de8:	50000700 	.word	0x50000700
 8002dec:	20000004 	.word	0x20000004
 8002df0:	053e2d63 	.word	0x053e2d63

08002df4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e06:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d14b      	bne.n	8002ea6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e12:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d021      	beq.n	8002e6c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fe ff11 	bl	8001c54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d032      	beq.n	8002e9e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d12b      	bne.n	8002e9e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d11f      	bne.n	8002e9e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e6a:	e018      	b.n	8002e9e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d111      	bne.n	8002e9e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d105      	bne.n	8002e9e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e96:	f043 0201 	orr.w	r2, r3, #1
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f7ff fab4 	bl	800240c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ea4:	e00e      	b.n	8002ec4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f7ff fabe 	bl	8002434 <HAL_ADC_ErrorCallback>
}
 8002eb8:	e004      	b.n	8002ec4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	4798      	blx	r3
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f7ff faa0 	bl	8002420 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ee0:	bf00      	nop
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f06:	f043 0204 	orr.w	r2, r3, #4
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f7ff fa90 	bl	8002434 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f14:	bf00      	nop
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <LL_ADC_IsEnabled>:
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <LL_ADC_IsEnabled+0x18>
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <LL_ADC_IsEnabled+0x1a>
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d101      	bne.n	8002f5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e000      	b.n	8002f5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002f68:	b590      	push	{r4, r7, lr}
 8002f6a:	b0a1      	sub	sp, #132	@ 0x84
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d101      	bne.n	8002f86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f82:	2302      	movs	r3, #2
 8002f84:	e0e7      	b.n	8003156 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002f8e:	2300      	movs	r3, #0
 8002f90:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002f92:	2300      	movs	r3, #0
 8002f94:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f9e:	d102      	bne.n	8002fa6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	e009      	b.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a6e      	ldr	r2, [pc, #440]	@ (8003164 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d102      	bne.n	8002fb6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002fb0:	4b6d      	ldr	r3, [pc, #436]	@ (8003168 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002fb2:	60bb      	str	r3, [r7, #8]
 8002fb4:	e001      	b.n	8002fba <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10b      	bne.n	8002fd8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc4:	f043 0220 	orr.w	r2, r3, #32
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0be      	b.n	8003156 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff ffb1 	bl	8002f42 <LL_ADC_REG_IsConversionOngoing>
 8002fe0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff ffab 	bl	8002f42 <LL_ADC_REG_IsConversionOngoing>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f040 80a0 	bne.w	8003134 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002ff4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f040 809c 	bne.w	8003134 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003004:	d004      	beq.n	8003010 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a55      	ldr	r2, [pc, #340]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d101      	bne.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003010:	4b56      	ldr	r3, [pc, #344]	@ (800316c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003012:	e000      	b.n	8003016 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003014:	4b56      	ldr	r3, [pc, #344]	@ (8003170 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003016:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d04b      	beq.n	80030b8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003020:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	6859      	ldr	r1, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003032:	035b      	lsls	r3, r3, #13
 8003034:	430b      	orrs	r3, r1
 8003036:	431a      	orrs	r2, r3
 8003038:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800303a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003044:	d004      	beq.n	8003050 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a45      	ldr	r2, [pc, #276]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d10f      	bne.n	8003070 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003050:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003054:	f7ff ff62 	bl	8002f1c <LL_ADC_IsEnabled>
 8003058:	4604      	mov	r4, r0
 800305a:	4841      	ldr	r0, [pc, #260]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800305c:	f7ff ff5e 	bl	8002f1c <LL_ADC_IsEnabled>
 8003060:	4603      	mov	r3, r0
 8003062:	4323      	orrs	r3, r4
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e012      	b.n	8003096 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003070:	483c      	ldr	r0, [pc, #240]	@ (8003164 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003072:	f7ff ff53 	bl	8002f1c <LL_ADC_IsEnabled>
 8003076:	4604      	mov	r4, r0
 8003078:	483b      	ldr	r0, [pc, #236]	@ (8003168 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800307a:	f7ff ff4f 	bl	8002f1c <LL_ADC_IsEnabled>
 800307e:	4603      	mov	r3, r0
 8003080:	431c      	orrs	r4, r3
 8003082:	483c      	ldr	r0, [pc, #240]	@ (8003174 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003084:	f7ff ff4a 	bl	8002f1c <LL_ADC_IsEnabled>
 8003088:	4603      	mov	r3, r0
 800308a:	4323      	orrs	r3, r4
 800308c:	2b00      	cmp	r3, #0
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d056      	beq.n	8003148 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800309a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80030a2:	f023 030f 	bic.w	r3, r3, #15
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	6811      	ldr	r1, [r2, #0]
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	6892      	ldr	r2, [r2, #8]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	431a      	orrs	r2, r3
 80030b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030b4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030b6:	e047      	b.n	8003148 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80030b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030c2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030cc:	d004      	beq.n	80030d8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a23      	ldr	r2, [pc, #140]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d10f      	bne.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80030d8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80030dc:	f7ff ff1e 	bl	8002f1c <LL_ADC_IsEnabled>
 80030e0:	4604      	mov	r4, r0
 80030e2:	481f      	ldr	r0, [pc, #124]	@ (8003160 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030e4:	f7ff ff1a 	bl	8002f1c <LL_ADC_IsEnabled>
 80030e8:	4603      	mov	r3, r0
 80030ea:	4323      	orrs	r3, r4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	e012      	b.n	800311e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80030f8:	481a      	ldr	r0, [pc, #104]	@ (8003164 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80030fa:	f7ff ff0f 	bl	8002f1c <LL_ADC_IsEnabled>
 80030fe:	4604      	mov	r4, r0
 8003100:	4819      	ldr	r0, [pc, #100]	@ (8003168 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003102:	f7ff ff0b 	bl	8002f1c <LL_ADC_IsEnabled>
 8003106:	4603      	mov	r3, r0
 8003108:	431c      	orrs	r4, r3
 800310a:	481a      	ldr	r0, [pc, #104]	@ (8003174 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800310c:	f7ff ff06 	bl	8002f1c <LL_ADC_IsEnabled>
 8003110:	4603      	mov	r3, r0
 8003112:	4323      	orrs	r3, r4
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d012      	beq.n	8003148 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003122:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800312a:	f023 030f 	bic.w	r3, r3, #15
 800312e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003130:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003132:	e009      	b.n	8003148 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003138:	f043 0220 	orr.w	r2, r3, #32
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003146:	e000      	b.n	800314a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003148:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003152:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003156:	4618      	mov	r0, r3
 8003158:	3784      	adds	r7, #132	@ 0x84
 800315a:	46bd      	mov	sp, r7
 800315c:	bd90      	pop	{r4, r7, pc}
 800315e:	bf00      	nop
 8003160:	50000100 	.word	0x50000100
 8003164:	50000400 	.word	0x50000400
 8003168:	50000500 	.word	0x50000500
 800316c:	50000300 	.word	0x50000300
 8003170:	50000700 	.word	0x50000700
 8003174:	50000600 	.word	0x50000600

08003178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003188:	4b0c      	ldr	r3, [pc, #48]	@ (80031bc <__NVIC_SetPriorityGrouping+0x44>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003194:	4013      	ands	r3, r2
 8003196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031aa:	4a04      	ldr	r2, [pc, #16]	@ (80031bc <__NVIC_SetPriorityGrouping+0x44>)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	60d3      	str	r3, [r2, #12]
}
 80031b0:	bf00      	nop
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031c4:	4b04      	ldr	r3, [pc, #16]	@ (80031d8 <__NVIC_GetPriorityGrouping+0x18>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	0a1b      	lsrs	r3, r3, #8
 80031ca:	f003 0307 	and.w	r3, r3, #7
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	db0b      	blt.n	8003206 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	f003 021f 	and.w	r2, r3, #31
 80031f4:	4907      	ldr	r1, [pc, #28]	@ (8003214 <__NVIC_EnableIRQ+0x38>)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	095b      	lsrs	r3, r3, #5
 80031fc:	2001      	movs	r0, #1
 80031fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	e000e100 	.word	0xe000e100

08003218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	6039      	str	r1, [r7, #0]
 8003222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003228:	2b00      	cmp	r3, #0
 800322a:	db0a      	blt.n	8003242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	b2da      	uxtb	r2, r3
 8003230:	490c      	ldr	r1, [pc, #48]	@ (8003264 <__NVIC_SetPriority+0x4c>)
 8003232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003236:	0112      	lsls	r2, r2, #4
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	440b      	add	r3, r1
 800323c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003240:	e00a      	b.n	8003258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4908      	ldr	r1, [pc, #32]	@ (8003268 <__NVIC_SetPriority+0x50>)
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	3b04      	subs	r3, #4
 8003250:	0112      	lsls	r2, r2, #4
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	440b      	add	r3, r1
 8003256:	761a      	strb	r2, [r3, #24]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000e100 	.word	0xe000e100
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	@ 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	f1c3 0307 	rsb	r3, r3, #7
 8003286:	2b04      	cmp	r3, #4
 8003288:	bf28      	it	cs
 800328a:	2304      	movcs	r3, #4
 800328c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3304      	adds	r3, #4
 8003292:	2b06      	cmp	r3, #6
 8003294:	d902      	bls.n	800329c <NVIC_EncodePriority+0x30>
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3b03      	subs	r3, #3
 800329a:	e000      	b.n	800329e <NVIC_EncodePriority+0x32>
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	f04f 32ff 	mov.w	r2, #4294967295
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43da      	mvns	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	401a      	ands	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032b4:	f04f 31ff 	mov.w	r1, #4294967295
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fa01 f303 	lsl.w	r3, r1, r3
 80032be:	43d9      	mvns	r1, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c4:	4313      	orrs	r3, r2
         );
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3724      	adds	r7, #36	@ 0x24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3b01      	subs	r3, #1
 80032e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032e4:	d301      	bcc.n	80032ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00f      	b.n	800330a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003314 <SysTick_Config+0x40>)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f2:	210f      	movs	r1, #15
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	f7ff ff8e 	bl	8003218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <SysTick_Config+0x40>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003302:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <SysTick_Config+0x40>)
 8003304:	2207      	movs	r2, #7
 8003306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	e000e010 	.word	0xe000e010

08003318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff ff29 	bl	8003178 <__NVIC_SetPriorityGrouping>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b086      	sub	sp, #24
 8003332:	af00      	add	r7, sp, #0
 8003334:	4603      	mov	r3, r0
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800333c:	f7ff ff40 	bl	80031c0 <__NVIC_GetPriorityGrouping>
 8003340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	68b9      	ldr	r1, [r7, #8]
 8003346:	6978      	ldr	r0, [r7, #20]
 8003348:	f7ff ff90 	bl	800326c <NVIC_EncodePriority>
 800334c:	4602      	mov	r2, r0
 800334e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003352:	4611      	mov	r1, r2
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff5f 	bl	8003218 <__NVIC_SetPriority>
}
 800335a:	bf00      	nop
 800335c:	3718      	adds	r7, #24
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	4603      	mov	r3, r0
 800336a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800336c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff ff33 	bl	80031dc <__NVIC_EnableIRQ>
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7ff ffa4 	bl	80032d4 <SysTick_Config>
 800338c:	4603      	mov	r3, r0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e08d      	b.n	80034c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	461a      	mov	r2, r3
 80033b0:	4b47      	ldr	r3, [pc, #284]	@ (80034d0 <HAL_DMA_Init+0x138>)
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d80f      	bhi.n	80033d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	4b45      	ldr	r3, [pc, #276]	@ (80034d4 <HAL_DMA_Init+0x13c>)
 80033be:	4413      	add	r3, r2
 80033c0:	4a45      	ldr	r2, [pc, #276]	@ (80034d8 <HAL_DMA_Init+0x140>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	009a      	lsls	r2, r3, #2
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a42      	ldr	r2, [pc, #264]	@ (80034dc <HAL_DMA_Init+0x144>)
 80033d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80033d4:	e00e      	b.n	80033f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	4b40      	ldr	r3, [pc, #256]	@ (80034e0 <HAL_DMA_Init+0x148>)
 80033de:	4413      	add	r3, r2
 80033e0:	4a3d      	ldr	r2, [pc, #244]	@ (80034d8 <HAL_DMA_Init+0x140>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	091b      	lsrs	r3, r3, #4
 80033e8:	009a      	lsls	r2, r3, #2
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a3c      	ldr	r2, [pc, #240]	@ (80034e4 <HAL_DMA_Init+0x14c>)
 80033f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800340a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800340e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003418:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003424:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003430:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f9b6 	bl	80037b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003454:	d102      	bne.n	800345c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003470:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d010      	beq.n	800349c <HAL_DMA_Init+0x104>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2b04      	cmp	r3, #4
 8003480:	d80c      	bhi.n	800349c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f9d6 	bl	8003834 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	e008      	b.n	80034ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40020407 	.word	0x40020407
 80034d4:	bffdfff8 	.word	0xbffdfff8
 80034d8:	cccccccd 	.word	0xcccccccd
 80034dc:	40020000 	.word	0x40020000
 80034e0:	bffdfbf8 	.word	0xbffdfbf8
 80034e4:	40020400 	.word	0x40020400

080034e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_DMA_Start_IT+0x20>
 8003504:	2302      	movs	r3, #2
 8003506:	e066      	b.n	80035d6 <HAL_DMA_Start_IT+0xee>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b01      	cmp	r3, #1
 800351a:	d155      	bne.n	80035c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0201 	bic.w	r2, r2, #1
 8003538:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	68b9      	ldr	r1, [r7, #8]
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f8fb 	bl	800373c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	2b00      	cmp	r3, #0
 800354c:	d008      	beq.n	8003560 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f042 020e 	orr.w	r2, r2, #14
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	e00f      	b.n	8003580 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0204 	bic.w	r2, r2, #4
 800356e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 020a 	orr.w	r2, r2, #10
 800357e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800359c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0201 	orr.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e005      	b.n	80035d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
 80035d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80035d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b084      	sub	sp, #16
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	2204      	movs	r2, #4
 8003600:	409a      	lsls	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4013      	ands	r3, r2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d026      	beq.n	8003658 <HAL_DMA_IRQHandler+0x7a>
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d021      	beq.n	8003658 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0320 	and.w	r3, r3, #32
 800361e:	2b00      	cmp	r3, #0
 8003620:	d107      	bne.n	8003632 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0204 	bic.w	r2, r2, #4
 8003630:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003636:	f003 021f 	and.w	r2, r3, #31
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	2104      	movs	r1, #4
 8003640:	fa01 f202 	lsl.w	r2, r1, r2
 8003644:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	2b00      	cmp	r3, #0
 800364c:	d071      	beq.n	8003732 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003656:	e06c      	b.n	8003732 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	2202      	movs	r2, #2
 8003662:	409a      	lsls	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d02e      	beq.n	80036ca <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d029      	beq.n	80036ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b00      	cmp	r3, #0
 8003682:	d10b      	bne.n	800369c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 020a 	bic.w	r2, r2, #10
 8003692:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a0:	f003 021f 	and.w	r2, r3, #31
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a8:	2102      	movs	r1, #2
 80036aa:	fa01 f202 	lsl.w	r2, r1, r2
 80036ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d038      	beq.n	8003732 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80036c8:	e033      	b.n	8003732 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ce:	f003 031f 	and.w	r3, r3, #31
 80036d2:	2208      	movs	r2, #8
 80036d4:	409a      	lsls	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	4013      	ands	r3, r2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d02a      	beq.n	8003734 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f003 0308 	and.w	r3, r3, #8
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d025      	beq.n	8003734 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 020e 	bic.w	r2, r2, #14
 80036f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fc:	f003 021f 	and.w	r2, r3, #31
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003704:	2101      	movs	r1, #1
 8003706:	fa01 f202 	lsl.w	r2, r1, r2
 800370a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003726:	2b00      	cmp	r3, #0
 8003728:	d004      	beq.n	8003734 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003732:	bf00      	nop
 8003734:	bf00      	nop
}
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003752:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003758:	2b00      	cmp	r3, #0
 800375a:	d004      	beq.n	8003766 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003764:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376a:	f003 021f 	and.w	r2, r3, #31
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	2101      	movs	r1, #1
 8003774:	fa01 f202 	lsl.w	r2, r1, r2
 8003778:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	2b10      	cmp	r3, #16
 8003788:	d108      	bne.n	800379c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800379a:	e007      	b.n	80037ac <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	60da      	str	r2, [r3, #12]
}
 80037ac:	bf00      	nop
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b087      	sub	sp, #28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	461a      	mov	r2, r3
 80037c6:	4b16      	ldr	r3, [pc, #88]	@ (8003820 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d802      	bhi.n	80037d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80037cc:	4b15      	ldr	r3, [pc, #84]	@ (8003824 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80037ce:	617b      	str	r3, [r7, #20]
 80037d0:	e001      	b.n	80037d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80037d2:	4b15      	ldr	r3, [pc, #84]	@ (8003828 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80037d4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	3b08      	subs	r3, #8
 80037e2:	4a12      	ldr	r2, [pc, #72]	@ (800382c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80037e4:	fba2 2303 	umull	r2, r3, r2, r3
 80037e8:	091b      	lsrs	r3, r3, #4
 80037ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f0:	089b      	lsrs	r3, r3, #2
 80037f2:	009a      	lsls	r2, r3, #2
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4413      	add	r3, r2
 80037f8:	461a      	mov	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a0b      	ldr	r2, [pc, #44]	@ (8003830 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003802:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 031f 	and.w	r3, r3, #31
 800380a:	2201      	movs	r2, #1
 800380c:	409a      	lsls	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003812:	bf00      	nop
 8003814:	371c      	adds	r7, #28
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40020407 	.word	0x40020407
 8003824:	40020800 	.word	0x40020800
 8003828:	40020820 	.word	0x40020820
 800382c:	cccccccd 	.word	0xcccccccd
 8003830:	40020880 	.word	0x40020880

08003834 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	461a      	mov	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a08      	ldr	r2, [pc, #32]	@ (8003878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003856:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3b01      	subs	r3, #1
 800385c:	f003 031f 	and.w	r3, r3, #31
 8003860:	2201      	movs	r2, #1
 8003862:	409a      	lsls	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003868:	bf00      	nop
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	1000823f 	.word	0x1000823f
 8003878:	40020940 	.word	0x40020940

0800387c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800387c:	b480      	push	{r7}
 800387e:	b087      	sub	sp, #28
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800388a:	e15a      	b.n	8003b42 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	2101      	movs	r1, #1
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	fa01 f303 	lsl.w	r3, r1, r3
 8003898:	4013      	ands	r3, r2
 800389a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 814c 	beq.w	8003b3c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 0303 	and.w	r3, r3, #3
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d005      	beq.n	80038bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d130      	bne.n	800391e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	2203      	movs	r2, #3
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4013      	ands	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038f2:	2201      	movs	r2, #1
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43db      	mvns	r3, r3
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4013      	ands	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	091b      	lsrs	r3, r3, #4
 8003908:	f003 0201 	and.w	r2, r3, #1
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	2b03      	cmp	r3, #3
 8003928:	d017      	beq.n	800395a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	2203      	movs	r2, #3
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d123      	bne.n	80039ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	08da      	lsrs	r2, r3, #3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3208      	adds	r2, #8
 800396e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003972:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	220f      	movs	r2, #15
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43db      	mvns	r3, r3
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4013      	ands	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	691a      	ldr	r2, [r3, #16]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	693a      	ldr	r2, [r7, #16]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	08da      	lsrs	r2, r3, #3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3208      	adds	r2, #8
 80039a8:	6939      	ldr	r1, [r7, #16]
 80039aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	2203      	movs	r2, #3
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	4013      	ands	r3, r2
 80039c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f003 0203 	and.w	r2, r3, #3
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	fa02 f303 	lsl.w	r3, r2, r3
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	4313      	orrs	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 80a6 	beq.w	8003b3c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039f0:	4b5b      	ldr	r3, [pc, #364]	@ (8003b60 <HAL_GPIO_Init+0x2e4>)
 80039f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003b60 <HAL_GPIO_Init+0x2e4>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80039fc:	4b58      	ldr	r3, [pc, #352]	@ (8003b60 <HAL_GPIO_Init+0x2e4>)
 80039fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	60bb      	str	r3, [r7, #8]
 8003a06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a08:	4a56      	ldr	r2, [pc, #344]	@ (8003b64 <HAL_GPIO_Init+0x2e8>)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	3302      	adds	r3, #2
 8003a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	220f      	movs	r2, #15
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	43db      	mvns	r3, r3
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a32:	d01f      	beq.n	8003a74 <HAL_GPIO_Init+0x1f8>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a4c      	ldr	r2, [pc, #304]	@ (8003b68 <HAL_GPIO_Init+0x2ec>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d019      	beq.n	8003a70 <HAL_GPIO_Init+0x1f4>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a4b      	ldr	r2, [pc, #300]	@ (8003b6c <HAL_GPIO_Init+0x2f0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d013      	beq.n	8003a6c <HAL_GPIO_Init+0x1f0>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a4a      	ldr	r2, [pc, #296]	@ (8003b70 <HAL_GPIO_Init+0x2f4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00d      	beq.n	8003a68 <HAL_GPIO_Init+0x1ec>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a49      	ldr	r2, [pc, #292]	@ (8003b74 <HAL_GPIO_Init+0x2f8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d007      	beq.n	8003a64 <HAL_GPIO_Init+0x1e8>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a48      	ldr	r2, [pc, #288]	@ (8003b78 <HAL_GPIO_Init+0x2fc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d101      	bne.n	8003a60 <HAL_GPIO_Init+0x1e4>
 8003a5c:	2305      	movs	r3, #5
 8003a5e:	e00a      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a60:	2306      	movs	r3, #6
 8003a62:	e008      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a64:	2304      	movs	r3, #4
 8003a66:	e006      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e004      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e002      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <HAL_GPIO_Init+0x1fa>
 8003a74:	2300      	movs	r3, #0
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	f002 0203 	and.w	r2, r2, #3
 8003a7c:	0092      	lsls	r2, r2, #2
 8003a7e:	4093      	lsls	r3, r2
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a86:	4937      	ldr	r1, [pc, #220]	@ (8003b64 <HAL_GPIO_Init+0x2e8>)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	089b      	lsrs	r3, r3, #2
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a94:	4b39      	ldr	r3, [pc, #228]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ab8:	4a30      	ldr	r2, [pc, #192]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003abe:	4b2f      	ldr	r3, [pc, #188]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4013      	ands	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ae2:	4a26      	ldr	r2, [pc, #152]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003ae8:	4b24      	ldr	r3, [pc, #144]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	43db      	mvns	r3, r3
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4013      	ands	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b12:	4b1a      	ldr	r3, [pc, #104]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b36:	4a11      	ldr	r2, [pc, #68]	@ (8003b7c <HAL_GPIO_Init+0x300>)
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	fa22 f303 	lsr.w	r3, r2, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f47f ae9d 	bne.w	800388c <HAL_GPIO_Init+0x10>
  }
}
 8003b52:	bf00      	nop
 8003b54:	bf00      	nop
 8003b56:	371c      	adds	r7, #28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	40021000 	.word	0x40021000
 8003b64:	40010000 	.word	0x40010000
 8003b68:	48000400 	.word	0x48000400
 8003b6c:	48000800 	.word	0x48000800
 8003b70:	48000c00 	.word	0x48000c00
 8003b74:	48001000 	.word	0x48001000
 8003b78:	48001400 	.word	0x48001400
 8003b7c:	40010400 	.word	0x40010400

08003b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	807b      	strh	r3, [r7, #2]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b90:	787b      	ldrb	r3, [r7, #1]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b96:	887a      	ldrh	r2, [r7, #2]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b9c:	e002      	b.n	8003ba4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b9e:	887a      	ldrh	r2, [r7, #2]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bc2:	887a      	ldrh	r2, [r7, #2]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	041a      	lsls	r2, r3, #16
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43d9      	mvns	r1, r3
 8003bce:	887b      	ldrh	r3, [r7, #2]
 8003bd0:	400b      	ands	r3, r1
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	619a      	str	r2, [r3, #24]
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e0be      	b.n	8003d74 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d02e      	beq.n	8003ca0 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a4d      	ldr	r2, [pc, #308]	@ (8003d7c <HAL_HRTIM_Init+0x198>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d10b      	bne.n	8003c64 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8003c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d80 <HAL_HRTIM_Init+0x19c>)
 8003c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c50:	4a4b      	ldr	r2, [pc, #300]	@ (8003d80 <HAL_HRTIM_Init+0x19c>)
 8003c52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c56:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c58:	4b49      	ldr	r3, [pc, #292]	@ (8003d80 <HAL_HRTIM_Init+0x19c>)
 8003c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003c72:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c88:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f7fd fc0b 	bl	80014bc <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d012      	beq.n	8003cd8 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cc0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	75fb      	strb	r3, [r7, #23]
 8003cec:	e03e      	b.n	8003d6c <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8003cee:	7dfa      	ldrb	r2, [r7, #23]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	3318      	adds	r3, #24
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8003d02:	7dfa      	ldrb	r2, [r7, #23]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	331c      	adds	r3, #28
 8003d12:	2200      	movs	r2, #0
 8003d14:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8003d16:	7dfa      	ldrb	r2, [r7, #23]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	3320      	adds	r3, #32
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8003d2a:	7dfa      	ldrb	r2, [r7, #23]
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	3324      	adds	r3, #36	@ 0x24
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8003d3e:	7dfa      	ldrb	r2, [r7, #23]
 8003d40:	6879      	ldr	r1, [r7, #4]
 8003d42:	4613      	mov	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	440b      	add	r3, r1
 8003d4c:	3328      	adds	r3, #40	@ 0x28
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8003d52:	7dfa      	ldrb	r2, [r7, #23]
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	4613      	mov	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	1a9b      	subs	r3, r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	440b      	add	r3, r1
 8003d60:	3330      	adds	r3, #48	@ 0x30
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8003d66:	7dfb      	ldrb	r3, [r7, #23]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8003d6c:	7dfb      	ldrb	r3, [r7, #23]
 8003d6e:	2b06      	cmp	r3, #6
 8003d70:	d9bd      	bls.n	8003cee <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40016800 	.word	0x40016800
 8003d80:	40021000 	.word	0x40021000

08003d84 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_HRTIM_DLLCalibrationStart+0x18>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e045      	b.n	8003e28 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2202      	movs	r2, #2
 8003da8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db2:	d114      	bne.n	8003dde <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0202 	bic.w	r2, r2, #2
 8003dc4:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8003ddc:	e01f      	b.n	8003e1e <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0202 	orr.w	r2, r2, #2
 8003dee:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8003dfa:	f023 010c 	bic.w	r1, r3, #12
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8003e3e:	f7fd fe09 	bl	8001a54 <HAL_GetTick>
 8003e42:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8003e44:	e014      	b.n	8003e70 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4c:	d010      	beq.n	8003e70 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e4e:	f7fd fe01 	bl	8001a54 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d302      	bcc.n	8003e64 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2207      	movs	r2, #7
 8003e68:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e011      	b.n	8003e94 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8003e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e80:	d1e1      	bne.n	8003e46 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d101      	bne.n	8003eb8 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e015      	b.n	8003ee4 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b06      	cmp	r3, #6
 8003ec4:	d104      	bne.n	8003ed0 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f001 f836 	bl	8004f3a <HRTIM_MasterBase_Config>
 8003ece:	e004      	b.n	8003eda <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f001 f85f 	bl	8004f98 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef *pADCTriggerCfg)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b087      	sub	sp, #28
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d101      	bne.n	8003f08 <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
    return HAL_BUSY;
 8003f04:	2302      	movs	r3, #2
 8003f06:	e1d7      	b.n	80042b8 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d101      	bne.n	8003f16 <HAL_HRTIM_ADCTriggerConfig+0x2a>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e1d0      	b.n	80042b8 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2202      	movs	r2, #2
 8003f22:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8003f2e:	617b      	str	r3, [r7, #20]
  hrtim_adcur = hhrtim->Instance->sCommonRegs.ADCUR;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	@ 0x3fc
 8003f38:	613b      	str	r3, [r7, #16]

  switch (ADCTrigger)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f40:	f000 816d 	beq.w	800421e <HAL_HRTIM_ADCTriggerConfig+0x332>
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f4a:	f200 818d 	bhi.w	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f54:	f000 813f 	beq.w	80041d6 <HAL_HRTIM_ADCTriggerConfig+0x2ea>
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f5e:	f200 8183 	bhi.w	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b80      	cmp	r3, #128	@ 0x80
 8003f66:	f000 8111 	beq.w	800418c <HAL_HRTIM_ADCTriggerConfig+0x2a0>
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2b80      	cmp	r3, #128	@ 0x80
 8003f6e:	f200 817b 	bhi.w	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b20      	cmp	r3, #32
 8003f76:	d84b      	bhi.n	8004010 <HAL_HRTIM_ADCTriggerConfig+0x124>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8174 	beq.w	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	2b1f      	cmp	r3, #31
 8003f86:	f200 816f 	bhi.w	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 8003f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f90 <HAL_HRTIM_ADCTriggerConfig+0xa4>)
 8003f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f90:	0800401b 	.word	0x0800401b
 8003f94:	0800403f 	.word	0x0800403f
 8003f98:	08004269 	.word	0x08004269
 8003f9c:	08004065 	.word	0x08004065
 8003fa0:	08004269 	.word	0x08004269
 8003fa4:	08004269 	.word	0x08004269
 8003fa8:	08004269 	.word	0x08004269
 8003fac:	0800408b 	.word	0x0800408b
 8003fb0:	08004269 	.word	0x08004269
 8003fb4:	08004269 	.word	0x08004269
 8003fb8:	08004269 	.word	0x08004269
 8003fbc:	08004269 	.word	0x08004269
 8003fc0:	08004269 	.word	0x08004269
 8003fc4:	08004269 	.word	0x08004269
 8003fc8:	08004269 	.word	0x08004269
 8003fcc:	080040b1 	.word	0x080040b1
 8003fd0:	08004269 	.word	0x08004269
 8003fd4:	08004269 	.word	0x08004269
 8003fd8:	08004269 	.word	0x08004269
 8003fdc:	08004269 	.word	0x08004269
 8003fe0:	08004269 	.word	0x08004269
 8003fe4:	08004269 	.word	0x08004269
 8003fe8:	08004269 	.word	0x08004269
 8003fec:	08004269 	.word	0x08004269
 8003ff0:	08004269 	.word	0x08004269
 8003ff4:	08004269 	.word	0x08004269
 8003ff8:	08004269 	.word	0x08004269
 8003ffc:	08004269 	.word	0x08004269
 8004000:	08004269 	.word	0x08004269
 8004004:	08004269 	.word	0x08004269
 8004008:	08004269 	.word	0x08004269
 800400c:	080040f9 	.word	0x080040f9
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b40      	cmp	r3, #64	@ 0x40
 8004014:	f000 8095 	beq.w	8004142 <HAL_HRTIM_ADCTriggerConfig+0x256>
 8004018:	e126      	b.n	8004268 <HAL_HRTIM_ADCTriggerConfig+0x37c>
  {
    case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004020:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6852      	ldr	r2, [r2, #4]
 8004038:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
      break;
 800403c:	e11d      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8004044:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6852      	ldr	r2, [r2, #4]
 800405e:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
      break;
 8004062:	e10a      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800406a:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	019b      	lsls	r3, r3, #6
 8004072:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6852      	ldr	r2, [r2, #4]
 8004084:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
      break;
 8004088:	e0f7      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8004090:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	025b      	lsls	r3, r3, #9
 8004098:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	4313      	orrs	r3, r2
 80040a0:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6852      	ldr	r2, [r2, #4]
 80040aa:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
      break;
 80040ae:	e0e4      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_5:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD5USRC);
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	f023 0307 	bic.w	r3, r3, #7
 80040b6:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 16U) & HRTIM_ADCUR_AD5USRC);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	0c1b      	lsrs	r3, r3, #16
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 5 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD5TRG);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 021f 	bic.w	r2, r2, #31
 80040d8:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD5TRG_Pos) & HRTIM_ADCER_AD5TRG);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 021f 	and.w	r2, r3, #31
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 80040f6:	e0c0      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_6:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD6USRC);
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fe:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 12U) & HRTIM_ADCUR_AD6USRC);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	0b1b      	lsrs	r3, r3, #12
 8004106:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 6 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD6TRG);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f422 7278 	bic.w	r2, r2, #992	@ 0x3e0
 8004120:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD6TRG_Pos) & HRTIM_ADCER_AD6TRG);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	015b      	lsls	r3, r3, #5
 8004132:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 8004140:	e09b      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_7:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD7USRC);
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004148:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 8U) & HRTIM_ADCUR_AD7USRC);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	0a1b      	lsrs	r3, r3, #8
 8004150:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4313      	orrs	r3, r2
 8004158:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 7 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD7TRG);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 800416a:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD7TRG_Pos) & HRTIM_ADCER_AD7TRG);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	029b      	lsls	r3, r3, #10
 800417c:	f403 42f8 	and.w	r2, r3, #31744	@ 0x7c00
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800418a:	e076      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_8:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD8USRC);
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004192:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 4U) & HRTIM_ADCUR_AD8USRC);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	091b      	lsrs	r3, r3, #4
 800419a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 8 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD8TRG);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80041b4:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD8TRG_Pos) & HRTIM_ADCER_AD8TRG);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	041b      	lsls	r3, r3, #16
 80041c6:	f403 12f8 	and.w	r2, r3, #2031616	@ 0x1f0000
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 80041d4:	e051      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_9:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD9USRC);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80041dc:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource) & HRTIM_ADCUR_AD9USRC);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 9 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD9TRG);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 7278 	bic.w	r2, r2, #65011712	@ 0x3e00000
 80041fc:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD9TRG_Pos) & HRTIM_ADCER_AD9TRG);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	055b      	lsls	r3, r3, #21
 800420e:	f003 7278 	and.w	r2, r3, #65011712	@ 0x3e00000
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800421c:	e02d      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_10:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD10USRC);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004224:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource << 4U) & HRTIM_ADCUR_AD10USRC);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 10 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD10TRG);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 8004246:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD10TRG_Pos) & HRTIM_ADCER_AD10TRG);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	069b      	lsls	r3, r3, #26
 8004258:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 8004266:	e008      	b.n	800427a <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2207      	movs	r2, #7
 800426c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 8004278:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b07      	cmp	r3, #7
 8004284:	d101      	bne.n	800428a <HAL_HRTIM_ADCTriggerConfig+0x39e>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e016      	b.n	80042b8 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
  }

  /* Update the HRTIM registers */
  if (ADCTrigger < HRTIM_ADCTRIGGER_5)
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	2b0f      	cmp	r3, #15
 800428e:	d805      	bhi.n	800429c <HAL_HRTIM_ADCTriggerConfig+0x3b0>
  {
    hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380
 800429a:	e004      	b.n	80042a6 <HAL_HRTIM_ADCTriggerConfig+0x3ba>
  }
  else
  {
    hhrtim->Instance->sCommonRegs.ADCUR = hrtim_adcur;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <HAL_HRTIM_ADCPostScalerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCPostScalerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t ADCTrigger,
                                                uint32_t Postscaler)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d101      	bne.n	80042e0 <HAL_HRTIM_ADCPostScalerConfig+0x1c>
  {
    return HAL_BUSY;
 80042dc:	2302      	movs	r3, #2
 80042de:	e135      	b.n	800454c <HAL_HRTIM_ADCPostScalerConfig+0x288>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_HRTIM_ADCPostScalerConfig+0x2a>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e12e      	b.n	800454c <HAL_HRTIM_ADCPostScalerConfig+0x288>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2202      	movs	r2, #2
 80042fa:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  switch (ADCTrigger)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004304:	f000 80f8 	beq.w	80044f8 <HAL_HRTIM_ADCPostScalerConfig+0x234>
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800430e:	f200 8103 	bhi.w	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004318:	f000 80de 	beq.w	80044d8 <HAL_HRTIM_ADCPostScalerConfig+0x214>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004322:	f200 80f9 	bhi.w	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2b80      	cmp	r3, #128	@ 0x80
 800432a:	f000 80c5 	beq.w	80044b8 <HAL_HRTIM_ADCPostScalerConfig+0x1f4>
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b80      	cmp	r3, #128	@ 0x80
 8004332:	f200 80f1 	bhi.w	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b20      	cmp	r3, #32
 800433a:	d84b      	bhi.n	80043d4 <HAL_HRTIM_ADCPostScalerConfig+0x110>
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 80ea 	beq.w	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	3b01      	subs	r3, #1
 8004348:	2b1f      	cmp	r3, #31
 800434a:	f200 80e5 	bhi.w	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800434e:	a201      	add	r2, pc, #4	@ (adr r2, 8004354 <HAL_HRTIM_ADCPostScalerConfig+0x90>)
 8004350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004354:	080043dd 	.word	0x080043dd
 8004358:	080043fb 	.word	0x080043fb
 800435c:	08004519 	.word	0x08004519
 8004360:	0800441b 	.word	0x0800441b
 8004364:	08004519 	.word	0x08004519
 8004368:	08004519 	.word	0x08004519
 800436c:	08004519 	.word	0x08004519
 8004370:	0800443b 	.word	0x0800443b
 8004374:	08004519 	.word	0x08004519
 8004378:	08004519 	.word	0x08004519
 800437c:	08004519 	.word	0x08004519
 8004380:	08004519 	.word	0x08004519
 8004384:	08004519 	.word	0x08004519
 8004388:	08004519 	.word	0x08004519
 800438c:	08004519 	.word	0x08004519
 8004390:	0800445b 	.word	0x0800445b
 8004394:	08004519 	.word	0x08004519
 8004398:	08004519 	.word	0x08004519
 800439c:	08004519 	.word	0x08004519
 80043a0:	08004519 	.word	0x08004519
 80043a4:	08004519 	.word	0x08004519
 80043a8:	08004519 	.word	0x08004519
 80043ac:	08004519 	.word	0x08004519
 80043b0:	08004519 	.word	0x08004519
 80043b4:	08004519 	.word	0x08004519
 80043b8:	08004519 	.word	0x08004519
 80043bc:	08004519 	.word	0x08004519
 80043c0:	08004519 	.word	0x08004519
 80043c4:	08004519 	.word	0x08004519
 80043c8:	08004519 	.word	0x08004519
 80043cc:	08004519 	.word	0x08004519
 80043d0:	0800447b 	.word	0x0800447b
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b40      	cmp	r3, #64	@ 0x40
 80043d8:	d05e      	beq.n	8004498 <HAL_HRTIM_ADCPostScalerConfig+0x1d4>
 80043da:	e09d      	b.n	8004518 <HAL_HRTIM_ADCPostScalerConfig+0x254>
  {
    case HRTIM_ADCTRIGGER_1:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD1PSC, (Postscaler & HRTIM_ADCPS1_AD1PSC));
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80043e4:	f023 011f 	bic.w	r1, r3, #31
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f003 021f 	and.w	r2, r3, #31
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 80043f8:	e097      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_2:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD2PSC, ((Postscaler << HRTIM_ADCPS1_AD2PSC_Pos) & HRTIM_ADCPS1_AD2PSC));
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8004402:	f423 61f8 	bic.w	r1, r3, #1984	@ 0x7c0
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	019b      	lsls	r3, r3, #6
 800440a:	f403 62f8 	and.w	r2, r3, #1984	@ 0x7c0
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 8004418:	e087      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_3:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD3PSC, ((Postscaler << HRTIM_ADCPS1_AD3PSC_Pos) & HRTIM_ADCPS1_AD3PSC));
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8004422:	f423 31f8 	bic.w	r1, r3, #126976	@ 0x1f000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	031b      	lsls	r3, r3, #12
 800442a:	f403 32f8 	and.w	r2, r3, #126976	@ 0x1f000
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	430a      	orrs	r2, r1
 8004434:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 8004438:	e077      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_4:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD4PSC, ((Postscaler << HRTIM_ADCPS1_AD4PSC_Pos) & HRTIM_ADCPS1_AD4PSC));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8004442:	f423 01f8 	bic.w	r1, r3, #8126464	@ 0x7c0000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	049b      	lsls	r3, r3, #18
 800444a:	f403 02f8 	and.w	r2, r3, #8126464	@ 0x7c0000
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 8004458:	e067      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_5:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD5PSC, ((Postscaler << HRTIM_ADCPS1_AD5PSC_Pos) & HRTIM_ADCPS1_AD5PSC));
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8004462:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	061b      	lsls	r3, r3, #24
 800446a:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 8004478:	e057      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_6:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD6PSC, ((Postscaler << HRTIM_ADCPS2_AD6PSC_Pos) & HRTIM_ADCPS2_AD6PSC));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8004482:	f023 011f 	bic.w	r1, r3, #31
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f003 021f 	and.w	r2, r3, #31
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	430a      	orrs	r2, r1
 8004492:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 8004496:	e048      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_7:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD7PSC, ((Postscaler << HRTIM_ADCPS2_AD7PSC_Pos) & HRTIM_ADCPS2_AD7PSC));
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80044a0:	f423 61f8 	bic.w	r1, r3, #1984	@ 0x7c0
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	019b      	lsls	r3, r3, #6
 80044a8:	f403 62f8 	and.w	r2, r3, #1984	@ 0x7c0
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 80044b6:	e038      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_8:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD8PSC, ((Postscaler << HRTIM_ADCPS2_AD8PSC_Pos) & HRTIM_ADCPS2_AD8PSC));
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80044c0:	f423 31f8 	bic.w	r1, r3, #126976	@ 0x1f000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	031b      	lsls	r3, r3, #12
 80044c8:	f403 32f8 	and.w	r2, r3, #126976	@ 0x1f000
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 80044d6:	e028      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_9:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD9PSC, ((Postscaler << HRTIM_ADCPS2_AD9PSC_Pos) & HRTIM_ADCPS2_AD9PSC));
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80044e0:	f423 01f8 	bic.w	r1, r3, #8126464	@ 0x7c0000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	049b      	lsls	r3, r3, #18
 80044e8:	f403 02f8 	and.w	r2, r3, #8126464	@ 0x7c0000
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 80044f6:	e018      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_10:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD10PSC, ((Postscaler << HRTIM_ADCPS2_AD10PSC_Pos) & HRTIM_ADCPS2_AD10PSC));
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8004500:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	061b      	lsls	r3, r3, #24
 8004508:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 8004516:	e008      	b.n	800452a <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2207      	movs	r2, #7
 800451c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 8004528:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b07      	cmp	r3, #7
 8004534:	d101      	bne.n	800453a <HAL_HRTIM_ADCPostScalerConfig+0x276>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e008      	b.n	800454c <HAL_HRTIM_ADCPostScalerConfig+0x288>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3714      	adds	r7, #20
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <HAL_HRTIM_RollOverModeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_RollOverModeConfig(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t TimerIdx,
                                               uint32_t RollOverCfg)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMING_UNIT(TimerIdx));
  assert_param(IS_HRTIM_ROLLOVERMODE(RollOverCfg));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d101      	bne.n	8004574 <HAL_HRTIM_RollOverModeConfig+0x1c>
  {
    return HAL_BUSY;
 8004570:	2302      	movs	r3, #2
 8004572:	e01c      	b.n	80045ae <HAL_HRTIM_RollOverModeConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800457a:	2b01      	cmp	r3, #1
 800457c:	d101      	bne.n	8004582 <HAL_HRTIM_RollOverModeConfig+0x2a>
 800457e:	2302      	movs	r3, #2
 8004580:	e015      	b.n	80045ae <HAL_HRTIM_RollOverModeConfig+0x56>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2202      	movs	r2, #2
 800458e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  HRTIM_TimingUnitRollOver_Config(hhrtim, TimerIdx, RollOverCfg);
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68b9      	ldr	r1, [r7, #8]
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 ffc2 	bl	8005520 <HRTIM_TimingUnitRollOver_Config>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b084      	sub	sp, #16
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	60b9      	str	r1, [r7, #8]
 80045c0:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d101      	bne.n	80045d2 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 80045ce:	2302      	movs	r3, #2
 80045d0:	e07a      	b.n	80046c8 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 80045dc:	2302      	movs	r3, #2
 80045de:	e073      	b.n	80046c8 <HAL_HRTIM_WaveformTimerConfig+0x112>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b06      	cmp	r3, #6
 80045f4:	d104      	bne.n	8004600 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 fd0d 	bl	8005018 <HRTIM_MasterWaveform_Config>
 80045fe:	e004      	b.n	800460a <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fda5 	bl	8005154 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6819      	ldr	r1, [r3, #0]
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	4613      	mov	r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	4403      	add	r3, r0
 800461c:	3320      	adds	r3, #32
 800461e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6859      	ldr	r1, [r3, #4]
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	4613      	mov	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4403      	add	r3, r0
 8004632:	3324      	adds	r3, #36	@ 0x24
 8004634:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6899      	ldr	r1, [r3, #8]
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	4613      	mov	r3, r2
 8004640:	00db      	lsls	r3, r3, #3
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4403      	add	r3, r0
 8004648:	3328      	adds	r3, #40	@ 0x28
 800464a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68d9      	ldr	r1, [r3, #12]
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	4613      	mov	r3, r2
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	1a9b      	subs	r3, r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	4403      	add	r3, r0
 800465e:	332c      	adds	r3, #44	@ 0x2c
 8004660:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6919      	ldr	r1, [r3, #16]
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	4613      	mov	r3, r2
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	1a9b      	subs	r3, r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	4403      	add	r3, r0
 8004674:	3330      	adds	r3, #48	@ 0x30
 8004676:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f001 f866 	bl	800574c <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2b06      	cmp	r3, #6
 8004684:	d017      	beq.n	80046b6 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d113      	bne.n	80046b6 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	3301      	adds	r3, #1
 8004696:	01db      	lsls	r3, r3, #7
 8004698:	4413      	add	r3, r2
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	68f9      	ldr	r1, [r7, #12]
 80046a8:	6809      	ldr	r1, [r1, #0]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	3301      	adds	r3, #1
 80046b0:	01db      	lsls	r3, r3, #7
 80046b2:	440b      	add	r3, r1
 80046b4:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d101      	bne.n	80046ec <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 80046e8:	2302      	movs	r3, #2
 80046ea:	e020      	b.n	800472e <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_HRTIM_WaveformTimerControl+0x2a>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e019      	b.n	800472e <HAL_HRTIM_WaveformTimerControl+0x5e>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	68b9      	ldr	r1, [r7, #8]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fea6 	bl	8005460 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004714:	68b9      	ldr	r1, [r7, #8]
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f001 f818 	bl	800574c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef *pDeadTimeCfg)
{
 8004738:	b480      	push	{r7}
 800473a:	b087      	sub	sp, #28
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d101      	bne.n	8004754 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
    return HAL_BUSY;
 8004750:	2302      	movs	r3, #2
 8004752:	e067      	b.n	8004824 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800475a:	2b01      	cmp	r3, #1
 800475c:	d101      	bne.n	8004762 <HAL_HRTIM_DeadTimeConfig+0x2a>
 800475e:	2302      	movs	r3, #2
 8004760:	e060      	b.n	8004824 <HAL_HRTIM_DeadTimeConfig+0xec>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800477a:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004784:	697a      	ldr	r2, [r7, #20]
 8004786:	4313      	orrs	r3, r2
 8004788:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	4313      	orrs	r3, r2
 8004796:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	041a      	lsls	r2, r3, #16
 80047ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004830 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 80047bc:	4013      	ands	r3, r2
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	01db      	lsls	r3, r3, #7
 80047f6:	4413      	add	r3, r2
 80047f8:	33b8      	adds	r3, #184	@ 0xb8
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004834 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 80047fe:	4013      	ands	r3, r2
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	6811      	ldr	r1, [r2, #0]
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	431a      	orrs	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	01db      	lsls	r3, r3, #7
 800480c:	440b      	add	r3, r1
 800480e:	33b8      	adds	r3, #184	@ 0xb8
 8004810:	601a      	str	r2, [r3, #0]
               HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
               HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
               HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	371c      	adds	r7, #28
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	01ff0000 	.word	0x01ff0000
 8004834:	3c002000 	.word	0x3c002000

08004838 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef *pCompareCfg)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d101      	bne.n	8004856 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
    return HAL_BUSY;
 8004852:	2302      	movs	r3, #2
 8004854:	e157      	b.n	8004b06 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800485c:	2b01      	cmp	r3, #1
 800485e:	d101      	bne.n	8004864 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8004860:	2302      	movs	r3, #2
 8004862:	e150      	b.n	8004b06 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b06      	cmp	r3, #6
 8004878:	d140      	bne.n	80048fc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	3b01      	subs	r3, #1
 800487e:	2b07      	cmp	r3, #7
 8004880:	d82a      	bhi.n	80048d8 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8004882:	a201      	add	r2, pc, #4	@ (adr r2, 8004888 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	080048a9 	.word	0x080048a9
 800488c:	080048b5 	.word	0x080048b5
 8004890:	080048d9 	.word	0x080048d9
 8004894:	080048c1 	.word	0x080048c1
 8004898:	080048d9 	.word	0x080048d9
 800489c:	080048d9 	.word	0x080048d9
 80048a0:	080048d9 	.word	0x080048d9
 80048a4:	080048cd 	.word	0x080048cd
    {
      case HRTIM_COMPAREUNIT_1:
      {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	6812      	ldr	r2, [r2, #0]
 80048b0:	61da      	str	r2, [r3, #28]
        break;
 80048b2:	e01a      	b.n	80048ea <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_2:
      {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	6812      	ldr	r2, [r2, #0]
 80048bc:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 80048be:	e014      	b.n	80048ea <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	6812      	ldr	r2, [r2, #0]
 80048c8:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 80048ca:	e00e      	b.n	80048ea <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_4:
      {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 80048d6:	e008      	b.n	80048ea <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2207      	movs	r2, #7
 80048dc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 80048e8:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b07      	cmp	r3, #7
 80048f4:	f040 80fe 	bne.w	8004af4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e104      	b.n	8004b06 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3b01      	subs	r3, #1
 8004900:	2b07      	cmp	r3, #7
 8004902:	f200 80e3 	bhi.w	8004acc <HAL_HRTIM_WaveformCompareConfig+0x294>
 8004906:	a201      	add	r2, pc, #4	@ (adr r2, 800490c <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8004908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490c:	0800492d 	.word	0x0800492d
 8004910:	08004941 	.word	0x08004941
 8004914:	08004acd 	.word	0x08004acd
 8004918:	080049fd 	.word	0x080049fd
 800491c:	08004acd 	.word	0x08004acd
 8004920:	08004acd 	.word	0x08004acd
 8004924:	08004acd 	.word	0x08004acd
 8004928:	08004a11 	.word	0x08004a11
    {
      case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6819      	ldr	r1, [r3, #0]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	01db      	lsls	r3, r3, #7
 8004938:	440b      	add	r3, r1
 800493a:	339c      	adds	r3, #156	@ 0x9c
 800493c:	601a      	str	r2, [r3, #0]
        break;
 800493e:	e0d1      	b.n	8004ae4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6819      	ldr	r1, [r3, #0]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	01db      	lsls	r3, r3, #7
 800494c:	440b      	add	r3, r1
 800494e:	33a4      	adds	r3, #164	@ 0xa4
 8004950:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d03f      	beq.n	80049da <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	3301      	adds	r3, #1
 8004962:	01db      	lsls	r3, r3, #7
 8004964:	4413      	add	r3, r2
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	6811      	ldr	r1, [r2, #0]
 800496c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	3301      	adds	r3, #1
 8004974:	01db      	lsls	r3, r3, #7
 8004976:	440b      	add	r3, r1
 8004978:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	3301      	adds	r3, #1
 8004982:	01db      	lsls	r3, r3, #7
 8004984:	4413      	add	r3, r2
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	68f9      	ldr	r1, [r7, #12]
 800498e:	6809      	ldr	r1, [r1, #0]
 8004990:	431a      	orrs	r2, r3
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	3301      	adds	r3, #1
 8004996:	01db      	lsls	r3, r3, #7
 8004998:	440b      	add	r3, r1
 800499a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049a4:	d109      	bne.n	80049ba <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6819      	ldr	r1, [r3, #0]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	01db      	lsls	r3, r3, #7
 80049b2:	440b      	add	r3, r1
 80049b4:	339c      	adds	r3, #156	@ 0x9c
 80049b6:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
        break;
 80049b8:	e091      	b.n	8004ade <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80049c2:	f040 808c 	bne.w	8004ade <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6819      	ldr	r1, [r3, #0]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	689a      	ldr	r2, [r3, #8]
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	01db      	lsls	r3, r3, #7
 80049d2:	440b      	add	r3, r1
 80049d4:	33a8      	adds	r3, #168	@ 0xa8
 80049d6:	601a      	str	r2, [r3, #0]
        break;
 80049d8:	e081      	b.n	8004ade <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	3301      	adds	r3, #1
 80049e2:	01db      	lsls	r3, r3, #7
 80049e4:	4413      	add	r3, r2
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	6811      	ldr	r1, [r2, #0]
 80049ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	3301      	adds	r3, #1
 80049f4:	01db      	lsls	r3, r3, #7
 80049f6:	440b      	add	r3, r1
 80049f8:	601a      	str	r2, [r3, #0]
        break;
 80049fa:	e070      	b.n	8004ade <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6819      	ldr	r1, [r3, #0]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	01db      	lsls	r3, r3, #7
 8004a08:	440b      	add	r3, r1
 8004a0a:	33a8      	adds	r3, #168	@ 0xa8
 8004a0c:	601a      	str	r2, [r3, #0]
        break;
 8004a0e:	e069      	b.n	8004ae4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	01db      	lsls	r3, r3, #7
 8004a1c:	440b      	add	r3, r1
 8004a1e:	33ac      	adds	r3, #172	@ 0xac
 8004a20:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d03f      	beq.n	8004aaa <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	3301      	adds	r3, #1
 8004a32:	01db      	lsls	r3, r3, #7
 8004a34:	4413      	add	r3, r2
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	6811      	ldr	r1, [r2, #0]
 8004a3c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	3301      	adds	r3, #1
 8004a44:	01db      	lsls	r3, r3, #7
 8004a46:	440b      	add	r3, r1
 8004a48:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	3301      	adds	r3, #1
 8004a52:	01db      	lsls	r3, r3, #7
 8004a54:	4413      	add	r3, r2
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	68f9      	ldr	r1, [r7, #12]
 8004a60:	6809      	ldr	r1, [r1, #0]
 8004a62:	431a      	orrs	r2, r3
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	3301      	adds	r3, #1
 8004a68:	01db      	lsls	r3, r3, #7
 8004a6a:	440b      	add	r3, r1
 8004a6c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a76:	d109      	bne.n	8004a8c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6819      	ldr	r1, [r3, #0]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	01db      	lsls	r3, r3, #7
 8004a84:	440b      	add	r3, r1
 8004a86:	339c      	adds	r3, #156	@ 0x9c
 8004a88:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
        break;
 8004a8a:	e02a      	b.n	8004ae2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a94:	d125      	bne.n	8004ae2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6819      	ldr	r1, [r3, #0]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	689a      	ldr	r2, [r3, #8]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	01db      	lsls	r3, r3, #7
 8004aa2:	440b      	add	r3, r1
 8004aa4:	33a8      	adds	r3, #168	@ 0xa8
 8004aa6:	601a      	str	r2, [r3, #0]
        break;
 8004aa8:	e01b      	b.n	8004ae2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	01db      	lsls	r3, r3, #7
 8004ab4:	4413      	add	r3, r2
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	6811      	ldr	r1, [r2, #0]
 8004abc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	01db      	lsls	r3, r3, #7
 8004ac6:	440b      	add	r3, r1
 8004ac8:	601a      	str	r2, [r3, #0]
        break;
 8004aca:	e00a      	b.n	8004ae2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2207      	movs	r2, #7
 8004ad0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 8004adc:	e002      	b.n	8004ae4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 8004ade:	bf00      	nop
 8004ae0:	e000      	b.n	8004ae4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 8004ae2:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b07      	cmp	r3, #7
 8004aee:	d101      	bne.n	8004af4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e008      	b.n	8004b06 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3714      	adds	r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop

08004b14 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d101      	bne.n	8004b32 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e01d      	b.n	8004b6e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d101      	bne.n	8004b40 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	e016      	b.n	8004b6e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	68b9      	ldr	r1, [r7, #8]
 8004b56:	68f8      	ldr	r0, [r7, #12]
 8004b58:	f000 fd10 	bl	800557c <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t OutputsToStart)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d101      	bne.n	8004b8e <HAL_HRTIM_WaveformOutputStart+0x18>
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	e01a      	b.n	8004bc4 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2202      	movs	r2, #2
 8004b9a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_HRTIM_WaveformCountStart+0x18>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e018      	b.n	8004c1a <HAL_HRTIM_WaveformCountStart+0x4a>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6819      	ldr	r1, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
	...

08004c28 <HAL_HRTIM_WaveformCountStart_IT>:
  *       function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_IT(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timers)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_HRTIM_WaveformCountStart_IT+0x18>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e05b      	b.n	8004cf8 <HAL_HRTIM_WaveformCountStart_IT+0xd0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable HRTIM interrupts (if required) */
  __HAL_HRTIM_ENABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptRequests);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f8d3 1390 	ldr.w	r1, [r3, #912]	@ 0x390
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	f8c3 2390 	str.w	r2, [r3, #912]	@ 0x390

  /* Enable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d009      	beq.n	8004c84 <HAL_HRTIM_WaveformCountStart_IT+0x5c>
  {
    __HAL_HRTIM_MASTER_ENABLE_IT(hhrtim,
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68d9      	ldr	r1, [r3, #12]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	430a      	orrs	r2, r1
 8004c82:	60da      	str	r2, [r3, #12]
                                 hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
  }

  /* Enable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004c84:	2300      	movs	r3, #0
 8004c86:	73fb      	strb	r3, [r7, #15]
 8004c88:	e022      	b.n	8004cd0 <HAL_HRTIM_WaveformCountStart_IT+0xa8>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8004c8a:	7bfb      	ldrb	r3, [r7, #15]
 8004c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004d04 <HAL_HRTIM_WaveformCountStart_IT+0xdc>)
 8004c8e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	4013      	ands	r3, r2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d017      	beq.n	8004cca <HAL_HRTIM_WaveformCountStart_IT+0xa2>
    {
      __HAL_HRTIM_TIMER_ENABLE_IT(hhrtim,
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ca0:	01db      	lsls	r3, r3, #7
 8004ca2:	4413      	add	r3, r2
 8004ca4:	338c      	adds	r3, #140	@ 0x8c
 8004ca6:	6818      	ldr	r0, [r3, #0]
 8004ca8:	7bfa      	ldrb	r2, [r7, #15]
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	3320      	adds	r3, #32
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6819      	ldr	r1, [r3, #0]
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	4302      	orrs	r2, r0
 8004cc2:	01db      	lsls	r3, r3, #7
 8004cc4:	440b      	add	r3, r1
 8004cc6:	338c      	adds	r3, #140	@ 0x8c
 8004cc8:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b05      	cmp	r3, #5
 8004cd4:	d9d9      	bls.n	8004c8a <HAL_HRTIM_WaveformCountStart_IT+0x62>
                                  hhrtim->TimerParam[timer_idx].InterruptRequests);
    }
  }

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6819      	ldr	r1, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3714      	adds	r7, #20
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	20000010 	.word	0x20000010

08004d08 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2bff      	cmp	r3, #255	@ 0xff
 8004d16:	d103      	bne.n	8004d20 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fd85 	bl	8005828 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004d1e:	e00a      	b.n	8004d36 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	2b06      	cmp	r3, #6
 8004d24:	d103      	bne.n	8004d2e <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fe0e 	bl	8005948 <HRTIM_Master_ISR>
}
 8004d2c:	e003      	b.n	8004d36 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004d2e:	6839      	ldr	r1, [r7, #0]
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 fece 	bl	8005ad2 <HRTIM_Timer_ISR>
}
 8004d36:	bf00      	nop
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr

08004d7a <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
 8004e92:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8004eaa:	bf00      	nop
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
 8004ebe:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	b083      	sub	sp, #12
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8004f02:	bf00      	nop
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	b083      	sub	sp, #12
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b085      	sub	sp, #20
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
 8004f42:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 0307 	bic.w	r3, r3, #7
 8004f52:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f023 0318 	bic.w	r3, r3, #24
 8004f64:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	6812      	ldr	r2, [r2, #0]
 8004f80:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	6852      	ldr	r2, [r2, #4]
 8004f8a:	619a      	str	r2, [r3, #24]
}
 8004f8c:	bf00      	nop
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	3301      	adds	r3, #1
 8004fac:	01db      	lsls	r3, r3, #7
 8004fae:	4413      	add	r3, r2
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f023 0307 	bic.w	r3, r3, #7
 8004fba:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f023 0318 	bic.w	r3, r3, #24
 8004fcc:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	01db      	lsls	r3, r3, #7
 8004fe2:	4413      	add	r3, r2
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6819      	ldr	r1, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	01db      	lsls	r3, r3, #7
 8004ff4:	440b      	add	r3, r1
 8004ff6:	3394      	adds	r3, #148	@ 0x94
 8004ff8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6819      	ldr	r1, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	01db      	lsls	r3, r3, #7
 8005006:	440b      	add	r3, r1
 8005008:	3398      	adds	r3, #152	@ 0x98
 800500a:	601a      	str	r2, [r3, #0]
}
 800500c:	bf00      	nop
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005032:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0320 	bic.w	r3, r3, #32
 800503a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	4313      	orrs	r3, r2
 8005044:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800504c:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	2b20      	cmp	r3, #32
 8005054:	d003      	beq.n	800505e <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d108      	bne.n	8005070 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005064:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f043 0320 	orr.w	r3, r3, #32
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	e021      	b.n	80050b4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	2b03      	cmp	r3, #3
 8005076:	d108      	bne.n	800508a <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800507e:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	e014      	b.n	80050b4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	2b04      	cmp	r3, #4
 8005090:	d108      	bne.n	80050a4 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005098:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	e007      	b.n	80050b4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0320 	bic.w	r3, r3, #32
 80050aa:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050b2:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ba:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050cc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80050de:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80050f0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005102:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005116:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005128:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	4313      	orrs	r3, r2
 8005132:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005154:	b480      	push	{r7}
 8005156:	b08b      	sub	sp, #44	@ 0x2c
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	3301      	adds	r3, #1
 8005168:	01db      	lsls	r3, r3, #7
 800516a:	4413      	add	r3, r2
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	6811      	ldr	r1, [r2, #0]
 8005172:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	3301      	adds	r3, #1
 800517a:	01db      	lsls	r3, r3, #7
 800517c:	440b      	add	r3, r1
 800517e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	3301      	adds	r3, #1
 8005188:	01db      	lsls	r3, r3, #7
 800518a:	4413      	add	r3, r2
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	01db      	lsls	r3, r3, #7
 8005198:	4413      	add	r3, r2
 800519a:	33e8      	adds	r3, #232	@ 0xe8
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	01db      	lsls	r3, r3, #7
 80051a8:	4413      	add	r3, r2
 80051aa:	33e4      	adds	r3, #228	@ 0xe4
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80051b8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80051ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051bc:	f023 0320 	bic.w	r3, r3, #32
 80051c0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c8:	4313      	orrs	r3, r2
 80051ca:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d003      	beq.n	80051dc <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d108      	bne.n	80051ee <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80051dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051de:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 80051e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e6:	f043 0320 	orr.w	r3, r3, #32
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80051ec:	e021      	b.n	8005232 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	2b03      	cmp	r3, #3
 80051f4:	d108      	bne.n	8005208 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005204:	627b      	str	r3, [r7, #36]	@ 0x24
 8005206:	e014      	b.n	8005232 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	2b04      	cmp	r3, #4
 800520e:	d108      	bne.n	8005222 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8005210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005212:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005216:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005220:	e007      	b.n	8005232 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	f023 0320 	bic.w	r3, r3, #32
 8005228:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005240:	4313      	orrs	r3, r2
 8005242:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005252:	4313      	orrs	r3, r2
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005258:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800525c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005264:	4313      	orrs	r3, r2
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800526e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005276:	4313      	orrs	r3, r2
 8005278:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005280:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005288:	4313      	orrs	r3, r2
 800528a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005292:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005298:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800529c:	d103      	bne.n	80052a6 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b4:	4313      	orrs	r3, r2
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052be:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c6:	4313      	orrs	r3, r2
 80052c8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80052d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052dc:	4313      	orrs	r3, r2
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052e6:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052f0:	69ba      	ldr	r2, [r7, #24]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052fc:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	4313      	orrs	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800530e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005314:	6a3a      	ldr	r2, [r7, #32]
 8005316:	4313      	orrs	r3, r2
 8005318:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800531e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005322:	d004      	beq.n	800532e <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005328:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800532c:	d103      	bne.n	8005336 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005332:	2b40      	cmp	r3, #64	@ 0x40
 8005334:	d108      	bne.n	8005348 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 800533c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005342:	6a3a      	ldr	r2, [r7, #32]
 8005344:	4313      	orrs	r3, r2
 8005346:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005348:	6a3b      	ldr	r3, [r7, #32]
 800534a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800534e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005354:	6a3a      	ldr	r2, [r7, #32]
 8005356:	4313      	orrs	r3, r2
 8005358:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535e:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2b05      	cmp	r3, #5
 8005364:	d850      	bhi.n	8005408 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8005366:	a201      	add	r2, pc, #4	@ (adr r2, 800536c <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536c:	08005385 	.word	0x08005385
 8005370:	0800539b 	.word	0x0800539b
 8005374:	080053b1 	.word	0x080053b1
 8005378:	080053c7 	.word	0x080053c7
 800537c:	080053dd 	.word	0x080053dd
 8005380:	080053f3 	.word	0x080053f3
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800538a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	69fa      	ldr	r2, [r7, #28]
 8005394:	4313      	orrs	r3, r2
 8005396:	61fb      	str	r3, [r7, #28]
      break;
 8005398:	e037      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053a0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	61fb      	str	r3, [r7, #28]
      break;
 80053ae:	e02c      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80053b6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	69fa      	ldr	r2, [r7, #28]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	61fb      	str	r3, [r7, #28]
      break;
 80053c4:	e021      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80053cc:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	69fa      	ldr	r2, [r7, #28]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	61fb      	str	r3, [r7, #28]
      break;
 80053da:	e016      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053e2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e8:	015b      	lsls	r3, r3, #5
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	61fb      	str	r3, [r7, #28]
      break;
 80053f0:	e00b      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80053f8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053fe:	019b      	lsls	r3, r3, #6
 8005400:	69fa      	ldr	r2, [r7, #28]
 8005402:	4313      	orrs	r3, r2
 8005404:	61fb      	str	r3, [r7, #28]
      break;
 8005406:	e000      	b.n	800540a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8005408:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	3301      	adds	r3, #1
 8005412:	01db      	lsls	r3, r3, #7
 8005414:	4413      	add	r3, r2
 8005416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005418:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	01db      	lsls	r3, r3, #7
 8005422:	4413      	add	r3, r2
 8005424:	33e8      	adds	r3, #232	@ 0xe8
 8005426:	69ba      	ldr	r2, [r7, #24]
 8005428:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	01db      	lsls	r3, r3, #7
 8005432:	4413      	add	r3, r2
 8005434:	33e4      	adds	r3, #228	@ 0xe4
 8005436:	6a3a      	ldr	r2, [r7, #32]
 8005438:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	01db      	lsls	r3, r3, #7
 8005442:	4413      	add	r3, r2
 8005444:	33d4      	adds	r3, #212	@ 0xd4
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	69fa      	ldr	r2, [r7, #28]
 8005450:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005454:	bf00      	nop
 8005456:	372c      	adds	r7, #44	@ 0x2c
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	01db      	lsls	r3, r3, #7
 8005474:	4413      	add	r3, r2
 8005476:	33ec      	adds	r3, #236	@ 0xec
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f023 0310 	bic.w	r3, r3, #16
 8005482:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005496:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054a8:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	697a      	ldr	r2, [r7, #20]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80054ba:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d11a      	bne.n	8005504 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f023 0304 	bic.w	r3, r3, #4
 80054d4:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	f023 0302 	bic.w	r3, r3, #2
 80054e6:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f023 0301 	bic.w	r3, r3, #1
 80054f8:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4313      	orrs	r3, r2
 8005502:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	01db      	lsls	r3, r3, #7
 800550c:	4413      	add	r3, r2
 800550e:	33ec      	adds	r3, #236	@ 0xec
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	601a      	str	r2, [r3, #0]

}
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HRTIM_TimingUnitRollOver_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitRollOver_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             uint32_t pRollOverMode)
{
 8005520:	b480      	push	{r7}
 8005522:	b087      	sub	sp, #28
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	01db      	lsls	r3, r3, #7
 8005534:	4413      	add	r3, r2
 8005536:	33ec      	adds	r3, #236	@ 0xec
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	617b      	str	r3, [r7, #20]

  if ((hrtim_timcr2 & HRTIM_TIMCR2_UDM) != 0U)
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f003 0310 	and.w	r3, r3, #16
 8005542:	2b00      	cmp	r3, #0
 8005544:	d014      	beq.n	8005570 <HRTIM_TimingUnitRollOver_Config+0x50>
  {
    /* xxROM bitfield must be reset before programming a new value */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800554c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005550:	617b      	str	r3, [r7, #20]
                      HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    /* Update the HRTIM TIMxCR2 register */
    hrtim_timcr2 |= pRollOverMode & (HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	f64f 73c0 	movw	r3, #65472	@ 0xffc0
 8005558:	4013      	ands	r3, r2
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]
                                     HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2 = hrtim_timcr2;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	01db      	lsls	r3, r3, #7
 8005568:	4413      	add	r3, r2
 800556a:	33ec      	adds	r3, #236	@ 0xec
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	601a      	str	r2, [r3, #0]
  }
}
 8005570:	bf00      	nop
 8005572:	371c      	adds	r7, #28
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 800557c:	b480      	push	{r7}
 800557e:	b089      	sub	sp, #36	@ 0x24
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
 8005588:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	01db      	lsls	r3, r3, #7
 8005596:	4413      	add	r3, r2
 8005598:	33e4      	adds	r3, #228	@ 0xe4
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	01db      	lsls	r3, r3, #7
 80055a6:	4413      	add	r3, r2
 80055a8:	33b8      	adds	r3, #184	@ 0xb8
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	617b      	str	r3, [r7, #20]

  switch (Output)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b4:	d05d      	beq.n	8005672 <HRTIM_OutputConfig+0xf6>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055bc:	d86e      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c4:	d042      	beq.n	800564c <HRTIM_OutputConfig+0xd0>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055cc:	d866      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d4:	d04d      	beq.n	8005672 <HRTIM_OutputConfig+0xf6>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055dc:	d85e      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e4:	d032      	beq.n	800564c <HRTIM_OutputConfig+0xd0>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ec:	d856      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b80      	cmp	r3, #128	@ 0x80
 80055f2:	d03e      	beq.n	8005672 <HRTIM_OutputConfig+0xf6>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b80      	cmp	r3, #128	@ 0x80
 80055f8:	d850      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b40      	cmp	r3, #64	@ 0x40
 80055fe:	d025      	beq.n	800564c <HRTIM_OutputConfig+0xd0>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b40      	cmp	r3, #64	@ 0x40
 8005604:	d84a      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d01f      	beq.n	800564c <HRTIM_OutputConfig+0xd0>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d044      	beq.n	800569c <HRTIM_OutputConfig+0x120>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b20      	cmp	r3, #32
 8005616:	d841      	bhi.n	800569c <HRTIM_OutputConfig+0x120>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d33e      	bcc.n	800569c <HRTIM_OutputConfig+0x120>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	3b02      	subs	r3, #2
 8005622:	2201      	movs	r2, #1
 8005624:	409a      	lsls	r2, r3
 8005626:	4b48      	ldr	r3, [pc, #288]	@ (8005748 <HRTIM_OutputConfig+0x1cc>)
 8005628:	4013      	ands	r3, r2
 800562a:	2b00      	cmp	r3, #0
 800562c:	bf14      	ite	ne
 800562e:	2301      	movne	r3, #1
 8005630:	2300      	moveq	r3, #0
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d11c      	bne.n	8005672 <HRTIM_OutputConfig+0xf6>
 8005638:	f244 0304 	movw	r3, #16388	@ 0x4004
 800563c:	4013      	ands	r3, r2
 800563e:	2b00      	cmp	r3, #0
 8005640:	bf14      	ite	ne
 8005642:	2301      	movne	r3, #1
 8005644:	2300      	moveq	r3, #0
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d027      	beq.n	800569c <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6819      	ldr	r1, [r3, #0]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	01db      	lsls	r3, r3, #7
 8005658:	440b      	add	r3, r1
 800565a:	33bc      	adds	r3, #188	@ 0xbc
 800565c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6819      	ldr	r1, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	689a      	ldr	r2, [r3, #8]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	01db      	lsls	r3, r3, #7
 800566a:	440b      	add	r3, r1
 800566c:	33c0      	adds	r3, #192	@ 0xc0
 800566e:	601a      	str	r2, [r3, #0]
      break;
 8005670:	e015      	b.n	800569e <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6819      	ldr	r1, [r3, #0]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	01db      	lsls	r3, r3, #7
 800567e:	440b      	add	r3, r1
 8005680:	33c4      	adds	r3, #196	@ 0xc4
 8005682:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6819      	ldr	r1, [r3, #0]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	01db      	lsls	r3, r3, #7
 8005690:	440b      	add	r3, r1
 8005692:	33c8      	adds	r3, #200	@ 0xc8
 8005694:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005696:	2310      	movs	r3, #16
 8005698:	61bb      	str	r3, [r7, #24]
      break;
 800569a:	e000      	b.n	800569e <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 800569c:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800569e:	22fe      	movs	r2, #254	@ 0xfe
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80056a6:	43db      	mvns	r3, r3
 80056a8:	69fa      	ldr	r2, [r7, #28]
 80056aa:	4013      	ands	r3, r2
 80056ac:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	fa02 f303 	lsl.w	r3, r2, r3
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	fa02 f303 	lsl.w	r3, r2, r3
 80056c8:	69fa      	ldr	r2, [r7, #28]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	691a      	ldr	r2, [r3, #16]
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	fa02 f303 	lsl.w	r3, r2, r3
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	4313      	orrs	r3, r2
 80056dc:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	fa02 f303 	lsl.w	r3, r2, r3
 80056e8:	69fa      	ldr	r2, [r7, #28]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	699a      	ldr	r2, [r3, #24]
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	69fa      	ldr	r2, [r7, #28]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	2b08      	cmp	r3, #8
 8005704:	d111      	bne.n	800572a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10c      	bne.n	800572a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005716:	2b00      	cmp	r3, #0
 8005718:	d107      	bne.n	800572a <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	69da      	ldr	r2, [r3, #28]
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	fa02 f303 	lsl.w	r3, r2, r3
 8005724:	69fa      	ldr	r2, [r7, #28]
 8005726:	4313      	orrs	r3, r2
 8005728:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	01db      	lsls	r3, r3, #7
 8005732:	4413      	add	r3, r2
 8005734:	33e4      	adds	r3, #228	@ 0xe4
 8005736:	69fa      	ldr	r2, [r7, #28]
 8005738:	601a      	str	r2, [r3, #0]
}
 800573a:	bf00      	nop
 800573c:	3724      	adds	r7, #36	@ 0x24
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40000041 	.word	0x40000041

0800574c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b06      	cmp	r3, #6
 800575a:	d85e      	bhi.n	800581a <HRTIM_ForceRegistersUpdate+0xce>
 800575c:	a201      	add	r2, pc, #4	@ (adr r2, 8005764 <HRTIM_ForceRegistersUpdate+0x18>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	08005797 	.word	0x08005797
 8005768:	080057ad 	.word	0x080057ad
 800576c:	080057c3 	.word	0x080057c3
 8005770:	080057d9 	.word	0x080057d9
 8005774:	080057ef 	.word	0x080057ef
 8005778:	08005805 	.word	0x08005805
 800577c:	08005781 	.word	0x08005781
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0201 	orr.w	r2, r2, #1
 8005790:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005794:	e042      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0202 	orr.w	r2, r2, #2
 80057a6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80057aa:	e037      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f042 0204 	orr.w	r2, r2, #4
 80057bc:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80057c0:	e02c      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0208 	orr.w	r2, r2, #8
 80057d2:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80057d6:	e021      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f042 0210 	orr.w	r2, r2, #16
 80057e8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80057ec:	e016      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0220 	orr.w	r2, r2, #32
 80057fe:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005802:	e00b      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005814:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005818:	e000      	b.n	800581c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 800581a:	bf00      	nop
  }
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005838:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005842:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00c      	beq.n	8005868 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2201      	movs	r2, #1
 800585e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7ff fa6b 	bl	8004d3e <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2202      	movs	r2, #2
 8005882:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7ff fa63 	bl	8004d52 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f003 0304 	and.w	r3, r3, #4
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2204      	movs	r2, #4
 80058a6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7ff fa5b 	bl	8004d66 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f003 0308 	and.w	r3, r3, #8
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2208      	movs	r2, #8
 80058ca:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7ff fa53 	bl	8004d7a <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f003 0310 	and.w	r3, r3, #16
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00c      	beq.n	80058f8 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d007      	beq.n	80058f8 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2210      	movs	r2, #16
 80058ee:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff fa4b 	bl	8004d8e <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00c      	beq.n	800591c <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2240      	movs	r2, #64	@ 0x40
 8005912:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7ff fa43 	bl	8004da2 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00c      	beq.n	8005940 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f003 0320 	and.w	r3, r3, #32
 800592c:	2b00      	cmp	r3, #0
 800592e:	d007      	beq.n	8005940 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2220      	movs	r2, #32
 8005936:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7ff fa3b 	bl	8004db6 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005958:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005962:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d015      	beq.n	80059aa <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d010      	beq.n	80059aa <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005990:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7ff fa10 	bl	8004dca <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00d      	beq.n	80059d0 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d008      	beq.n	80059d0 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80059c6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff fa07 	bl	8004dde <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00c      	beq.n	80059f4 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d007      	beq.n	80059f4 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2201      	movs	r2, #1
 80059ea:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80059ec:	2106      	movs	r1, #6
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7ff fa1f 	bl	8004e32 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00c      	beq.n	8005a18 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f003 0302 	and.w	r3, r3, #2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d007      	beq.n	8005a18 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005a10:	2106      	movs	r1, #6
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f7ff fa18 	bl	8004e48 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f003 0304 	and.w	r3, r3, #4
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00c      	beq.n	8005a3c <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	f003 0304 	and.w	r3, r3, #4
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d007      	beq.n	8005a3c <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2204      	movs	r2, #4
 8005a32:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005a34:	2106      	movs	r1, #6
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7ff fa11 	bl	8004e5e <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f003 0308 	and.w	r3, r3, #8
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00c      	beq.n	8005a60 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	f003 0308 	and.w	r3, r3, #8
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d007      	beq.n	8005a60 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2208      	movs	r2, #8
 8005a56:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005a58:	2106      	movs	r1, #6
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f7ff fa0a 	bl	8004e74 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00c      	beq.n	8005a84 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d007      	beq.n	8005a84 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2210      	movs	r2, #16
 8005a7a:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005a7c:	2106      	movs	r1, #6
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7ff f9cc 	bl	8004e1c <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f003 0320 	and.w	r3, r3, #32
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00b      	beq.n	8005aa6 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d006      	beq.n	8005aa6 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7ff f9a6 	bl	8004df2 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00c      	beq.n	8005aca <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d007      	beq.n	8005aca <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2240      	movs	r2, #64	@ 0x40
 8005ac0:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005ac2:	2106      	movs	r1, #6
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff f99e 	bl	8004e06 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aca:	bf00      	nop
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b084      	sub	sp, #16
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
 8005ada:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	01db      	lsls	r3, r3, #7
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3304      	adds	r3, #4
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	01db      	lsls	r3, r3, #7
 8005af6:	4413      	add	r3, r2
 8005af8:	338c      	adds	r3, #140	@ 0x8c
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d010      	beq.n	8005b2a <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00b      	beq.n	8005b2a <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	01db      	lsls	r3, r3, #7
 8005b1a:	4413      	add	r3, r2
 8005b1c:	3388      	adds	r3, #136	@ 0x88
 8005b1e:	2201      	movs	r2, #1
 8005b20:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005b22:	6839      	ldr	r1, [r7, #0]
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7ff f984 	bl	8004e32 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d010      	beq.n	8005b56 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	01db      	lsls	r3, r3, #7
 8005b46:	4413      	add	r3, r2
 8005b48:	3388      	adds	r3, #136	@ 0x88
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005b4e:	6839      	ldr	r1, [r7, #0]
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f7ff f979 	bl	8004e48 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d010      	beq.n	8005b82 <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f003 0304 	and.w	r3, r3, #4
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00b      	beq.n	8005b82 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	01db      	lsls	r3, r3, #7
 8005b72:	4413      	add	r3, r2
 8005b74:	3388      	adds	r3, #136	@ 0x88
 8005b76:	2204      	movs	r2, #4
 8005b78:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005b7a:	6839      	ldr	r1, [r7, #0]
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f7ff f96e 	bl	8004e5e <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f003 0308 	and.w	r3, r3, #8
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d010      	beq.n	8005bae <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f003 0308 	and.w	r3, r3, #8
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00b      	beq.n	8005bae <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	01db      	lsls	r3, r3, #7
 8005b9e:	4413      	add	r3, r2
 8005ba0:	3388      	adds	r3, #136	@ 0x88
 8005ba2:	2208      	movs	r2, #8
 8005ba4:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005ba6:	6839      	ldr	r1, [r7, #0]
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f7ff f963 	bl	8004e74 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f003 0310 	and.w	r3, r3, #16
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d010      	beq.n	8005bda <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f003 0310 	and.w	r3, r3, #16
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	01db      	lsls	r3, r3, #7
 8005bca:	4413      	add	r3, r2
 8005bcc:	3388      	adds	r3, #136	@ 0x88
 8005bce:	2210      	movs	r2, #16
 8005bd0:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8005bd2:	6839      	ldr	r1, [r7, #0]
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f7ff f921 	bl	8004e1c <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d010      	beq.n	8005c06 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00b      	beq.n	8005c06 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	01db      	lsls	r3, r3, #7
 8005bf6:	4413      	add	r3, r2
 8005bf8:	3388      	adds	r3, #136	@ 0x88
 8005bfa:	2240      	movs	r2, #64	@ 0x40
 8005bfc:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005bfe:	6839      	ldr	r1, [r7, #0]
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7ff f900 	bl	8004e06 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d010      	beq.n	8005c32 <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00b      	beq.n	8005c32 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	01db      	lsls	r3, r3, #7
 8005c22:	4413      	add	r3, r2
 8005c24:	3388      	adds	r3, #136	@ 0x88
 8005c26:	2280      	movs	r2, #128	@ 0x80
 8005c28:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005c2a:	6839      	ldr	r1, [r7, #0]
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff f92c 	bl	8004e8a <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d011      	beq.n	8005c60 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00c      	beq.n	8005c60 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	01db      	lsls	r3, r3, #7
 8005c4e:	4413      	add	r3, r2
 8005c50:	3388      	adds	r3, #136	@ 0x88
 8005c52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c56:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7ff f920 	bl	8004ea0 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d011      	beq.n	8005c8e <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00c      	beq.n	8005c8e <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	01db      	lsls	r3, r3, #7
 8005c7c:	4413      	add	r3, r2
 8005c7e:	3388      	adds	r3, #136	@ 0x88
 8005c80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c84:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005c86:	6839      	ldr	r1, [r7, #0]
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f7ff f92a 	bl	8004ee2 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d011      	beq.n	8005cbc <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00c      	beq.n	8005cbc <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	01db      	lsls	r3, r3, #7
 8005caa:	4413      	add	r3, r2
 8005cac:	3388      	adds	r3, #136	@ 0x88
 8005cae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cb2:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005cb4:	6839      	ldr	r1, [r7, #0]
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff f91e 	bl	8004ef8 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d011      	beq.n	8005cea <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00c      	beq.n	8005cea <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	01db      	lsls	r3, r3, #7
 8005cd8:	4413      	add	r3, r2
 8005cda:	3388      	adds	r3, #136	@ 0x88
 8005cdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ce0:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005ce2:	6839      	ldr	r1, [r7, #0]
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f7ff f912 	bl	8004f0e <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d011      	beq.n	8005d18 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00c      	beq.n	8005d18 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	01db      	lsls	r3, r3, #7
 8005d06:	4413      	add	r3, r2
 8005d08:	3388      	adds	r3, #136	@ 0x88
 8005d0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005d0e:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005d10:	6839      	ldr	r1, [r7, #0]
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7ff f906 	bl	8004f24 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d011      	beq.n	8005d46 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00c      	beq.n	8005d46 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	01db      	lsls	r3, r3, #7
 8005d34:	4413      	add	r3, r2
 8005d36:	3388      	adds	r3, #136	@ 0x88
 8005d38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005d3c:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005d3e:	6839      	ldr	r1, [r7, #0]
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f7ff f8c3 	bl	8004ecc <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d011      	beq.n	8005d74 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00c      	beq.n	8005d74 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	01db      	lsls	r3, r3, #7
 8005d62:	4413      	add	r3, r2
 8005d64:	3388      	adds	r3, #136	@ 0x88
 8005d66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005d6a:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7ff f8a1 	bl	8004eb6 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d74:	bf00      	nop
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d141      	bne.n	8005e0e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005d8a:	4b4b      	ldr	r3, [pc, #300]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d96:	d131      	bne.n	8005dfc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d98:	4b47      	ldr	r3, [pc, #284]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d9e:	4a46      	ldr	r2, [pc, #280]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005da4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005da8:	4b43      	ldr	r3, [pc, #268]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005db0:	4a41      	ldr	r2, [pc, #260]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005db2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005db6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005db8:	4b40      	ldr	r3, [pc, #256]	@ (8005ebc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2232      	movs	r2, #50	@ 0x32
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	4a3f      	ldr	r2, [pc, #252]	@ (8005ec0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc8:	0c9b      	lsrs	r3, r3, #18
 8005dca:	3301      	adds	r3, #1
 8005dcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dce:	e002      	b.n	8005dd6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dd6:	4b38      	ldr	r3, [pc, #224]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005de2:	d102      	bne.n	8005dea <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1f2      	bne.n	8005dd0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005dea:	4b33      	ldr	r3, [pc, #204]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005df6:	d158      	bne.n	8005eaa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e057      	b.n	8005eac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005dfc:	4b2e      	ldr	r3, [pc, #184]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e02:	4a2d      	ldr	r2, [pc, #180]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e0c:	e04d      	b.n	8005eaa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e14:	d141      	bne.n	8005e9a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e16:	4b28      	ldr	r3, [pc, #160]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e22:	d131      	bne.n	8005e88 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e24:	4b24      	ldr	r3, [pc, #144]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e2a:	4a23      	ldr	r2, [pc, #140]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e34:	4b20      	ldr	r3, [pc, #128]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e3c:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e44:	4b1d      	ldr	r3, [pc, #116]	@ (8005ebc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2232      	movs	r2, #50	@ 0x32
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	4a1c      	ldr	r2, [pc, #112]	@ (8005ec0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	0c9b      	lsrs	r3, r3, #18
 8005e56:	3301      	adds	r3, #1
 8005e58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e5a:	e002      	b.n	8005e62 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e62:	4b15      	ldr	r3, [pc, #84]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e6e:	d102      	bne.n	8005e76 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f2      	bne.n	8005e5c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e76:	4b10      	ldr	r3, [pc, #64]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e82:	d112      	bne.n	8005eaa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e011      	b.n	8005eac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e88:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e98:	e007      	b.n	8005eaa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e9a:	4b07      	ldr	r3, [pc, #28]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005ea2:	4a05      	ldr	r2, [pc, #20]	@ (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ea4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ea8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr
 8005eb8:	40007000 	.word	0x40007000
 8005ebc:	20000004 	.word	0x20000004
 8005ec0:	431bde83 	.word	0x431bde83

08005ec4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005ec8:	4b05      	ldr	r3, [pc, #20]	@ (8005ee0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	4a04      	ldr	r2, [pc, #16]	@ (8005ee0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005ece:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ed2:	6093      	str	r3, [r2, #8]
}
 8005ed4:	bf00      	nop
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40007000 	.word	0x40007000

08005ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b088      	sub	sp, #32
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e2fe      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d075      	beq.n	8005fee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f02:	4b97      	ldr	r3, [pc, #604]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f003 030c 	and.w	r3, r3, #12
 8005f0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f0c:	4b94      	ldr	r3, [pc, #592]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	f003 0303 	and.w	r3, r3, #3
 8005f14:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	2b0c      	cmp	r3, #12
 8005f1a:	d102      	bne.n	8005f22 <HAL_RCC_OscConfig+0x3e>
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	2b03      	cmp	r3, #3
 8005f20:	d002      	beq.n	8005f28 <HAL_RCC_OscConfig+0x44>
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b08      	cmp	r3, #8
 8005f26:	d10b      	bne.n	8005f40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f28:	4b8d      	ldr	r3, [pc, #564]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d05b      	beq.n	8005fec <HAL_RCC_OscConfig+0x108>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d157      	bne.n	8005fec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e2d9      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f48:	d106      	bne.n	8005f58 <HAL_RCC_OscConfig+0x74>
 8005f4a:	4b85      	ldr	r3, [pc, #532]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a84      	ldr	r2, [pc, #528]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f54:	6013      	str	r3, [r2, #0]
 8005f56:	e01d      	b.n	8005f94 <HAL_RCC_OscConfig+0xb0>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f60:	d10c      	bne.n	8005f7c <HAL_RCC_OscConfig+0x98>
 8005f62:	4b7f      	ldr	r3, [pc, #508]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a7e      	ldr	r2, [pc, #504]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	4b7c      	ldr	r3, [pc, #496]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a7b      	ldr	r2, [pc, #492]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f78:	6013      	str	r3, [r2, #0]
 8005f7a:	e00b      	b.n	8005f94 <HAL_RCC_OscConfig+0xb0>
 8005f7c:	4b78      	ldr	r3, [pc, #480]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a77      	ldr	r2, [pc, #476]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	4b75      	ldr	r3, [pc, #468]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a74      	ldr	r2, [pc, #464]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d013      	beq.n	8005fc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f9c:	f7fb fd5a 	bl	8001a54 <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fa2:	e008      	b.n	8005fb6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fa4:	f7fb fd56 	bl	8001a54 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b64      	cmp	r3, #100	@ 0x64
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e29e      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fb6:	4b6a      	ldr	r3, [pc, #424]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d0f0      	beq.n	8005fa4 <HAL_RCC_OscConfig+0xc0>
 8005fc2:	e014      	b.n	8005fee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc4:	f7fb fd46 	bl	8001a54 <HAL_GetTick>
 8005fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fca:	e008      	b.n	8005fde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fcc:	f7fb fd42 	bl	8001a54 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b64      	cmp	r3, #100	@ 0x64
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e28a      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fde:	4b60      	ldr	r3, [pc, #384]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1f0      	bne.n	8005fcc <HAL_RCC_OscConfig+0xe8>
 8005fea:	e000      	b.n	8005fee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d075      	beq.n	80060e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ffa:	4b59      	ldr	r3, [pc, #356]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f003 030c 	and.w	r3, r3, #12
 8006002:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006004:	4b56      	ldr	r3, [pc, #344]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f003 0303 	and.w	r3, r3, #3
 800600c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	2b0c      	cmp	r3, #12
 8006012:	d102      	bne.n	800601a <HAL_RCC_OscConfig+0x136>
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	2b02      	cmp	r3, #2
 8006018:	d002      	beq.n	8006020 <HAL_RCC_OscConfig+0x13c>
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	2b04      	cmp	r3, #4
 800601e:	d11f      	bne.n	8006060 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006020:	4b4f      	ldr	r3, [pc, #316]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006028:	2b00      	cmp	r3, #0
 800602a:	d005      	beq.n	8006038 <HAL_RCC_OscConfig+0x154>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e25d      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006038:	4b49      	ldr	r3, [pc, #292]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	061b      	lsls	r3, r3, #24
 8006046:	4946      	ldr	r1, [pc, #280]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006048:	4313      	orrs	r3, r2
 800604a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800604c:	4b45      	ldr	r3, [pc, #276]	@ (8006164 <HAL_RCC_OscConfig+0x280>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4618      	mov	r0, r3
 8006052:	f7fb fcb3 	bl	80019bc <HAL_InitTick>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d043      	beq.n	80060e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e249      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d023      	beq.n	80060b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006068:	4b3d      	ldr	r3, [pc, #244]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a3c      	ldr	r2, [pc, #240]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 800606e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006074:	f7fb fcee 	bl	8001a54 <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800607a:	e008      	b.n	800608e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800607c:	f7fb fcea 	bl	8001a54 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e232      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800608e:	4b34      	ldr	r3, [pc, #208]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0f0      	beq.n	800607c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609a:	4b31      	ldr	r3, [pc, #196]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	061b      	lsls	r3, r3, #24
 80060a8:	492d      	ldr	r1, [pc, #180]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	604b      	str	r3, [r1, #4]
 80060ae:	e01a      	b.n	80060e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 80060b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060bc:	f7fb fcca 	bl	8001a54 <HAL_GetTick>
 80060c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060c2:	e008      	b.n	80060d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060c4:	f7fb fcc6 	bl	8001a54 <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d901      	bls.n	80060d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e20e      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060d6:	4b22      	ldr	r3, [pc, #136]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1f0      	bne.n	80060c4 <HAL_RCC_OscConfig+0x1e0>
 80060e2:	e000      	b.n	80060e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0308 	and.w	r3, r3, #8
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d041      	beq.n	8006176 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d01c      	beq.n	8006134 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060fa:	4b19      	ldr	r3, [pc, #100]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 80060fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006100:	4a17      	ldr	r2, [pc, #92]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006102:	f043 0301 	orr.w	r3, r3, #1
 8006106:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800610a:	f7fb fca3 	bl	8001a54 <HAL_GetTick>
 800610e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006110:	e008      	b.n	8006124 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006112:	f7fb fc9f 	bl	8001a54 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d901      	bls.n	8006124 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e1e7      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006124:	4b0e      	ldr	r3, [pc, #56]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0ef      	beq.n	8006112 <HAL_RCC_OscConfig+0x22e>
 8006132:	e020      	b.n	8006176 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006134:	4b0a      	ldr	r3, [pc, #40]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 8006136:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800613a:	4a09      	ldr	r2, [pc, #36]	@ (8006160 <HAL_RCC_OscConfig+0x27c>)
 800613c:	f023 0301 	bic.w	r3, r3, #1
 8006140:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006144:	f7fb fc86 	bl	8001a54 <HAL_GetTick>
 8006148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800614a:	e00d      	b.n	8006168 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800614c:	f7fb fc82 	bl	8001a54 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	2b02      	cmp	r3, #2
 8006158:	d906      	bls.n	8006168 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e1ca      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
 800615e:	bf00      	nop
 8006160:	40021000 	.word	0x40021000
 8006164:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006168:	4b8c      	ldr	r3, [pc, #560]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800616a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1ea      	bne.n	800614c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0304 	and.w	r3, r3, #4
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 80a6 	beq.w	80062d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006184:	2300      	movs	r3, #0
 8006186:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006188:	4b84      	ldr	r3, [pc, #528]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800618a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800618c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_RCC_OscConfig+0x2b4>
 8006194:	2301      	movs	r3, #1
 8006196:	e000      	b.n	800619a <HAL_RCC_OscConfig+0x2b6>
 8006198:	2300      	movs	r3, #0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00d      	beq.n	80061ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800619e:	4b7f      	ldr	r3, [pc, #508]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80061a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a2:	4a7e      	ldr	r2, [pc, #504]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80061a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80061aa:	4b7c      	ldr	r3, [pc, #496]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80061ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80061b6:	2301      	movs	r3, #1
 80061b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061ba:	4b79      	ldr	r3, [pc, #484]	@ (80063a0 <HAL_RCC_OscConfig+0x4bc>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d118      	bne.n	80061f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061c6:	4b76      	ldr	r3, [pc, #472]	@ (80063a0 <HAL_RCC_OscConfig+0x4bc>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a75      	ldr	r2, [pc, #468]	@ (80063a0 <HAL_RCC_OscConfig+0x4bc>)
 80061cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061d2:	f7fb fc3f 	bl	8001a54 <HAL_GetTick>
 80061d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061da:	f7fb fc3b 	bl	8001a54 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e183      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061ec:	4b6c      	ldr	r3, [pc, #432]	@ (80063a0 <HAL_RCC_OscConfig+0x4bc>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0f0      	beq.n	80061da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d108      	bne.n	8006212 <HAL_RCC_OscConfig+0x32e>
 8006200:	4b66      	ldr	r3, [pc, #408]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006206:	4a65      	ldr	r2, [pc, #404]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006208:	f043 0301 	orr.w	r3, r3, #1
 800620c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006210:	e024      	b.n	800625c <HAL_RCC_OscConfig+0x378>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	2b05      	cmp	r3, #5
 8006218:	d110      	bne.n	800623c <HAL_RCC_OscConfig+0x358>
 800621a:	4b60      	ldr	r3, [pc, #384]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800621c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006220:	4a5e      	ldr	r2, [pc, #376]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006222:	f043 0304 	orr.w	r3, r3, #4
 8006226:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800622a:	4b5c      	ldr	r3, [pc, #368]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800622c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006230:	4a5a      	ldr	r2, [pc, #360]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800623a:	e00f      	b.n	800625c <HAL_RCC_OscConfig+0x378>
 800623c:	4b57      	ldr	r3, [pc, #348]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800623e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006242:	4a56      	ldr	r2, [pc, #344]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006244:	f023 0301 	bic.w	r3, r3, #1
 8006248:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800624c:	4b53      	ldr	r3, [pc, #332]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800624e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006252:	4a52      	ldr	r2, [pc, #328]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006254:	f023 0304 	bic.w	r3, r3, #4
 8006258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d016      	beq.n	8006292 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006264:	f7fb fbf6 	bl	8001a54 <HAL_GetTick>
 8006268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800626a:	e00a      	b.n	8006282 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800626c:	f7fb fbf2 	bl	8001a54 <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800627a:	4293      	cmp	r3, r2
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e138      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006282:	4b46      	ldr	r3, [pc, #280]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d0ed      	beq.n	800626c <HAL_RCC_OscConfig+0x388>
 8006290:	e015      	b.n	80062be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006292:	f7fb fbdf 	bl	8001a54 <HAL_GetTick>
 8006296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006298:	e00a      	b.n	80062b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800629a:	f7fb fbdb 	bl	8001a54 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d901      	bls.n	80062b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e121      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062b0:	4b3a      	ldr	r3, [pc, #232]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80062b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1ed      	bne.n	800629a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062be:	7ffb      	ldrb	r3, [r7, #31]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d105      	bne.n	80062d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c4:	4b35      	ldr	r3, [pc, #212]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80062c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062c8:	4a34      	ldr	r2, [pc, #208]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80062ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0320 	and.w	r3, r3, #32
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d03c      	beq.n	8006356 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d01c      	beq.n	800631e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80062e4:	4b2d      	ldr	r3, [pc, #180]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80062e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062ea:	4a2c      	ldr	r2, [pc, #176]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 80062ec:	f043 0301 	orr.w	r3, r3, #1
 80062f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062f4:	f7fb fbae 	bl	8001a54 <HAL_GetTick>
 80062f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062fa:	e008      	b.n	800630e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062fc:	f7fb fbaa 	bl	8001a54 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	2b02      	cmp	r3, #2
 8006308:	d901      	bls.n	800630e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e0f2      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800630e:	4b23      	ldr	r3, [pc, #140]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006310:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d0ef      	beq.n	80062fc <HAL_RCC_OscConfig+0x418>
 800631c:	e01b      	b.n	8006356 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800631e:	4b1f      	ldr	r3, [pc, #124]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006320:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006324:	4a1d      	ldr	r2, [pc, #116]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006326:	f023 0301 	bic.w	r3, r3, #1
 800632a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800632e:	f7fb fb91 	bl	8001a54 <HAL_GetTick>
 8006332:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006334:	e008      	b.n	8006348 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006336:	f7fb fb8d 	bl	8001a54 <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	2b02      	cmp	r3, #2
 8006342:	d901      	bls.n	8006348 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e0d5      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006348:	4b14      	ldr	r3, [pc, #80]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800634a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1ef      	bne.n	8006336 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	69db      	ldr	r3, [r3, #28]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80c9 	beq.w	80064f2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006360:	4b0e      	ldr	r3, [pc, #56]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	f003 030c 	and.w	r3, r3, #12
 8006368:	2b0c      	cmp	r3, #12
 800636a:	f000 8083 	beq.w	8006474 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d15e      	bne.n	8006434 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006376:	4b09      	ldr	r3, [pc, #36]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a08      	ldr	r2, [pc, #32]	@ (800639c <HAL_RCC_OscConfig+0x4b8>)
 800637c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006382:	f7fb fb67 	bl	8001a54 <HAL_GetTick>
 8006386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006388:	e00c      	b.n	80063a4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800638a:	f7fb fb63 	bl	8001a54 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d905      	bls.n	80063a4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e0ab      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
 800639c:	40021000 	.word	0x40021000
 80063a0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063a4:	4b55      	ldr	r3, [pc, #340]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1ec      	bne.n	800638a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063b0:	4b52      	ldr	r3, [pc, #328]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	4b52      	ldr	r3, [pc, #328]	@ (8006500 <HAL_RCC_OscConfig+0x61c>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6a11      	ldr	r1, [r2, #32]
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063c0:	3a01      	subs	r2, #1
 80063c2:	0112      	lsls	r2, r2, #4
 80063c4:	4311      	orrs	r1, r2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80063ca:	0212      	lsls	r2, r2, #8
 80063cc:	4311      	orrs	r1, r2
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80063d2:	0852      	lsrs	r2, r2, #1
 80063d4:	3a01      	subs	r2, #1
 80063d6:	0552      	lsls	r2, r2, #21
 80063d8:	4311      	orrs	r1, r2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80063de:	0852      	lsrs	r2, r2, #1
 80063e0:	3a01      	subs	r2, #1
 80063e2:	0652      	lsls	r2, r2, #25
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80063ea:	06d2      	lsls	r2, r2, #27
 80063ec:	430a      	orrs	r2, r1
 80063ee:	4943      	ldr	r1, [pc, #268]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063f4:	4b41      	ldr	r3, [pc, #260]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a40      	ldr	r2, [pc, #256]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 80063fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006400:	4b3e      	ldr	r3, [pc, #248]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	4a3d      	ldr	r2, [pc, #244]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006406:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800640a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640c:	f7fb fb22 	bl	8001a54 <HAL_GetTick>
 8006410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006412:	e008      	b.n	8006426 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006414:	f7fb fb1e 	bl	8001a54 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b02      	cmp	r3, #2
 8006420:	d901      	bls.n	8006426 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e066      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006426:	4b35      	ldr	r3, [pc, #212]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d0f0      	beq.n	8006414 <HAL_RCC_OscConfig+0x530>
 8006432:	e05e      	b.n	80064f2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006434:	4b31      	ldr	r3, [pc, #196]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a30      	ldr	r2, [pc, #192]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 800643a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800643e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006440:	f7fb fb08 	bl	8001a54 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006448:	f7fb fb04 	bl	8001a54 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e04c      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800645a:	4b28      	ldr	r3, [pc, #160]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1f0      	bne.n	8006448 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006466:	4b25      	ldr	r3, [pc, #148]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	4924      	ldr	r1, [pc, #144]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 800646c:	4b25      	ldr	r3, [pc, #148]	@ (8006504 <HAL_RCC_OscConfig+0x620>)
 800646e:	4013      	ands	r3, r2
 8006470:	60cb      	str	r3, [r1, #12]
 8006472:	e03e      	b.n	80064f2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e039      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006480:	4b1e      	ldr	r3, [pc, #120]	@ (80064fc <HAL_RCC_OscConfig+0x618>)
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f003 0203 	and.w	r2, r3, #3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	429a      	cmp	r2, r3
 8006492:	d12c      	bne.n	80064ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649e:	3b01      	subs	r3, #1
 80064a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d123      	bne.n	80064ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d11b      	bne.n	80064ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d113      	bne.n	80064ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d0:	085b      	lsrs	r3, r3, #1
 80064d2:	3b01      	subs	r3, #1
 80064d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d109      	bne.n	80064ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e4:	085b      	lsrs	r3, r3, #1
 80064e6:	3b01      	subs	r3, #1
 80064e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d001      	beq.n	80064f2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e000      	b.n	80064f4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3720      	adds	r7, #32
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	40021000 	.word	0x40021000
 8006500:	019f800c 	.word	0x019f800c
 8006504:	feeefffc 	.word	0xfeeefffc

08006508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e11e      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006520:	4b91      	ldr	r3, [pc, #580]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d910      	bls.n	8006550 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800652e:	4b8e      	ldr	r3, [pc, #568]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f023 020f 	bic.w	r2, r3, #15
 8006536:	498c      	ldr	r1, [pc, #560]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	4313      	orrs	r3, r2
 800653c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800653e:	4b8a      	ldr	r3, [pc, #552]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 030f 	and.w	r3, r3, #15
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d001      	beq.n	8006550 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e106      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d073      	beq.n	8006644 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b03      	cmp	r3, #3
 8006562:	d129      	bne.n	80065b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006564:	4b81      	ldr	r3, [pc, #516]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e0f4      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006574:	f000 f966 	bl	8006844 <RCC_GetSysClockFreqFromPLLSource>
 8006578:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	4a7c      	ldr	r2, [pc, #496]	@ (8006770 <HAL_RCC_ClockConfig+0x268>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d93f      	bls.n	8006602 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006582:	4b7a      	ldr	r3, [pc, #488]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d009      	beq.n	80065a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006596:	2b00      	cmp	r3, #0
 8006598:	d033      	beq.n	8006602 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d12f      	bne.n	8006602 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065a2:	4b72      	ldr	r3, [pc, #456]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065aa:	4a70      	ldr	r2, [pc, #448]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80065b2:	2380      	movs	r3, #128	@ 0x80
 80065b4:	617b      	str	r3, [r7, #20]
 80065b6:	e024      	b.n	8006602 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d107      	bne.n	80065d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065c0:	4b6a      	ldr	r3, [pc, #424]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d109      	bne.n	80065e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e0c6      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065d0:	4b66      	ldr	r3, [pc, #408]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d101      	bne.n	80065e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e0be      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80065e0:	f000 f8ce 	bl	8006780 <HAL_RCC_GetSysClockFreq>
 80065e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	4a61      	ldr	r2, [pc, #388]	@ (8006770 <HAL_RCC_ClockConfig+0x268>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d909      	bls.n	8006602 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065ee:	4b5f      	ldr	r3, [pc, #380]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065f6:	4a5d      	ldr	r2, [pc, #372]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80065f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80065fe:	2380      	movs	r3, #128	@ 0x80
 8006600:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006602:	4b5a      	ldr	r3, [pc, #360]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f023 0203 	bic.w	r2, r3, #3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4957      	ldr	r1, [pc, #348]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006610:	4313      	orrs	r3, r2
 8006612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006614:	f7fb fa1e 	bl	8001a54 <HAL_GetTick>
 8006618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661a:	e00a      	b.n	8006632 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800661c:	f7fb fa1a 	bl	8001a54 <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800662a:	4293      	cmp	r3, r2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e095      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006632:	4b4e      	ldr	r3, [pc, #312]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 020c 	and.w	r2, r3, #12
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	429a      	cmp	r2, r3
 8006642:	d1eb      	bne.n	800661c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d023      	beq.n	8006698 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800665c:	4b43      	ldr	r3, [pc, #268]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	4a42      	ldr	r2, [pc, #264]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006662:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006666:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0308 	and.w	r3, r3, #8
 8006670:	2b00      	cmp	r3, #0
 8006672:	d007      	beq.n	8006684 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006674:	4b3d      	ldr	r3, [pc, #244]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800667c:	4a3b      	ldr	r2, [pc, #236]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 800667e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006682:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006684:	4b39      	ldr	r3, [pc, #228]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	4936      	ldr	r1, [pc, #216]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006692:	4313      	orrs	r3, r2
 8006694:	608b      	str	r3, [r1, #8]
 8006696:	e008      	b.n	80066aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	2b80      	cmp	r3, #128	@ 0x80
 800669c:	d105      	bne.n	80066aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800669e:	4b33      	ldr	r3, [pc, #204]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	4a32      	ldr	r2, [pc, #200]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 80066a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 030f 	and.w	r3, r3, #15
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d21d      	bcs.n	80066f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f023 020f 	bic.w	r2, r3, #15
 80066c0:	4929      	ldr	r1, [pc, #164]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80066c8:	f7fb f9c4 	bl	8001a54 <HAL_GetTick>
 80066cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ce:	e00a      	b.n	80066e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066d0:	f7fb f9c0 	bl	8001a54 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066de:	4293      	cmp	r3, r2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e03b      	b.n	800675e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	4b20      	ldr	r3, [pc, #128]	@ (8006768 <HAL_RCC_ClockConfig+0x260>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 030f 	and.w	r3, r3, #15
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d1ed      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d008      	beq.n	8006712 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006700:	4b1a      	ldr	r3, [pc, #104]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	4917      	ldr	r1, [pc, #92]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 800670e:	4313      	orrs	r3, r2
 8006710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0308 	and.w	r3, r3, #8
 800671a:	2b00      	cmp	r3, #0
 800671c:	d009      	beq.n	8006732 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800671e:	4b13      	ldr	r3, [pc, #76]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	00db      	lsls	r3, r3, #3
 800672c:	490f      	ldr	r1, [pc, #60]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 800672e:	4313      	orrs	r3, r2
 8006730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006732:	f000 f825 	bl	8006780 <HAL_RCC_GetSysClockFreq>
 8006736:	4602      	mov	r2, r0
 8006738:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <HAL_RCC_ClockConfig+0x264>)
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	091b      	lsrs	r3, r3, #4
 800673e:	f003 030f 	and.w	r3, r3, #15
 8006742:	490c      	ldr	r1, [pc, #48]	@ (8006774 <HAL_RCC_ClockConfig+0x26c>)
 8006744:	5ccb      	ldrb	r3, [r1, r3]
 8006746:	f003 031f 	and.w	r3, r3, #31
 800674a:	fa22 f303 	lsr.w	r3, r2, r3
 800674e:	4a0a      	ldr	r2, [pc, #40]	@ (8006778 <HAL_RCC_ClockConfig+0x270>)
 8006750:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006752:	4b0a      	ldr	r3, [pc, #40]	@ (800677c <HAL_RCC_ClockConfig+0x274>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4618      	mov	r0, r3
 8006758:	f7fb f930 	bl	80019bc <HAL_InitTick>
 800675c:	4603      	mov	r3, r0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	40022000 	.word	0x40022000
 800676c:	40021000 	.word	0x40021000
 8006770:	04c4b400 	.word	0x04c4b400
 8006774:	0800723c 	.word	0x0800723c
 8006778:	20000004 	.word	0x20000004
 800677c:	20000008 	.word	0x20000008

08006780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006786:	4b2c      	ldr	r3, [pc, #176]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f003 030c 	and.w	r3, r3, #12
 800678e:	2b04      	cmp	r3, #4
 8006790:	d102      	bne.n	8006798 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006792:	4b2a      	ldr	r3, [pc, #168]	@ (800683c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006794:	613b      	str	r3, [r7, #16]
 8006796:	e047      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006798:	4b27      	ldr	r3, [pc, #156]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f003 030c 	and.w	r3, r3, #12
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	d102      	bne.n	80067aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80067a4:	4b26      	ldr	r3, [pc, #152]	@ (8006840 <HAL_RCC_GetSysClockFreq+0xc0>)
 80067a6:	613b      	str	r3, [r7, #16]
 80067a8:	e03e      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80067aa:	4b23      	ldr	r3, [pc, #140]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 030c 	and.w	r3, r3, #12
 80067b2:	2b0c      	cmp	r3, #12
 80067b4:	d136      	bne.n	8006824 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80067b6:	4b20      	ldr	r3, [pc, #128]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80067c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	091b      	lsrs	r3, r3, #4
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	3301      	adds	r3, #1
 80067cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2b03      	cmp	r3, #3
 80067d2:	d10c      	bne.n	80067ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80067d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006840 <HAL_RCC_GetSysClockFreq+0xc0>)
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067dc:	4a16      	ldr	r2, [pc, #88]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067de:	68d2      	ldr	r2, [r2, #12]
 80067e0:	0a12      	lsrs	r2, r2, #8
 80067e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80067e6:	fb02 f303 	mul.w	r3, r2, r3
 80067ea:	617b      	str	r3, [r7, #20]
      break;
 80067ec:	e00c      	b.n	8006808 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80067ee:	4a13      	ldr	r2, [pc, #76]	@ (800683c <HAL_RCC_GetSysClockFreq+0xbc>)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f6:	4a10      	ldr	r2, [pc, #64]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067f8:	68d2      	ldr	r2, [r2, #12]
 80067fa:	0a12      	lsrs	r2, r2, #8
 80067fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006800:	fb02 f303 	mul.w	r3, r2, r3
 8006804:	617b      	str	r3, [r7, #20]
      break;
 8006806:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006808:	4b0b      	ldr	r3, [pc, #44]	@ (8006838 <HAL_RCC_GetSysClockFreq+0xb8>)
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	0e5b      	lsrs	r3, r3, #25
 800680e:	f003 0303 	and.w	r3, r3, #3
 8006812:	3301      	adds	r3, #1
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	e001      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006824:	2300      	movs	r3, #0
 8006826:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006828:	693b      	ldr	r3, [r7, #16]
}
 800682a:	4618      	mov	r0, r3
 800682c:	371c      	adds	r7, #28
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40021000 	.word	0x40021000
 800683c:	00f42400 	.word	0x00f42400
 8006840:	016e3600 	.word	0x016e3600

08006844 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006844:	b480      	push	{r7}
 8006846:	b087      	sub	sp, #28
 8006848:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800684a:	4b1e      	ldr	r3, [pc, #120]	@ (80068c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f003 0303 	and.w	r3, r3, #3
 8006852:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006854:	4b1b      	ldr	r3, [pc, #108]	@ (80068c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	091b      	lsrs	r3, r3, #4
 800685a:	f003 030f 	and.w	r3, r3, #15
 800685e:	3301      	adds	r3, #1
 8006860:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	2b03      	cmp	r3, #3
 8006866:	d10c      	bne.n	8006882 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006868:	4a17      	ldr	r2, [pc, #92]	@ (80068c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006870:	4a14      	ldr	r2, [pc, #80]	@ (80068c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006872:	68d2      	ldr	r2, [r2, #12]
 8006874:	0a12      	lsrs	r2, r2, #8
 8006876:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800687a:	fb02 f303 	mul.w	r3, r2, r3
 800687e:	617b      	str	r3, [r7, #20]
    break;
 8006880:	e00c      	b.n	800689c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006882:	4a12      	ldr	r2, [pc, #72]	@ (80068cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	fbb2 f3f3 	udiv	r3, r2, r3
 800688a:	4a0e      	ldr	r2, [pc, #56]	@ (80068c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800688c:	68d2      	ldr	r2, [r2, #12]
 800688e:	0a12      	lsrs	r2, r2, #8
 8006890:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006894:	fb02 f303 	mul.w	r3, r2, r3
 8006898:	617b      	str	r3, [r7, #20]
    break;
 800689a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800689c:	4b09      	ldr	r3, [pc, #36]	@ (80068c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	0e5b      	lsrs	r3, r3, #25
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	3301      	adds	r3, #1
 80068a8:	005b      	lsls	r3, r3, #1
 80068aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80068b6:	687b      	ldr	r3, [r7, #4]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	371c      	adds	r7, #28
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr
 80068c4:	40021000 	.word	0x40021000
 80068c8:	016e3600 	.word	0x016e3600
 80068cc:	00f42400 	.word	0x00f42400

080068d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80068d8:	2300      	movs	r3, #0
 80068da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068dc:	2300      	movs	r3, #0
 80068de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 8098 	beq.w	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068ee:	2300      	movs	r3, #0
 80068f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068f2:	4b43      	ldr	r3, [pc, #268]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80068f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10d      	bne.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068fe:	4b40      	ldr	r3, [pc, #256]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006902:	4a3f      	ldr	r2, [pc, #252]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006908:	6593      	str	r3, [r2, #88]	@ 0x58
 800690a:	4b3d      	ldr	r3, [pc, #244]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800690c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800690e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006912:	60bb      	str	r3, [r7, #8]
 8006914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006916:	2301      	movs	r3, #1
 8006918:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800691a:	4b3a      	ldr	r3, [pc, #232]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a39      	ldr	r2, [pc, #228]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006924:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006926:	f7fb f895 	bl	8001a54 <HAL_GetTick>
 800692a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800692c:	e009      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800692e:	f7fb f891 	bl	8001a54 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2b02      	cmp	r3, #2
 800693a:	d902      	bls.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	74fb      	strb	r3, [r7, #19]
        break;
 8006940:	e005      	b.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006942:	4b30      	ldr	r3, [pc, #192]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0ef      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800694e:	7cfb      	ldrb	r3, [r7, #19]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d159      	bne.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006954:	4b2a      	ldr	r3, [pc, #168]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800695a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800695e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d01e      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	429a      	cmp	r2, r3
 800696e:	d019      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006970:	4b23      	ldr	r3, [pc, #140]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006976:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800697c:	4b20      	ldr	r3, [pc, #128]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800697e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006982:	4a1f      	ldr	r2, [pc, #124]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006988:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800698c:	4b1c      	ldr	r3, [pc, #112]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800698e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006992:	4a1b      	ldr	r2, [pc, #108]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006998:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800699c:	4a18      	ldr	r2, [pc, #96]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d016      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ae:	f7fb f851 	bl	8001a54 <HAL_GetTick>
 80069b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069b4:	e00b      	b.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069b6:	f7fb f84d 	bl	8001a54 <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d902      	bls.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	74fb      	strb	r3, [r7, #19]
            break;
 80069cc:	e006      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80069ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0ec      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80069dc:	7cfb      	ldrb	r3, [r7, #19]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10b      	bne.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069e2:	4b07      	ldr	r3, [pc, #28]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f0:	4903      	ldr	r1, [pc, #12]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80069f8:	e008      	b.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80069fa:	7cfb      	ldrb	r3, [r7, #19]
 80069fc:	74bb      	strb	r3, [r7, #18]
 80069fe:	e005      	b.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006a00:	40021000 	.word	0x40021000
 8006a04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a08:	7cfb      	ldrb	r3, [r7, #19]
 8006a0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a0c:	7c7b      	ldrb	r3, [r7, #17]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d105      	bne.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a12:	4ba7      	ldr	r3, [pc, #668]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a16:	4aa6      	ldr	r2, [pc, #664]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a1c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006a2a:	4ba1      	ldr	r3, [pc, #644]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a30:	f023 0203 	bic.w	r2, r3, #3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	499d      	ldr	r1, [pc, #628]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006a4c:	4b98      	ldr	r3, [pc, #608]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a52:	f023 020c 	bic.w	r2, r3, #12
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	4995      	ldr	r1, [pc, #596]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a6e:	4b90      	ldr	r3, [pc, #576]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	498c      	ldr	r1, [pc, #560]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0308 	and.w	r3, r3, #8
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a90:	4b87      	ldr	r3, [pc, #540]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	4984      	ldr	r1, [pc, #528]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0310 	and.w	r3, r3, #16
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	497b      	ldr	r1, [pc, #492]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0320 	and.w	r3, r3, #32
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00a      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ad4:	4b76      	ldr	r3, [pc, #472]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ada:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	4973      	ldr	r1, [pc, #460]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00a      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006af6:	4b6e      	ldr	r3, [pc, #440]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	496a      	ldr	r1, [pc, #424]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00a      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006b18:	4b65      	ldr	r3, [pc, #404]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b1e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	4962      	ldr	r1, [pc, #392]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b3a:	4b5d      	ldr	r3, [pc, #372]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b48:	4959      	ldr	r1, [pc, #356]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00a      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b5c:	4b54      	ldr	r3, [pc, #336]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b62:	f023 0203 	bic.w	r2, r3, #3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6a:	4951      	ldr	r1, [pc, #324]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00a      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b84:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8c:	4948      	ldr	r1, [pc, #288]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d015      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ba0:	4b43      	ldr	r3, [pc, #268]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bae:	4940      	ldr	r1, [pc, #256]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bbe:	d105      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bc0:	4b3b      	ldr	r3, [pc, #236]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	4a3a      	ldr	r2, [pc, #232]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d015      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006bd8:	4b35      	ldr	r3, [pc, #212]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006be6:	4932      	ldr	r1, [pc, #200]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bf6:	d105      	bne.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	4a2c      	ldr	r2, [pc, #176]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c02:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d015      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c10:	4b27      	ldr	r3, [pc, #156]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1e:	4924      	ldr	r1, [pc, #144]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c2e:	d105      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c30:	4b1f      	ldr	r3, [pc, #124]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	4a1e      	ldr	r2, [pc, #120]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c3a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d015      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c48:	4b19      	ldr	r3, [pc, #100]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c56:	4916      	ldr	r1, [pc, #88]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c66:	d105      	bne.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c68:	4b11      	ldr	r3, [pc, #68]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	4a10      	ldr	r2, [pc, #64]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c72:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d019      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c80:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8e:	4908      	ldr	r1, [pc, #32]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c90:	4313      	orrs	r3, r2
 8006c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c9e:	d109      	bne.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ca0:	4b03      	ldr	r3, [pc, #12]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	4a02      	ldr	r2, [pc, #8]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006caa:	60d3      	str	r3, [r2, #12]
 8006cac:	e002      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006cae:	bf00      	nop
 8006cb0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d015      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006cc0:	4b29      	ldr	r3, [pc, #164]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cce:	4926      	ldr	r1, [pc, #152]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cde:	d105      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ce0:	4b21      	ldr	r3, [pc, #132]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	4a20      	ldr	r2, [pc, #128]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d015      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cfe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d06:	4918      	ldr	r1, [pc, #96]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d16:	d105      	bne.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d18:	4b13      	ldr	r3, [pc, #76]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	4a12      	ldr	r2, [pc, #72]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d22:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d015      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006d30:	4b0d      	ldr	r3, [pc, #52]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d3e:	490a      	ldr	r1, [pc, #40]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d40:	4313      	orrs	r3, r2
 8006d42:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d4e:	d105      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d50:	4b05      	ldr	r3, [pc, #20]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	4a04      	ldr	r2, [pc, #16]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006d5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	40021000 	.word	0x40021000

08006d6c <HRTIM_dcdc_setup>:

//local functions contained in this .c
float saturatefloat(float number, float max, float min);
uint32_t saturateuint32_t(uint32_t number, uint32_t max, uint32_t min);

void HRTIM_dcdc_setup(HRTIM_HandleTypeDef * hrtim){
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b082      	sub	sp, #8
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
	p_hrtim=hrtim;
 8006d74:	4a2c      	ldr	r2, [pc, #176]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6013      	str	r3, [r2, #0]
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM1);  // Enable the generation of the waveform signal on the designated output
 8006d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2101      	movs	r1, #1
 8006d80:	4618      	mov	r0, r3
 8006d82:	f7fd fef8 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM2);
 8006d86:	4b28      	ldr	r3, [pc, #160]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2102      	movs	r1, #2
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fd fef2 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM3);
 8006d92:	4b25      	ldr	r3, [pc, #148]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2104      	movs	r1, #4
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fd feec 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM4);
 8006d9e:	4b22      	ldr	r3, [pc, #136]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2108      	movs	r1, #8
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fd fee6 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM5);
 8006daa:	4b1f      	ldr	r3, [pc, #124]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2140      	movs	r1, #64	@ 0x40
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fd fee0 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM6);
 8006db6:	4b1c      	ldr	r3, [pc, #112]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2180      	movs	r1, #128	@ 0x80
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7fd feda 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM7);
 8006dc2:	4b19      	ldr	r3, [pc, #100]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2110      	movs	r1, #16
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7fd fed4 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>
	  HAL_HRTIM_WaveformOutputStart(p_hrtim, PWM8);
 8006dce:	4b16      	ldr	r3, [pc, #88]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2120      	movs	r1, #32
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7fd fece 	bl	8004b76 <HAL_HRTIM_WaveformOutputStart>

	  HAL_HRTIM_WaveformCounterStart_IT(p_hrtim, HRTIM_TIMERID_MASTER);  // Start the counter of the MASTER operating in waveform mode
 8006dda:	4b13      	ldr	r3, [pc, #76]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fd ff20 	bl	8004c28 <HAL_HRTIM_WaveformCountStart_IT>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_A);
 8006de8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7fd feed 	bl	8004bd0 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_B);
 8006df6:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f7fd fee6 	bl	8004bd0 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_C);
 8006e04:	4b08      	ldr	r3, [pc, #32]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7fd fedf 	bl	8004bd0 <HAL_HRTIM_WaveformCountStart>
	  HAL_HRTIM_WaveformCounterStart(p_hrtim, HRTIM_TIMERID_TIMER_D);
 8006e12:	4b05      	ldr	r3, [pc, #20]	@ (8006e28 <HRTIM_dcdc_setup+0xbc>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fd fed8 	bl	8004bd0 <HAL_HRTIM_WaveformCountStart>
}
 8006e20:	bf00      	nop
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	20000328 	.word	0x20000328

08006e2c <saturatefloat>:

float saturatefloat(float number, float max, float min){
 8006e2c:	b480      	push	{r7}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	ed87 0a03 	vstr	s0, [r7, #12]
 8006e36:	edc7 0a02 	vstr	s1, [r7, #8]
 8006e3a:	ed87 1a01 	vstr	s2, [r7, #4]
	if(number>=max){
 8006e3e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006e42:	edd7 7a02 	vldr	s15, [r7, #8]
 8006e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e4e:	db01      	blt.n	8006e54 <saturatefloat+0x28>
		return max;
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	e00b      	b.n	8006e6c <saturatefloat+0x40>
	}else if (number<=min){
 8006e54:	ed97 7a03 	vldr	s14, [r7, #12]
 8006e58:	edd7 7a01 	vldr	s15, [r7, #4]
 8006e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e64:	d801      	bhi.n	8006e6a <saturatefloat+0x3e>
		return min;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	e000      	b.n	8006e6c <saturatefloat+0x40>
	}else{
		return number;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
	}
}
 8006e6c:	ee07 3a90 	vmov	s15, r3
 8006e70:	eeb0 0a67 	vmov.f32	s0, s15
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <saturateuint32_t>:

uint32_t saturateuint32_t(uint32_t number, uint32_t max, uint32_t min){
 8006e7e:	b480      	push	{r7}
 8006e80:	b085      	sub	sp, #20
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	60f8      	str	r0, [r7, #12]
 8006e86:	60b9      	str	r1, [r7, #8]
 8006e88:	607a      	str	r2, [r7, #4]
	if(number>=max){
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d301      	bcc.n	8006e96 <saturateuint32_t+0x18>
		return max;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	e006      	b.n	8006ea4 <saturateuint32_t+0x26>
	}else if (number<=min){
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d801      	bhi.n	8006ea2 <saturateuint32_t+0x24>
		return min;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	e000      	b.n	8006ea4 <saturateuint32_t+0x26>
	}else{
		return number;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
	}
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3714      	adds	r7, #20
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HRTIM_set_phases>:

void HRTIM_set_phases(DABworkSetpoint_struct* setpoint){
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	ed2d 8b02 	vpush	{d8}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
	//full cnt range from master timer p_hrtim->Instance->sMasterRegs.MPER;
	//50% range from master timer p_hrtim->Instance->sMasterRegs.MPER/2;
	uint32_t reg_phaseA=(p_hrtim->Instance->sMasterRegs.MPER/2)*(1+saturatefloat(setpoint->main_phase_diff,PHASE_MAIN_DIFF_MAX,PHASE_MAIN_DIFF_MIN)/2);
 8006ebc:	4b67      	ldr	r3, [pc, #412]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	085b      	lsrs	r3, r3, #1
 8006ec6:	ee07 3a90 	vmov	s15, r3
 8006eca:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	edd3 7a00 	vldr	s15, [r3]
 8006ed4:	eebd 1a00 	vmov.f32	s2, #208	@ 0xbe800000 -0.250
 8006ed8:	eef5 0a00 	vmov.f32	s1, #80	@ 0x3e800000  0.250
 8006edc:	eeb0 0a67 	vmov.f32	s0, s15
 8006ee0:	f7ff ffa4 	bl	8006e2c <saturatefloat>
 8006ee4:	eeb0 7a40 	vmov.f32	s14, s0
 8006ee8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006eec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ef0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ef4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ef8:	ee68 7a27 	vmul.f32	s15, s16, s15
 8006efc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f00:	ee17 3a90 	vmov	r3, s15
 8006f04:	617b      	str	r3, [r7, #20]
	uint32_t reg_phaseB=(p_hrtim->Instance->sMasterRegs.MPER/2)*(1-saturatefloat(setpoint->main_phase_diff,PHASE_MAIN_DIFF_MAX,PHASE_MAIN_DIFF_MIN)/2);
 8006f06:	4b55      	ldr	r3, [pc, #340]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	085b      	lsrs	r3, r3, #1
 8006f10:	ee07 3a90 	vmov	s15, r3
 8006f14:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	edd3 7a00 	vldr	s15, [r3]
 8006f1e:	eebd 1a00 	vmov.f32	s2, #208	@ 0xbe800000 -0.250
 8006f22:	eef5 0a00 	vmov.f32	s1, #80	@ 0x3e800000  0.250
 8006f26:	eeb0 0a67 	vmov.f32	s0, s15
 8006f2a:	f7ff ff7f 	bl	8006e2c <saturatefloat>
 8006f2e:	eeb0 7a40 	vmov.f32	s14, s0
 8006f32:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006f36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f42:	ee68 7a27 	vmul.f32	s15, s16, s15
 8006f46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f4a:	ee17 3a90 	vmov	r3, s15
 8006f4e:	613b      	str	r3, [r7, #16]
	uint32_t reg_phasePRI=reg_phaseA+(p_hrtim->Instance->sMasterRegs.MPER/2)*(+saturatefloat(setpoint->primaryside_phase_diff,PHASE_PRI_DIFF_MAX,PHASE_PRI_DIFF_MIN));
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8006f5a:	4b40      	ldr	r3, [pc, #256]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	085b      	lsrs	r3, r3, #1
 8006f64:	ee07 3a90 	vmov	s15, r3
 8006f68:	eef8 8a67 	vcvt.f32.u32	s17, s15
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006f72:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 8007060 <HRTIM_set_phases+0x1b0>
 8006f76:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 8007064 <HRTIM_set_phases+0x1b4>
 8006f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8006f7e:	f7ff ff55 	bl	8006e2c <saturatefloat>
 8006f82:	eef0 7a40 	vmov.f32	s15, s0
 8006f86:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006f8a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f92:	ee17 3a90 	vmov	r3, s15
 8006f96:	60fb      	str	r3, [r7, #12]
	uint32_t reg_phaseSEC=reg_phaseB+(p_hrtim->Instance->sMasterRegs.MPER/2)*(+saturatefloat(setpoint->secondaryside_phase_diff,PHASE_SEC_DIFF_MAX,PHASE_SEC_DIFF_MIN));
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	ee07 3a90 	vmov	s15, r3
 8006f9e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8006fa2:	4b2e      	ldr	r3, [pc, #184]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	085b      	lsrs	r3, r3, #1
 8006fac:	ee07 3a90 	vmov	s15, r3
 8006fb0:	eef8 8a67 	vcvt.f32.u32	s17, s15
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	edd3 7a02 	vldr	s15, [r3, #8]
 8006fba:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 8007060 <HRTIM_set_phases+0x1b0>
 8006fbe:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8007064 <HRTIM_set_phases+0x1b4>
 8006fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8006fc6:	f7ff ff31 	bl	8006e2c <saturatefloat>
 8006fca:	eef0 7a40 	vmov.f32	s15, s0
 8006fce:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006fd2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006fd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fda:	ee17 3a90 	vmov	r3, s15
 8006fde:	60bb      	str	r3, [r7, #8]

	reg_phaseA=saturateuint32_t(reg_phaseA,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 8006fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	2201      	movs	r2, #1
 8006fec:	4619      	mov	r1, r3
 8006fee:	6978      	ldr	r0, [r7, #20]
 8006ff0:	f7ff ff45 	bl	8006e7e <saturateuint32_t>
 8006ff4:	6178      	str	r0, [r7, #20]
	reg_phaseB=saturateuint32_t(reg_phaseB,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 8006ff6:	4b19      	ldr	r3, [pc, #100]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	2201      	movs	r2, #1
 8007002:	4619      	mov	r1, r3
 8007004:	6938      	ldr	r0, [r7, #16]
 8007006:	f7ff ff3a 	bl	8006e7e <saturateuint32_t>
 800700a:	6138      	str	r0, [r7, #16]
	reg_phasePRI=saturateuint32_t(reg_phasePRI,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 800700c:	4b13      	ldr	r3, [pc, #76]	@ (800705c <HRTIM_set_phases+0x1ac>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	695b      	ldr	r3, [r3, #20]
 8007014:	3b01      	subs	r3, #1
 8007016:	2201      	movs	r2, #1
 8007018:	4619      	mov	r1, r3
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f7ff ff2f 	bl	8006e7e <saturateuint32_t>
 8007020:	60f8      	str	r0, [r7, #12]
	reg_phaseSEC=saturateuint32_t(reg_phaseSEC,p_hrtim->Instance->sMasterRegs.MPER-1,1);
 8007022:	4b0e      	ldr	r3, [pc, #56]	@ (800705c <HRTIM_set_phases+0x1ac>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	3b01      	subs	r3, #1
 800702c:	2201      	movs	r2, #1
 800702e:	4619      	mov	r1, r3
 8007030:	68b8      	ldr	r0, [r7, #8]
 8007032:	f7ff ff24 	bl	8006e7e <saturateuint32_t>
 8007036:	60b8      	str	r0, [r7, #8]

	hrtim_registers.register_masterCR1_tima=reg_phaseA;
 8007038:	4a0b      	ldr	r2, [pc, #44]	@ (8007068 <HRTIM_set_phases+0x1b8>)
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	6013      	str	r3, [r2, #0]
	hrtim_registers.register_masterCR2_timb=reg_phasePRI;
 800703e:	4a0a      	ldr	r2, [pc, #40]	@ (8007068 <HRTIM_set_phases+0x1b8>)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6053      	str	r3, [r2, #4]
	hrtim_registers.register_masterCR3_timc=reg_phaseB;
 8007044:	4a08      	ldr	r2, [pc, #32]	@ (8007068 <HRTIM_set_phases+0x1b8>)
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	6093      	str	r3, [r2, #8]
	hrtim_registers.register_masterCR4_timd=reg_phaseSEC;
 800704a:	4a07      	ldr	r2, [pc, #28]	@ (8007068 <HRTIM_set_phases+0x1b8>)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	60d3      	str	r3, [r2, #12]
}
 8007050:	bf00      	nop
 8007052:	3718      	adds	r7, #24
 8007054:	46bd      	mov	sp, r7
 8007056:	ecbd 8b02 	vpop	{d8}
 800705a:	bd80      	pop	{r7, pc}
 800705c:	20000328 	.word	0x20000328
 8007060:	becccccd 	.word	0xbecccccd
 8007064:	3ecccccd 	.word	0x3ecccccd
 8007068:	2000032c 	.word	0x2000032c

0800706c <HRTIM_set_primaryandsecondary_duty>:

void HRTIM_set_primaryandsecondary_duty	( DABworkSetpoint_struct* setpoint){
 800706c:	b580      	push	{r7, lr}
 800706e:	ed2d 8b02 	vpush	{d8}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
	uint32_t reg_dutyPRI=p_hrtim->Instance->sTimerxRegs[0].PERxR * saturatefloat(setpoint->primaryside_duty,MAX_DUTY,MIN_DUTY);
 8007078:	4b31      	ldr	r3, [pc, #196]	@ (8007140 <HRTIM_set_primaryandsecondary_duty+0xd4>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007082:	ee07 3a90 	vmov	s15, r3
 8007086:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	edd3 7a03 	vldr	s15, [r3, #12]
 8007090:	ed9f 1a2c 	vldr	s2, [pc, #176]	@ 8007144 <HRTIM_set_primaryandsecondary_duty+0xd8>
 8007094:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8007098:	eeb0 0a67 	vmov.f32	s0, s15
 800709c:	f7ff fec6 	bl	8006e2c <saturatefloat>
 80070a0:	eef0 7a40 	vmov.f32	s15, s0
 80070a4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80070a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070ac:	ee17 3a90 	vmov	r3, s15
 80070b0:	60fb      	str	r3, [r7, #12]
	uint32_t reg_dutySEC=p_hrtim->Instance->sTimerxRegs[2].PERxR * saturatefloat(setpoint->secondaryside_duty,MAX_DUTY,MIN_DUTY);
 80070b2:	4b23      	ldr	r3, [pc, #140]	@ (8007140 <HRTIM_set_primaryandsecondary_duty+0xd4>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 80070bc:	ee07 3a90 	vmov	s15, r3
 80070c0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80070ca:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 8007144 <HRTIM_set_primaryandsecondary_duty+0xd8>
 80070ce:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80070d2:	eeb0 0a67 	vmov.f32	s0, s15
 80070d6:	f7ff fea9 	bl	8006e2c <saturatefloat>
 80070da:	eef0 7a40 	vmov.f32	s15, s0
 80070de:	ee68 7a27 	vmul.f32	s15, s16, s15
 80070e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070e6:	ee17 3a90 	vmov	r3, s15
 80070ea:	60bb      	str	r3, [r7, #8]

	reg_dutyPRI=saturateuint32_t(reg_dutyPRI,p_hrtim->Instance->sTimerxRegs[0].PERxR-1,1);
 80070ec:	4b14      	ldr	r3, [pc, #80]	@ (8007140 <HRTIM_set_primaryandsecondary_duty+0xd4>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070f6:	3b01      	subs	r3, #1
 80070f8:	2201      	movs	r2, #1
 80070fa:	4619      	mov	r1, r3
 80070fc:	68f8      	ldr	r0, [r7, #12]
 80070fe:	f7ff febe 	bl	8006e7e <saturateuint32_t>
 8007102:	60f8      	str	r0, [r7, #12]
	reg_dutySEC=saturateuint32_t(reg_dutySEC,p_hrtim->Instance->sTimerxRegs[2].PERxR-1,1);
 8007104:	4b0e      	ldr	r3, [pc, #56]	@ (8007140 <HRTIM_set_primaryandsecondary_duty+0xd4>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800710e:	3b01      	subs	r3, #1
 8007110:	2201      	movs	r2, #1
 8007112:	4619      	mov	r1, r3
 8007114:	68b8      	ldr	r0, [r7, #8]
 8007116:	f7ff feb2 	bl	8006e7e <saturateuint32_t>
 800711a:	60b8      	str	r0, [r7, #8]

	hrtim_registers.register_duty_tima=reg_dutyPRI;
 800711c:	4a0a      	ldr	r2, [pc, #40]	@ (8007148 <HRTIM_set_primaryandsecondary_duty+0xdc>)
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6113      	str	r3, [r2, #16]
	hrtim_registers.register_duty_timb=reg_dutyPRI;
 8007122:	4a09      	ldr	r2, [pc, #36]	@ (8007148 <HRTIM_set_primaryandsecondary_duty+0xdc>)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6153      	str	r3, [r2, #20]

	hrtim_registers.register_duty_timc=reg_dutySEC;
 8007128:	4a07      	ldr	r2, [pc, #28]	@ (8007148 <HRTIM_set_primaryandsecondary_duty+0xdc>)
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	6193      	str	r3, [r2, #24]
	hrtim_registers.register_duty_timd=reg_dutySEC;
 800712e:	4a06      	ldr	r2, [pc, #24]	@ (8007148 <HRTIM_set_primaryandsecondary_duty+0xdc>)
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	61d3      	str	r3, [r2, #28]
}
 8007134:	bf00      	nop
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	ecbd 8b02 	vpop	{d8}
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20000328 	.word	0x20000328
 8007144:	00000000 	.word	0x00000000
 8007148:	2000032c 	.word	0x2000032c

0800714c <HRTIM_setregisters_insideIRQ>:

void HRTIM_setregisters_insideIRQ(){
 800714c:	b480      	push	{r7}
 800714e:	af00      	add	r7, sp, #0
	  p_hrtim->Instance->sMasterRegs.MCMP1R=hrtim_registers.register_masterCR1_tima;
 8007150:	4b1c      	ldr	r3, [pc, #112]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a1c      	ldr	r2, [pc, #112]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 8007158:	6812      	ldr	r2, [r2, #0]
 800715a:	61da      	str	r2, [r3, #28]
	  p_hrtim->Instance->sMasterRegs.MCMP2R=hrtim_registers.register_masterCR2_timb;
 800715c:	4b19      	ldr	r3, [pc, #100]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a19      	ldr	r2, [pc, #100]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 8007164:	6852      	ldr	r2, [r2, #4]
 8007166:	625a      	str	r2, [r3, #36]	@ 0x24
	  p_hrtim->Instance->sMasterRegs.MCMP3R=hrtim_registers.register_masterCR3_timc;
 8007168:	4b16      	ldr	r3, [pc, #88]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a16      	ldr	r2, [pc, #88]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 8007170:	6892      	ldr	r2, [r2, #8]
 8007172:	629a      	str	r2, [r3, #40]	@ 0x28
	  p_hrtim->Instance->sMasterRegs.MCMP4R=hrtim_registers.register_masterCR4_timd;
 8007174:	4b13      	ldr	r3, [pc, #76]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a13      	ldr	r2, [pc, #76]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 800717c:	68d2      	ldr	r2, [r2, #12]
 800717e:	62da      	str	r2, [r3, #44]	@ 0x2c

	  p_hrtim->Instance->sTimerxRegs[0].CMP1xR=hrtim_registers.register_duty_tima;
 8007180:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a10      	ldr	r2, [pc, #64]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 8007188:	6912      	ldr	r2, [r2, #16]
 800718a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	  p_hrtim->Instance->sTimerxRegs[1].CMP1xR=hrtim_registers.register_duty_timb;
 800718e:	4b0d      	ldr	r3, [pc, #52]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a0c      	ldr	r2, [pc, #48]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 8007196:	6952      	ldr	r2, [r2, #20]
 8007198:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
	  p_hrtim->Instance->sTimerxRegs[2].CMP1xR=hrtim_registers.register_duty_timc;
 800719c:	4b09      	ldr	r3, [pc, #36]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a09      	ldr	r2, [pc, #36]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 80071a4:	6992      	ldr	r2, [r2, #24]
 80071a6:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
	  p_hrtim->Instance->sTimerxRegs[3].CMP1xR=hrtim_registers.register_duty_timd;
 80071aa:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <HRTIM_setregisters_insideIRQ+0x78>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a05      	ldr	r2, [pc, #20]	@ (80071c8 <HRTIM_setregisters_insideIRQ+0x7c>)
 80071b2:	69d2      	ldr	r2, [r2, #28]
 80071b4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
}
 80071b8:	bf00      	nop
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000328 	.word	0x20000328
 80071c8:	2000032c 	.word	0x2000032c

080071cc <memset>:
 80071cc:	4402      	add	r2, r0
 80071ce:	4603      	mov	r3, r0
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d100      	bne.n	80071d6 <memset+0xa>
 80071d4:	4770      	bx	lr
 80071d6:	f803 1b01 	strb.w	r1, [r3], #1
 80071da:	e7f9      	b.n	80071d0 <memset+0x4>

080071dc <__libc_init_array>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	4d0d      	ldr	r5, [pc, #52]	@ (8007214 <__libc_init_array+0x38>)
 80071e0:	4c0d      	ldr	r4, [pc, #52]	@ (8007218 <__libc_init_array+0x3c>)
 80071e2:	1b64      	subs	r4, r4, r5
 80071e4:	10a4      	asrs	r4, r4, #2
 80071e6:	2600      	movs	r6, #0
 80071e8:	42a6      	cmp	r6, r4
 80071ea:	d109      	bne.n	8007200 <__libc_init_array+0x24>
 80071ec:	4d0b      	ldr	r5, [pc, #44]	@ (800721c <__libc_init_array+0x40>)
 80071ee:	4c0c      	ldr	r4, [pc, #48]	@ (8007220 <__libc_init_array+0x44>)
 80071f0:	f000 f818 	bl	8007224 <_init>
 80071f4:	1b64      	subs	r4, r4, r5
 80071f6:	10a4      	asrs	r4, r4, #2
 80071f8:	2600      	movs	r6, #0
 80071fa:	42a6      	cmp	r6, r4
 80071fc:	d105      	bne.n	800720a <__libc_init_array+0x2e>
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
 8007200:	f855 3b04 	ldr.w	r3, [r5], #4
 8007204:	4798      	blx	r3
 8007206:	3601      	adds	r6, #1
 8007208:	e7ee      	b.n	80071e8 <__libc_init_array+0xc>
 800720a:	f855 3b04 	ldr.w	r3, [r5], #4
 800720e:	4798      	blx	r3
 8007210:	3601      	adds	r6, #1
 8007212:	e7f2      	b.n	80071fa <__libc_init_array+0x1e>
 8007214:	0800724c 	.word	0x0800724c
 8007218:	0800724c 	.word	0x0800724c
 800721c:	0800724c 	.word	0x0800724c
 8007220:	08007250 	.word	0x08007250

08007224 <_init>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	bf00      	nop
 8007228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800722a:	bc08      	pop	{r3}
 800722c:	469e      	mov	lr, r3
 800722e:	4770      	bx	lr

08007230 <_fini>:
 8007230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007232:	bf00      	nop
 8007234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007236:	bc08      	pop	{r3}
 8007238:	469e      	mov	lr, r3
 800723a:	4770      	bx	lr
