{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606277187885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606277187886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:06:27 2020 " "Processing started: Wed Nov 25 11:06:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606277187886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606277187886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map TrafficLightController -c TrafficLightController --generate_functional_sim_netlist " "Command: quartus_map TrafficLightController -c TrafficLightController --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606277187886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606277188353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.v 1 1 " "Found 1 design units, including 1 entities, in source file loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOADER " "Found entity 1: LOADER" {  } { { "LOADER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/LOADER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERTER " "Found entity 1: CONVERTER" {  } { { "CONVERTER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/CONVERTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_REG " "Found entity 1: FSM_REG" {  } { { "FSM_REG.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_OUTPUT " "Found entity 1: FSM_OUTPUT" {  } { { "FSM_OUTPUT.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_OUTPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_NEXTSTATE " "Found entity 1: FSM_NEXTSTATE" {  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightController " "Found entity 1: TrafficLightController" {  } { { "TrafficLightController.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightController " "Elaborating entity \"TrafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606277188531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:ShortTime_Inst " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:ShortTime_Inst\"" {  } { { "TrafficLightController.v" "ShortTime_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG COUNTER:ShortTime_Inst\|REG:register_inst0 " "Elaborating entity \"REG\" for hierarchy \"COUNTER:ShortTime_Inst\|REG:register_inst0\"" {  } { { "COUNTER.v" "register_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOADER COUNTER:ShortTime_Inst\|LOADER:loader_inst0 " "Elaborating entity \"LOADER\" for hierarchy \"COUNTER:ShortTime_Inst\|LOADER:loader_inst0\"" {  } { { "COUNTER.v" "loader_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER COUNTER:ShortTime_Inst\|ADDER:adder_inst0 " "Elaborating entity \"ADDER\" for hierarchy \"COUNTER:ShortTime_Inst\|ADDER:adder_inst0\"" {  } { { "COUNTER.v" "adder_inst0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/COUNTER.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:ST_Comp_Inst " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:ST_Comp_Inst\"" {  } { { "TrafficLightController.v" "ST_Comp_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_Inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_Inst\"" {  } { { "TrafficLightController.v" "FSM_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/TrafficLightController.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_NEXTSTATE FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst " "Elaborating entity \"FSM_NEXTSTATE\" for hierarchy \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\"" {  } { { "FSM.v" "NextState_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_REG FSM:FSM_Inst\|FSM_REG:REG_Inst " "Elaborating entity \"FSM_REG\" for hierarchy \"FSM:FSM_Inst\|FSM_REG:REG_Inst\"" {  } { { "FSM.v" "REG_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_OUTPUT FSM:FSM_Inst\|FSM_OUTPUT:Output_Inst " "Elaborating entity \"FSM_OUTPUT\" for hierarchy \"FSM:FSM_Inst\|FSM_OUTPUT:Output_Inst\"" {  } { { "FSM.v" "Output_Inst" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188591 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|Mux0\"" {  } { { "FSM_NEXTSTATE.v" "Mux0" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606277188656 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|Mux1\"" {  } { { "FSM_NEXTSTATE.v" "Mux1" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606277188656 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606277188656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux0\"" {  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606277188719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux0 " "Instantiated megafunction \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188720 ""}  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606277188720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606277188810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606277188810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux1\"" {  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606277188823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux1 " "Instantiated megafunction \"FSM:FSM_Inst\|FSM_NEXTSTATE:NextState_Inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606277188823 ""}  } { { "FSM_NEXTSTATE.v" "" { Text "C:/GitHub/Verilog-Assignments/TrafficLightController/FSM_NEXTSTATE.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606277188823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606277188887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:06:28 2020 " "Processing ended: Wed Nov 25 11:06:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606277188887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606277188887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606277188887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606277188887 ""}
