## 速通课程
vscode 用 ctrl+shift+v 打开markdown的预览界面
----
### VeriLog 速通
[速通VeriLog](https://www.bilibili.com/video/BV1iv4y1F7Km/?spm_id_from=333.337.search-card.all.click&vd_source=370f2224a4187b38a5e059734ecc3599)

### Vivado 速通
后半段上机不用看

[速通Vivado](https://www.bilibili.com/video/BV1Z64y187Pc/?spm_id_from=333.337.search-card.all.click&vd_source=370f2224a4187b38a5e059734ecc3599)

### 计算机组成原理(基于RISCV)
看第四章(如果很急就别看第四章了)
和第五章到单周期CPU设计

### RISCV指令集讲解
[RISCV指令集讲解](https://blog.csdn.net/zyhse/article/details/135973308?ops_request_misc=%257B%2522request%255Fid%2522%253A%2522171500790916800186583449%2522%252C%2522scm%2522%253A%252220140713.130102334..%2522%257D&request_id=171500790916800186583449&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~all~sobaiduend~default-1-135973308-null-null.142^v100^pc_search_result_base8&utm_term=RV32I&spm=1018.2226.3001.4187)

### 现成的RISCV32I实现
理论上来说照抄这个就行了

[RISCV32I](https://blog.csdn.net/qq_43186162/article/details/131985653?ops_request_misc=&request_id=&biz_id=102&utm_term=%E5%8D%95%E5%91%A8%E6%9C%9Fcpu%E8%AE%BE%E8%AE%A1&utm_medium=distribute.pc_search_result.none-task-blog-2~all~sobaiduweb~default-1-131985653.142^v100^pc_search_result_base8&spm=1018.2226.3001.4187)

### 目前还没看的！
**如何将编译好的机器码挪到仿真上**

### 我们的Git项目地址
[Git地址](https://github.com/hasaki321/CPU_design)

如果考虑用git协作的话请将git账号发给我

----

### RISCV-Manual
发生网上解决不了问题的时候看官方文档

[RISCV-Manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)

### 一生一芯
有空可以看

[一生一芯](https://www.bilibili.com/video/BV1ET411m7cZ/?spm_id_from=333.1007.top_right_bar_window_history.content.click&vd_source=370f2224a4187b38a5e059734ecc3599)