{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707138946418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707138946419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 16:15:46 2024 " "Processing started: Mon Feb  5 16:15:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707138946419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707138946419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Trigger -c Trigger " "Command: quartus_sta Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707138946419 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707138946482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707138946566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707138946567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946604 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707138946710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707138946717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946718 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707138946718 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707138946718 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|combout " "Node \"inst7\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|datab " "Node \"inst7\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|datab " "Node \"inst7\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|combout " "Node \"inst7\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst\|inst20~1\|dataa " "Node \"inst7\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|inst19\|inst21~1\|dataa " "Node \"inst7\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946719 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|combout " "Node \"inst\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|datab " "Node \"inst\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|datab " "Node \"inst\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|combout " "Node \"inst\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|dataa " "Node \"inst\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946719 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|combout " "Node \"inst11\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|dataa " "Node \"inst11\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|combout " "Node \"inst11\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|datab " "Node \"inst11\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|datab " "Node \"inst11\|inst6\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946719 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|combout " "Node \"inst11\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|datac " "Node \"inst11\|inst2\|inst19\|inst21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|dataa " "Node \"inst11\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|combout " "Node \"inst11\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|datac " "Node \"inst11\|inst2\|inst\|inst20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946719 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|combout " "Node \"inst12\|inst9\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst9\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|dataa " "Node \"inst12\|inst9\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|combout " "Node \"inst12\|inst9\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|datab " "Node \"inst12\|inst9\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|datab " "Node \"inst12\|inst9\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946719 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946719 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|combout " "Node \"inst12\|inst5\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datab " "Node \"inst12\|inst5\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|datab " "Node \"inst12\|inst5\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|combout " "Node \"inst12\|inst5\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst5\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|dataa " "Node \"inst12\|inst5\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946720 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|combout " "Node \"inst12\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|datac " "Node \"inst12\|inst2\|inst19\|inst21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|datac " "Node \"inst12\|inst2\|inst\|inst20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|combout " "Node \"inst12\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|dataa " "Node \"inst12\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707138946720 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707138946720 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout " "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout " "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138946721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707138946721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707138946722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707138946722 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707138946723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707138946728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707138946754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707138946754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.650 " "Worst-case setup slack is -19.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.650            -462.763 CLK  " "  -19.650            -462.763 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.385 " "Worst-case hold slack is -11.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.385            -173.452 CLK  " "  -11.385            -173.452 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138946768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138946770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.191 " "Worst-case minimum pulse width slack is -11.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.191           -4168.261 CLK  " "  -11.191           -4168.261 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138946776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138946776 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707138946802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707138946817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707138946972 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout " "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout " "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707138947023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707138947023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707138947035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707138947035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.301 " "Worst-case setup slack is -18.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.301            -432.186 CLK  " "  -18.301            -432.186 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.657 " "Worst-case hold slack is -10.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.657            -163.113 CLK  " "  -10.657            -163.113 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138947050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138947053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.593 " "Worst-case minimum pulse width slack is -10.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.593           -3837.966 CLK  " "  -10.593           -3837.966 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947060 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707138947086 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datab  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datab  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout " "From: inst7\|inst19\|inst21~1\|datad  to: inst7\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout " "From: inst7\|inst\|inst20~1\|datad  to: inst7\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707138947173 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707138947173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707138947174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707138947177 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707138947177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.061 " "Worst-case setup slack is -9.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.061            -208.237 CLK  " "   -9.061            -208.237 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.936 " "Worst-case hold slack is -4.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.936             -73.122 CLK  " "   -4.936             -73.122 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138947191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707138947195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.047 " "Worst-case minimum pulse width slack is -5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047           -1574.936 CLK  " "   -5.047           -1574.936 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707138947200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707138947200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707138947535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707138947535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707138947579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 16:15:47 2024 " "Processing ended: Mon Feb  5 16:15:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707138947579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707138947579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707138947579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707138947579 ""}
