<stg><name>shift</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %m_0 = phi i16 [ 0, %0 ], [ %m, %3 ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i31 [ 0, %0 ], [ %add_ln128, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln126 = icmp eq i16 %m_0, -25536

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 40000, i64 40000)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %m = add i16 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln126, label %4, label %_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:0  %add_ln128 = add i31 45568, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="63" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:1  %zext_ln128 = zext i31 %phi_mul to i63

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:2  %mul_ln128 = mul i63 3518437209, %zext_ln128

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:3  %idx = call i6 @_ssdm_op_PartSelect.i6.i63.i32.i32(i63 %mul_ln128, i32 43, i32 48)

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:4  %n = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %mul_ln128, i32 43, i32 50)

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:6  %icmp_ln96 = icmp ult i8 %n, 65

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:7  %tmp = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %mul_ln128, i32 50)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:9  %icmp_ln104 = icmp ult i8 %n, -64

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:46  %icmp_ln132 = icmp eq i8 %n, 0

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:5  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %mul_ln128, i32 43, i32 49)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:10  %zext_ln105 = zext i6 %idx to i7

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:11  %idx_1 = sub i7 -64, %zext_ln105

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:12  %and_ln104 = and i1 %icmp_ln104, %tmp

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:13  %idx_2 = select i1 %and_ln104, i7 %zext_ln105, i7 %idx_1

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:14  %idx_3 = select i1 %icmp_ln96, i7 %trunc_ln, i7 %idx_2

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:19  %zext_ln1265 = zext i7 %idx_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:20  %cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %zext_ln1265

]]></Node>
<StgValue><ssdm name="cos_table_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:21  %p_Val2_s = load i9* %cos_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:24  %zext_ln130 = zext i16 %m_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:25  %ary_r_V_addr = getelementptr [40000 x i32]* %ary_r_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_r_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:26  %ary_r_V_load = load i32* %ary_r_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ary_r_V_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:30  %sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %zext_ln1265

]]></Node>
<StgValue><ssdm name="sin_table_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:31  %p_Val2_2 = load i9* %sin_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:34  %ary_i_V_addr = getelementptr [40000 x i32]* %ary_i_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_i_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:35  %ary_i_V_load = load i32* %ary_i_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ary_i_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:8  %xor_ln100 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:15  %xor_ln96 = xor i1 %icmp_ln96, true

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:16  %and_ln100 = and i1 %xor_ln100, %xor_ln96

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:17  %or_ln104 = or i1 %and_ln104, %and_ln100

]]></Node>
<StgValue><ssdm name="or_ln104"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:18  %and_ln96 = and i1 %or_ln104, %xor_ln96

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:21  %p_Val2_s = load i9* %cos_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:22  %sub_ln703_2 = sub i9 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:23  %p_Val2_1 = select i1 %and_ln96, i9 %sub_ln703_2, i9 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:26  %ary_r_V_load = load i32* %ary_r_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ary_r_V_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:29  %and_ln60 = and i1 %tmp, %xor_ln96

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:31  %p_Val2_2 = load i9* %sin_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:32  %sub_ln703_3 = sub i9 0, %p_Val2_2

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:33  %p_Val2_3 = select i1 %and_ln60, i9 %sub_ln703_3, i9 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:35  %ary_i_V_load = load i32* %ary_i_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ary_i_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:27  %sext_ln1118 = sext i32 %ary_r_V_load to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:28  %sext_ln1118_1 = sext i9 %p_Val2_1 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:36  %sext_ln1118_2 = sext i32 %ary_i_V_load to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:37  %sext_ln1118_3 = sext i9 %p_Val2_3 to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:38  %mul_ln700 = mul i40 %sext_ln1118_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:39  %mul_ln1192 = mul i40 %sext_ln1118_3, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:40  %ret_V = add i40 %mul_ln1192, %mul_ln700

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:41  %real_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="real_V"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:42  %mul_ln700_1 = mul i40 %sext_ln1118_1, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:43  %mul_ln1193 = mul i40 %sext_ln1118_3, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:44  %ret_V_1 = sub i40 %mul_ln700_1, %mul_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:45  %imag_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_1, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="imag_V"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi42ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi17ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68:47  br i1 %icmp_ln132, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26, label %2

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %ary_r_s_V_addr_1 = getelementptr [40000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_r_s_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:1  store i32 %real_V, i32* %ary_r_s_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ary_i_s_V_addr_1 = getelementptr [40000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_i_s_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:3  store i32 %imag_V, i32* %ary_i_s_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:0  %sub_ln703 = sub i32 0, %real_V

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:1  %ary_r_s_V_addr = getelementptr [40000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_r_s_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:2  store i32 %sub_ln703, i32* %ary_r_s_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:3  %sub_ln703_1 = sub i32 0, %imag_V

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:4  %ary_i_s_V_addr = getelementptr [40000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="ary_i_s_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:5  store i32 %sub_ln703_1, i32* %ary_i_s_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit26:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
