###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:28:25 2025
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.912
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.158 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |    0.190 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.145 | 0.409 |   0.757 |    0.599 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.162 | 0.153 |   0.910 |    0.752 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.162 | 0.002 |   0.912 |    0.754 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.158 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.173 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.192 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.228 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.275 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.322 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.367 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.413 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.463 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.512 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.548 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.650 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.732 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.768 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.809 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.852 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.881 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.728 |    0.885 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.912
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.160 | 
     | RST_N_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |    0.187 | 
     | RST_N_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.145 | 0.409 |   0.757 |    0.597 | 
     | RST_N_MUX/U1                  | B ^ -> Y ^ | MX2X2M    | 0.162 | 0.153 |   0.910 |    0.750 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.162 | 0.002 |   0.912 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.160 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.176 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.194 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.230 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.278 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.324 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.369 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.416 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.466 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.514 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.550 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.652 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.734 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.771 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.812 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.854 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.883 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.003 |   0.725 |    0.886 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.912
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.173 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |    0.174 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.145 | 0.409 |   0.757 |    0.583 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.162 | 0.153 |   0.910 |    0.736 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.162 | 0.002 |   0.912 |    0.738 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.173 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.189 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.207 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.047 | 0.070 |   0.104 |    0.277 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.339 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.051 |   0.216 |    0.389 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.263 |    0.437 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.315 |    0.488 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.365 |    0.538 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.414 |    0.587 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.461 |    0.634 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.510 |    0.683 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.561 |    0.734 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.612 |    0.785 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.666 |    0.839 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.689 |    0.863 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.023 | 0.022 |   0.711 |    0.885 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.712 |    0.885 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.734
  Arrival Time                  0.911
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.177 | 
     | RST_N_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.347 |   0.347 |    0.170 | 
     | RST_N_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.145 | 0.409 |   0.757 |    0.579 | 
     | RST_N_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.162 | 0.153 |   0.910 |    0.733 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.162 | 0.002 |   0.911 |    0.734 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.177 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.193 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.211 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.047 | 0.070 |   0.104 |    0.281 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.343 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.051 |   0.216 |    0.393 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.263 |    0.441 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.315 |    0.492 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.365 |    0.542 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.414 |    0.591 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.461 |    0.638 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.510 |    0.687 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.561 |    0.738 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.612 |    0.789 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.666 |    0.843 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.689 |    0.867 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.023 | 0.022 |   0.711 |    0.889 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.712 |    0.889 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin UART_TX/U1_MUX_4x1/OUT_reg/CK 
Endpoint:   UART_TX/U1_MUX_4x1/OUT_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.886
  Arrival Time                  1.155
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.268 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |    0.076 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.468 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.875 | 
     | UART_TX/U1_MUX_4x1/OUT_reg            | SN ^       | SDFFSQX4M | 0.607 | 0.011 |   1.155 |    0.886 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.268 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.284 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.303 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.342 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.391 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.438 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.485 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.533 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.583 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.630 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.678 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.728 | 
     | scan_clk__L12_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.773 | 
     | TX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.861 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.930 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.966 | 
     | TX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    0.994 | 
     | UART_TX/U1_MUX_4x1/OUT_reg | CK ^       | SDFFSQX4M  | 0.024 | 0.000 |   0.726 |    0.994 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.149
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.384 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.039 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.353 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.760 | 
     | U0_PULSE_GEN/pls_flop_reg             | RN ^       | SDFFRQX2M | 0.607 | 0.005 |   1.149 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.399 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.418 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.458 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.506 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.553 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.600 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.649 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.698 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.746 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.793 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.843 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.888 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.977 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.045 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.081 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.109 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.726 |    1.109 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Data_SYNC/Pulse_FF_Out_reg/CK 
Endpoint:   Data_SYNC/Pulse_FF_Out_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.150
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.400 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.761 | 
     | Data_SYNC/Pulse_FF_Out_reg            | RN ^       | SDFFRQX2M | 0.560 | 0.004 |   1.150 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.400 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.419 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.454 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.502 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.549 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.594 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.640 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.690 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.739 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.775 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.877 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.959 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.995 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.036 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.079 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    1.107 | 
     | Data_SYNC/Pulse_FF_Out_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    1.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.150
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.400 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.761 | 
     | Data_SYNC/\en_sync_reg_reg[1]         | RN ^       | SDFFRQX2M | 0.560 | 0.004 |   1.150 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.400 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.419 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.455 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.502 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.549 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.594 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.641 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.690 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.739 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.775 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.877 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.959 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.996 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.036 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.079 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    1.108 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    1.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[0] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.150
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.014 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.400 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.761 | 
     | Data_SYNC/\en_sync_reg_reg[0]         | RN ^       | SDFFRQX2M | 0.560 | 0.004 |   1.150 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.400 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.419 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.455 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.503 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.549 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.594 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.641 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.691 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.739 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.775 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.877 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.959 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.996 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.037 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.079 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    1.108 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    1.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin UART_TX/U2_Parity_Calc/par_bit_reg/CK 
Endpoint:   UART_TX/U2_Parity_Calc/par_bit_reg/RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.151
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.351 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.759 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg    | RN ^       | SDFFRQX2M | 0.607 | 0.007 |   1.151 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.401 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.419 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.459 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.508 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.554 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.601 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.650 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.699 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.747 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.795 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.845 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.889 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.978 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.047 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.083 | 
     | TX_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.110 | 
     | UART_TX/U2_Parity_Calc/par_bit_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.726 |    1.111 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.151
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.041 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.350 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.758 | 
     | U0_PULSE_GEN/rcv_flop_reg             | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.151 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.401 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.420 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.460 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.508 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.555 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.602 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.651 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.700 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.748 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.796 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.846 | 
     | scan_clk__L12_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.890 | 
     | TX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.979 | 
     | TX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.048 | 
     | TX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.083 | 
     | TX_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.111 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.726 |    1.112 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[0] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.151
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.350 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.757 | 
     | UART_TX/U4_FSM/\current_state_reg[0]  | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.151 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.402 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.420 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.460 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.509 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.555 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.602 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.651 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.748 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.796 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.846 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.979 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.048 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.084 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.112 | 
     | UART_TX/U4_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.725 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin UART_TX/U4_FSM/Basy_reg/CK 
Endpoint:   UART_TX/U4_FSM/Basy_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.152
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.350 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.757 | 
     | UART_TX/U4_FSM/Basy_reg               | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.152 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.402 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.421 | 
     | scan_clk__L3_I1         | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.461 | 
     | scan_clk__L4_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.509 | 
     | scan_clk__L5_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.556 | 
     | scan_clk__L6_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.603 | 
     | scan_clk__L7_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.652 | 
     | scan_clk__L8_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.749 | 
     | scan_clk__L10_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.796 | 
     | scan_clk__L11_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.846 | 
     | scan_clk__L12_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1           | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.980 | 
     | TX_CLK_M__L1_I0         | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.048 | 
     | TX_CLK_M__L2_I0         | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.084 | 
     | TX_CLK_M__L3_I0         | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.112 | 
     | UART_TX/U4_FSM/Basy_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.726 |    1.112 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.151
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.757 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.151 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.402 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.421 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.461 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.509 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.556 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.603 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.652 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.749 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.796 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.846 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.980 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.049 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.698 |    1.084 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    1.111 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[7] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    1.112 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin UART_TX/U4_FSM/\current_state_reg[2] /CK 
Endpoint:   UART_TX/U4_FSM/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.152
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.757 | 
     | UART_TX/U4_FSM/\current_state_reg[2]  | RN ^       | SDFFRQX2M | 0.607 | 0.009 |   1.152 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.402 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.421 | 
     | scan_clk__L3_I1                      | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.461 | 
     | scan_clk__L4_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.509 | 
     | scan_clk__L5_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.556 | 
     | scan_clk__L6_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.603 | 
     | scan_clk__L7_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.652 | 
     | scan_clk__L8_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.749 | 
     | scan_clk__L10_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.796 | 
     | scan_clk__L11_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.846 | 
     | scan_clk__L12_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1                        | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.980 | 
     | TX_CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.049 | 
     | TX_CLK_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.084 | 
     | TX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    1.112 | 
     | UART_TX/U4_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.726 |    1.113 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.152
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.042 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.757 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.152 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.402 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.421 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.461 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.509 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.556 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.603 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.652 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.749 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.797 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.847 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.980 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.049 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.698 |    1.084 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    1.111 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    1.112 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[0] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.152
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.349 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.756 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | RN ^       | SDFFRQX2M | 0.607 | 0.008 |   1.152 |    0.765 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.403 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.421 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.461 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.510 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.556 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.603 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.652 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.701 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.749 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.797 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.847 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.891 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.980 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.049 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.085 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    1.112 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    1.112 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.153
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.388 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.043 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.756 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | RN ^       | SDFFRQX2M | 0.607 | 0.009 |   1.153 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.403 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.422 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.462 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.510 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.557 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.604 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.653 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.702 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.750 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.798 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.848 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.892 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.981 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.050 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.085 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    1.112 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    1.113 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.154
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.388 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.756 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | RN ^       | SDFFRQX2M | 0.607 | 0.010 |   1.154 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.404 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.422 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.462 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.511 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.557 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.604 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.653 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.703 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.750 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.798 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.848 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.893 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.981 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.050 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.698 |    1.086 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.113 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.114 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.154
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.388 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.348 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.755 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | RN ^       | SDFFRQX2M | 0.607 | 0.010 |   1.154 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.404 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.423 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.462 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.511 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.558 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.605 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.653 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.703 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.750 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.798 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.848 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.893 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.981 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.050 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.086 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.113 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.114 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.154
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.389 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.044 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.347 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.755 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | RN ^       | SDFFRQX2M | 0.607 | 0.010 |   1.154 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.389 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.405 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.423 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.463 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.511 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.558 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.605 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.654 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.703 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.751 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.799 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.849 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.893 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.982 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.051 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.086 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.114 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.000 |   0.725 |    1.114 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin UART_TX/U3_Serializer/\S_R_Data_reg[2] /CK 
Endpoint:   UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.155
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.390 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.045 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1                | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.754 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | RN ^       | SDFFRQX2M | 0.607 | 0.011 |   1.155 |    0.765 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.405 | 
     | scan_clk__L2_I0                        | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.424 | 
     | scan_clk__L3_I1                        | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.464 | 
     | scan_clk__L4_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.512 | 
     | scan_clk__L5_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.559 | 
     | scan_clk__L6_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.606 | 
     | scan_clk__L7_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.655 | 
     | scan_clk__L8_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.704 | 
     | scan_clk__L9_I1                        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.752 | 
     | scan_clk__L10_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.799 | 
     | scan_clk__L11_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.849 | 
     | scan_clk__L12_I0                       | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.894 | 
     | TX_CLK_MUX/U1                          | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.983 | 
     | TX_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.052 | 
     | TX_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.698 |    1.087 | 
     | TX_CLK_M__L3_I1                        | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    1.114 | 
     | UART_TX/U3_Serializer/\S_R_Data_reg[2] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    1.115 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.155
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.390 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.045 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.346 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.754 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | RN ^       | SDFFRQX2M | 0.607 | 0.012 |   1.155 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.405 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.424 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.464 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.512 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.559 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.606 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.655 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.704 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.752 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.800 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.850 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.894 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.983 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.052 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.087 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.115 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.115 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[6] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  1.159
  Slack Time                    0.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.390 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.009 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.756 | 
     | Data_SYNC/\sync_bus_reg[6]            | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.159 |    0.768 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.390 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.425 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.460 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.508 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.555 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.600 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.646 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.696 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.744 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.781 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.882 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.964 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.001 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.042 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.084 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.027 | 0.033 |   0.727 |    1.118 | 
     | Data_SYNC/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.730 |    1.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.156
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.046 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.753 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | RN ^       | SDFFRQX2M | 0.607 | 0.012 |   1.156 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.406 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.425 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.465 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.513 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.560 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.607 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.656 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.705 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.753 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.800 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.850 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.895 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.984 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.053 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.088 | 
     | TX_CLK_M__L3_I2                       | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.116 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.725 |    1.116 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[5] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  1.159
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.008 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.755 | 
     | Data_SYNC/\sync_bus_reg[5]            | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.159 |    0.768 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.425 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.461 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.508 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.555 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.600 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.646 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.696 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.745 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.781 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.883 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.965 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.001 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.042 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.085 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^ | CLKINVX40M | 0.027 | 0.033 |   0.727 |    1.118 | 
     | Data_SYNC/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.730 |    1.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Data_SYNC/enable_pulse_d_reg/CK 
Endpoint:   Data_SYNC/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.155
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.008 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.394 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.755 | 
     | Data_SYNC/enable_pulse_d_reg          | RN ^       | SDFFRQX2M | 0.560 | 0.009 |   1.155 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.406 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.425 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.461 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.508 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.555 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.600 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.646 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.696 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.745 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.781 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.883 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.965 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.001 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.042 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.085 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    1.113 | 
     | Data_SYNC/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.726 |    1.117 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.157
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.046 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.753 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.607 | 0.013 |   1.157 |    0.766 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.406 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.425 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.465 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.513 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.560 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.607 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.656 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.705 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.753 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.801 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.851 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.895 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.984 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.053 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.088 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.116 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    1.117 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[2] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.157
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.047 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.752 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2]   | RN ^       | SDFFRQX2M | 0.607 | 0.013 |   1.157 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.407 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.466 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.514 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.561 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.608 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.657 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.706 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.754 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.801 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.851 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.896 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.985 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.053 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.698 |    1.089 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.116 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.117 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.157
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.047 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.345 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.752 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.607 | 0.013 |   1.157 |    0.765 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.407 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.466 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.514 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.561 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.608 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.657 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.706 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.754 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.801 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.851 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.896 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.985 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.053 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.089 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.116 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.117 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.157
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.047 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.344 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.752 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.607 | 0.013 |   1.157 |    0.765 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.407 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.466 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.514 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.561 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.608 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.657 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.706 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.754 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.801 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.851 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.896 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.985 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.053 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.089 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.117 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.117 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.157
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.047 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.344 | 
     | Domain2_SYNC_RST_MUX/U1                   | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.752 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.607 | 0.013 |   1.157 |    0.765 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.407 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.466 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.514 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.561 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.608 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.657 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.706 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.754 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.802 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.852 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.896 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.985 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.054 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.089 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.117 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    1.117 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.156
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.754 | 
     | Data_SYNC/\sync_bus_reg[0]            | RN ^       | SDFFRQX2M | 0.560 | 0.010 |   1.156 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.407 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.462 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.509 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.556 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.601 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.648 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.697 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.746 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.782 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.884 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.966 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.003 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.043 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.086 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    1.115 | 
     | Data_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.726 |    1.118 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[1] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.157
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.047 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.344 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.752 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1]   | RN ^       | SDFFRQX4M | 0.607 | 0.013 |   1.157 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.407 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.466 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.514 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.561 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.608 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.657 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.706 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.754 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.802 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.852 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.896 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.985 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.054 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.089 | 
     | TX_CLK_M__L3_I2                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.117 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[1] | CK ^       | SDFFRQX4M  | 0.025 | 0.001 |   0.725 |    1.117 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[2] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.156
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.754 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2]   | RN ^       | SDFFRQX2M | 0.560 | 0.010 |   1.156 |    0.764 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.408 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.426 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.462 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.510 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.556 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.601 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.648 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.698 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.746 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.782 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.884 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.966 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.003 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.044 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.086 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.723 |    1.115 | 
     | SYS_Cntroller/\Stored_Frame1_reg[2] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.725 |    1.118 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[5] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.157
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.392 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.753 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5]   | RN ^       | SDFFRQX2M | 0.560 | 0.011 |   1.157 |    0.764 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.408 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.427 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.463 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.510 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.557 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.602 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.648 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.698 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.747 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.783 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.885 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.967 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.003 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.044 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.087 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.723 |    1.116 | 
     | SYS_Cntroller/\Stored_Frame1_reg[5] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.725 |    1.118 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[1] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.158
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.392 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.753 | 
     | Data_SYNC/\sync_bus_reg[1]            | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.158 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.408 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.427 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.463 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.511 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.557 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.602 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.649 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.698 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.747 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.783 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.885 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.967 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.004 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.044 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.087 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.118 | 
     | Data_SYNC/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.726 |    1.119 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[2] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.158
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.392 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.753 | 
     | Data_SYNC/\sync_bus_reg[2]            | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.158 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.408 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.427 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.463 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.511 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.557 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.602 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.649 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.699 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.747 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.783 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.885 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.967 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.004 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.045 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.087 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.118 | 
     | Data_SYNC/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.726 |    1.119 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[6] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.158
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.392 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.753 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6]   | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.158 |    0.764 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.409 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.427 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.463 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.511 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.557 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.602 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.649 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.699 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.747 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.783 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.885 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.967 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.004 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.045 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.087 | 
     | REF_CLK_M__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.118 | 
     | SYS_Cntroller/\Stored_Frame1_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.726 |    1.119 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[7] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.158
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.006 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.391 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.753 | 
     | Data_SYNC/\sync_bus_reg[7]            | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.158 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.409 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.428 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.463 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.511 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.558 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.603 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.649 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.699 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.748 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.784 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.886 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.968 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.004 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.045 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.088 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.118 | 
     | Data_SYNC/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.726 |    1.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[4] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.159
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.391 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.752 | 
     | Data_SYNC/\sync_bus_reg[4]            | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.159 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.409 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.428 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.464 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.512 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.558 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.603 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.650 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.699 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.748 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.784 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.886 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.968 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.005 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.045 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.088 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.119 | 
     | Data_SYNC/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.727 |    1.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Data_SYNC/\sync_bus_reg[3] /CK 
Endpoint:   Data_SYNC/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  1.159
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.005 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.391 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.752 | 
     | Data_SYNC/\sync_bus_reg[3]            | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.159 |    0.765 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.409 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.428 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.464 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.512 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.558 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.603 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.650 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.699 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.748 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.784 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.886 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.968 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.005 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.045 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.088 | 
     | REF_CLK_M__L5_I2           | A v -> Y ^ | CLKINVX40M | 0.026 | 0.031 |   0.725 |    1.119 | 
     | Data_SYNC/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.727 |    1.120 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[1] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  1.158
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.395 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |    0.004 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.390 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.751 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1]   | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.158 |    0.763 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.395 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.411 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.429 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.465 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.513 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.559 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.604 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.651 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.701 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.749 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.785 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.887 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.969 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.006 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.047 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.089 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.723 |    1.118 | 
     | SYS_Cntroller/\Stored_Frame1_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.724 |    1.119 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\Address_reg[0] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\Address_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.757
  Arrival Time                  1.156
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.055 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.337 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.744 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[0]   | RN ^       | SDFFRX1M  | 0.607 | 0.013 |   1.156 |    0.757 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.415 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.434 | 
     | scan_clk__L3_I1                     | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.473 | 
     | scan_clk__L4_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.522 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.569 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.616 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.664 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.714 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.761 | 
     | scan_clk__L10_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.809 | 
     | scan_clk__L11_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.859 | 
     | scan_clk__L12_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.904 | 
     | TX_CLK_MUX/U1                       | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.992 | 
     | TX_CLK_M__L1_I0                     | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    1.061 | 
     | TX_CLK_M__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    1.097 | 
     | TX_CLK_M__L3_I3                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    1.124 | 
     | UART_FIFO/U2_FIFO_R/\Address_reg[0] | CK ^       | SDFFRX1M   | 0.025 | 0.000 |   0.725 |    1.124 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin SYS_Cntroller/\Stored_Frame1_reg[3] /CK 
Endpoint:   SYS_Cntroller/\Stored_Frame1_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.756
  Arrival Time                  1.158
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |            |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.402 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.130 | 0.399 |   0.399 |   -0.003 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M  | 0.104 | 0.386 |   0.785 |    0.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M   | 0.560 | 0.361 |   1.146 |    0.744 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3]   | RN ^       | SDFFRX1M | 0.560 | 0.012 |   1.158 |    0.756 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.418 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.436 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.472 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.520 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.566 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.611 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.658 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.708 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.756 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.792 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.894 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.976 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.013 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.054 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    1.096 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.029 |   0.723 |    1.125 | 
     | SYS_Cntroller/\Stored_Frame1_reg[3] | CK ^       | SDFFRX1M   | 0.027 | 0.003 |   0.725 |    1.128 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin UART_RX/U2/\N_reg[2] /CK 
Endpoint:   UART_RX/U2/\N_reg[2] /RN (^) checked with  leading edge of 'DFTCLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.710
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  1.155
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.405 | 
     | Domain2_SYNC_RST_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.345 |   0.345 |   -0.061 | 
     | Domain2_SYNC_RST_MUX/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.116 | 0.392 |   0.736 |    0.331 | 
     | Domain2_SYNC_RST_MUX/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.606 | 0.408 |   1.144 |    0.739 | 
     | UART_RX/U2/\N_reg[2]                  | RN ^       | SDFFRQX2M | 0.607 | 0.011 |   1.155 |    0.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.405 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.421 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.439 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.479 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.527 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.574 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.621 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.670 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.719 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.767 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.815 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.865 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.911 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.987 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    1.054 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.682 |    1.087 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.710 |    1.115 | 
     | UART_RX/U2/\N_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.710 |    1.115 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.170
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |   -0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.379 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.740 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] | RN ^       | SDFFRQX2M | 0.560 | 0.024 |   1.170 |    0.764 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.421 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.440 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.476 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.523 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.570 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.615 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.661 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.711 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.760 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.796 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.898 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.980 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.016 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.057 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    1.099 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.027 | 0.031 |   0.724 |    1.130 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.726 |    1.132 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_FIFO/U0_FIFO_W/\Address_reg[1] /CK 
Endpoint:   UART_FIFO/U0_FIFO_W/\Address_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  1.171
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |   -0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.379 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.740 | 
     | UART_FIFO/U0_FIFO_W/\Address_reg[1]   | RN ^       | SDFFRQX2M | 0.560 | 0.025 |   1.171 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.421 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.440 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.476 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.524 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.570 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.615 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.662 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.712 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.760 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.796 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.898 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.980 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.017 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.058 | 
     | REF_CLK_M__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    1.099 | 
     | REF_CLK_M__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.027 | 0.031 |   0.724 |    1.130 | 
     | UART_FIFO/U0_FIFO_W/\Address_reg[1] | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.727 |    1.133 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.170
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |   -0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.379 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.740 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] | RN ^       | SDFFRQX2M | 0.560 | 0.024 |   1.170 |    0.764 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.422 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.440 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.476 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.524 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.570 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.615 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.662 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.712 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.760 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.796 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.898 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.980 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.017 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.058 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    1.099 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.027 | 0.031 |   0.724 |    1.130 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] | CK ^       | SDFFRQX2M  | 0.027 | 0.002 |   0.726 |    1.132 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /CK 
Endpoint:   UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.764
  Arrival Time                  1.171
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.130 | 0.399 |   0.399 |   -0.007 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.104 | 0.386 |   0.785 |    0.378 | 
     | Domain1_SYNC_RST_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 0.560 | 0.361 |   1.146 |    0.740 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] | RN ^       | SDFFRQX2M | 0.560 | 0.025 |   1.171 |    0.764 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.422 | 
     | scan_clk__L2_I0                         | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.441 | 
     | scan_clk__L3_I0                         | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.476 | 
     | scan_clk__L4_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.524 | 
     | scan_clk__L5_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.571 | 
     | scan_clk__L6_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.616 | 
     | scan_clk__L7_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.662 | 
     | scan_clk__L8_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.712 | 
     | scan_clk__L9_I0                         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.760 | 
     | scan_clk__L10_I0                        | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.797 | 
     | DFT_REF_MUX/U1                          | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.898 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.980 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    1.017 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    1.058 | 
     | REF_CLK_M__L4_I1                        | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    1.100 | 
     | REF_CLK_M__L5_I5                        | A v -> Y ^ | CLKINVX40M | 0.027 | 0.031 |   0.724 |    1.131 | 
     | UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] | CK ^       | SDFFRQX2M  | 0.027 | 0.001 |   0.726 |    1.132 | 
     +--------------------------------------------------------------------------------------------------------+ 

