INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:13:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 buffer33/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer33/dataReg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 1.259ns (16.926%)  route 6.179ns (83.074%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2373, unset)         0.508     0.508    buffer33/control/clk
    SLICE_X37Y171        FDRE                                         r  buffer33/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y171        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer33/control/fullReg_reg/Q
                         net (fo=163, routed)         1.101     1.807    buffer33/control/fullReg_reg_0
    SLICE_X5Y170         LUT3 (Prop_lut3_I1_O)        0.121     1.928 r  buffer33/control/dataReg[4]_i_1__8/O
                         net (fo=15, routed)          0.754     2.682    buffer33/control/buffer33_outs[2]
    SLICE_X12Y171        LUT5 (Prop_lut5_I0_O)        0.043     2.725 r  buffer33/control/Memory[0][6]_i_2__2/O
                         net (fo=1, routed)           0.152     2.877    buffer33/control/Memory[0][6]_i_2__2_n_0
    SLICE_X12Y171        LUT6 (Prop_lut6_I2_O)        0.043     2.920 r  buffer33/control/Memory[0][6]_i_1__12/O
                         net (fo=8, routed)           0.556     3.476    buffer123/fifo/D[6]
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.043     3.519 r  buffer123/fifo/Memory[0][6]_i_2__1/O
                         net (fo=4, routed)           0.651     4.170    cmpi8/buffer123_outs[6]
    SLICE_X3Y186         LUT6 (Prop_lut6_I0_O)        0.043     4.213 r  cmpi8/transmitValue_i_15/O
                         net (fo=1, routed)           0.000     4.213    cmpi8/transmitValue_i_15_n_0
    SLICE_X3Y186         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.401 r  cmpi8/transmitValue_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.401    cmpi8/transmitValue_reg_i_9_n_0
    SLICE_X3Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.450 r  cmpi8/transmitValue_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.450    cmpi8/transmitValue_reg_i_5_n_0
    SLICE_X3Y188         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.557 f  cmpi8/transmitValue_reg_i_2/CO[2]
                         net (fo=5, routed)           0.386     4.944    fork41/control/generateBlocks[1].regblock/result[0]
    SLICE_X1Y180         LUT6 (Prop_lut6_I0_O)        0.123     5.067 r  fork41/control/generateBlocks[1].regblock/transmitValue_i_2__76/O
                         net (fo=3, routed)           0.250     5.317    fork39/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X0Y178         LUT5 (Prop_lut5_I1_O)        0.043     5.360 r  fork39/control/generateBlocks[0].regblock/transmitValue_i_3__49/O
                         net (fo=1, routed)           0.232     5.592    fork39/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X2Y178         LUT6 (Prop_lut6_I5_O)        0.043     5.635 f  fork39/control/generateBlocks[1].regblock/transmitValue_i_2__106/O
                         net (fo=4, routed)           0.244     5.879    fork39/control/generateBlocks[1].regblock/outputValid_reg_0
    SLICE_X2Y176         LUT5 (Prop_lut5_I0_O)        0.043     5.922 r  fork39/control/generateBlocks[1].regblock/transmitValue_i_4__22/O
                         net (fo=1, routed)           0.329     6.251    buffer134/fifo/transmitValue_reg
    SLICE_X6Y174         LUT4 (Prop_lut4_I3_O)        0.043     6.294 f  buffer134/fifo/transmitValue_i_3__48/O
                         net (fo=7, routed)           0.350     6.644    fork34/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X6Y171         LUT6 (Prop_lut6_I0_O)        0.043     6.687 r  fork34/control/generateBlocks[1].regblock/transmitValue_i_2__105/O
                         net (fo=4, routed)           0.103     6.790    fork14/control/generateBlocks[2].regblock/dataReg_reg[7]_2
    SLICE_X6Y171         LUT5 (Prop_lut5_I1_O)        0.043     6.833 r  fork14/control/generateBlocks[2].regblock/fullReg_i_2__22/O
                         net (fo=7, routed)           0.395     7.228    fork14/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I2_O)        0.043     7.271 r  fork14/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.675     7.946    buffer33/E[0]
    SLICE_X36Y176        FDRE                                         r  buffer33/dataReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2373, unset)         0.483     9.183    buffer33/clk
    SLICE_X36Y176        FDRE                                         r  buffer33/dataReg_reg[7]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X36Y176        FDRE (Setup_fdre_C_CE)      -0.194     8.953    buffer33/dataReg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  1.007    




