[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of EP2C20F256I8N production of ALTERA from the text:Altera Corporation  Section I–1\nPreliminary\nSection I. Cyclone II\nDevice Family Data Sheet\nThis section provides informatio n for board layout designers to \nsuccessfully layout their boards for Cyclone®II devices. It contains the \nrequired PCB layout guidelines, device pin tables, and package \nspecifications.\nThis section includes the following chapters:\n■ Chapter 1. Introduction\n■ Chapter 2. Cyclone II Architecture\n■ Chapter 3. Configuration & Testing\n■ Chapter 4. Hot Socketing & Power-On Reset\n■ Chapter 5. DC Characteristic s and Timing Specifications\n■ Chapter 6. Reference & Ordering Information\nRevision History Refer to each chapter for its own specific revision history. For information \non when each chapter was updated, refer to the Chapter Revision Dates \nsection, which appears in  the complete handbook.\nSection I–2  Altera Corporation\nPreliminaryRevision History Cyclone II Device Handbook, Volume 1\nAltera Corporation  1–1\nFebruary 2008\n1. Introduction\nIntroduction Following the immensel y successful first-generation Cyclone® device \nfamily, Altera® Cyclone II FPGAs extend th e low-cost FPGA density \nrange to 68,416 logic elements (LEs ) and provide up to 622 usable I/O \npins and up to 1.1 Mbits of embedd ed memory. Cyclone II FPGAs are \nmanufactured on 300-mm wafers using TSMC\'s 90-nm low-k dielectric \nprocess to ensure rapid availability and low cost. By minimizing silicon \narea, Cyclone II devices can support complex digital systems on a single chip at a cost that rivals that of ASICs. Unlike other FPGA vendors who \ncompromise power consumption and pe rformance for low-cost, Altera’s \nlatest generation of low-cost FPGA s—Cyclone II FPGAs,  offer 60% higher \nperformance and half the power consumption of competing 90-nm \nFPGAs. The low cost and optimized feature set of Cyclone II FPGAs make \nthem ideal solutions for a wide array of automotive, consumer, \ncommunications, video processing, test and measurement, and other \nend-market solutions. Reference designs, system diagrams, and IP , found \nat www.altera.com , are available to help you rapidly develop complete \nend-market solutions using Cyclone II FPGAs.\nLow-Cost Embedded Processing Solutions\nCyclone II devices support the Nios II embedded processor which allows \nyou to implement custom-fit embedded processing solutions.  Cyclone II \ndevices can also expand the peripheral  set, memory, I/O, or performance \nof embedded processors.  Single or multiple Nios II embedded processors can be designed into a Cyclone II  device to provide additional \nco-processing power or even replace existing embedded processors in \nyour system.  Using Cyclone II and Nios II together allow for low-cost, high-performance embedded processi ng solutions, which allow you to \nextend your product\'s life cycle and improve time to market over \nstandard product solutions.\nLow-Cost DSP Solutions\nUse Cyclone II FPGAs alone or as DSP co-processors to improve \nprice-to-performance ratios for digital signal processing (DSP) \napplications. You can implement high-performance yet low-cost DSP \nsystems with the following Cyclone II features and design support:\n■ Up to 150 18 × 18 multipliers\n■ Up to 1.1 Mbit of on-chip embedded memory\n■ High-speed interfaces to external memoryCII51001-3.2\n1–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Features\n■ DSP intellectual property (IP) cores\n■ DSP Builder interface to The Ma thworks Simulink and Matlab \ndesign environment\n■ DSP Development Kit, Cyclone II Edition\nCyclone II devices include a powerful FPGA feature set optimized for \nlow-cost applications including a wide range of density, memory, \nembedded multiplier, and packaging op tions. Cyclone II devices support \na wide range of common external me mory interfaces and I/O protocols \nrequired in low-cost applications. Parameterizable IP cores from Altera \nand partners make using Cyclone II in terfaces and protocols fast and easy.\nFeaturesThe Cyclone II device family offers the following features:\n■ High-density architecture  with 4,608 to 68,416 LEs\n● M4K embedded memory blocks\n● Up to 1.1 Mbits of RAM availabl e without reducing available \nlogic\n● 4,096 memory bits per block (4,6 08 bits per block including 512 \nparity bits)\n● Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32, \nand ×36\n● True dual-port (one read and one write, two reads, or two \nwrites) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes\n● Byte enables for data input masking during writes\n● Up to 260-MHz operation\n■ Embedded multipliers\n● Up to 150 18- × 18-bit multipliers are each configurable as two independent 9- × 9-bit multi pliers with up to 250-MHz \nperformance\n● Optional input and output registers\n■ Advanced I/O support\n● High-speed differential I/O standard support, including LVDS, \nRSDS, mini-LVDS, LVPECL, differential HSTL, and differential \nSSTL \n● Single-ended I/O standard suppo rt, including 2.5-V and 1.8-V , \nSSTL class I and II, 1. 8-V and 1.5-V HSTL class I and II, 3.3-V PCI \nand PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-, \nand 1.8-V LVTTL\n● Peripheral Component Interconnect  Special Interest Group (PCI \nSIG) PCI Local Bus Specification, Revision 3.0  compliance for 3.3-V \noperation at 33 or 66 MHz for 32- or 64-bit interfaces \n● PCI Express with an external TI  PHY and an Altera PCI Express \n×1 Megacore® function\nAltera Corporation 1–3\nFebruary 2008 Cyclone II Device Handbook, Volume 1Introduction\n● 133-MHz PCI-X 1.0 specification compatibility\n● High-speed external memory support, including DDR, DDR2, \nand SDR SDRAM, and QDRII SR AM supported by drop in \nAltera IP MegaCore functions for ease of use\n● Three dedicated registers per I/O element (IOE): one input \nregister, one output register, and one output-enable register\n● Programmable bus-hold feature\n● Programmable output drive strength feature\n● Programmable delays from the pin to the IOE or logic array\n● I/O bank grouping for unique  VCCIO and/or VREF bank \nsettings\n● MultiVolt™ I/O standard support for 1.5-, 1.8-, 2.5-, and \n3.3-interfaces\n● Hot-socketing operation support\n● Tri-state with weak pull-up on  I/O pins before and during \nconfiguration\n● Programmable open-drain outputs\n● Series on-chip termination support\n■ Flexible clock management circuitry\n● Hierarchical clock network fo r up to 402.5-MHz performance\n● Up to four PLLs per device pr ovide clock multiplication and \ndivision, phase shifting, programm able duty cycle, and external \nclock outputs, allowing system-level clock management and \nskew control \n● Up to 16 global clock lines in th e global clock network that drive \nthroughout the entire device\n■ Device configuration\n● Fast serial configuration allows  configuration times less than \n100 ms\n● Decompression feature allows for smaller programming file \nstorage and faster configuration times\n● Supports multiple configuration mo des: active serial, passive \nserial, and JTAG-based configuration\n● Supports configuration through lo w-cost serial configuration \ndevices\n● Device configuration supports multi ple voltages (either 3.3, 2.5, \nor 1.8 V)\n■ Intellectual property\n● Altera megafunction and Altera MegaCore function support, \nand Altera Megafunctions Partners Program (AMPPSM) \nmegafunction support, for a wide range of embedded \nprocessors, on-chip and off-c hip interfaces, peripheral \nfunctions, DSP functi ons, and communications functions and \n1–4 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Features\nprotocols. Visit the Altera IPMegaStore at www.altera.com  to \ndownload IP MegaCore functions.\n● Nios II Embedded Processor support\nThe Cyclone II family of fers devices with the Fast-On feature, which \noffers a faster power-on-reset (POR) time. Devices that support the \nFast-On feature are designated with an “A” in the device ordering code.  \nFor example, EP2C5A, EP 2C8A, EP2C15A, and EP2C20A. The EP2C5A is \nonly available in the automotive sp eed grade. The EP 2C8A and EP2C20A \nare only available in the industrial  speed grade. The EP2C15A is only \navailable with the Fast-On feature and is available in both commercial and industrial grades. Th e Cyclone II “A” devices are identical in feature \nset and functionality to the non-A devices except for support of the faster \nPOR time.\nf Cyclone II A devices are offered in automotive speed grade. For more \ninformation, refer to the Cyclone II section in the Automotive-Gra de Device \nHandbook .\nf For more information on POR time specifications for Cyclone II A and \nnon-A devices, refer to the Hot Socketing & Power-On Reset  chapter in the \nCyclone II Devi ce Handbook .\nTable 1–1  lists the Cyclone II device family features. Table 1–2  lists the \nCyclone II device package offerings and maximum user I/O pins.\nTable 1–1. Cyclone II FPGA Family Features (Part 1 of 2)\nFeature EP2C5 (2) EP2C8 (2) EP2C15 (1) EP2C20 (2) EP2C35 EP2C50 EP2C70\nLEs 4,608 8,256 14,448 18,752 33,216 50,528 68,416\nM4K RAM blocks (4 \nKbits plus \n512 parity bits26 36 52 52 105 129 250\nTotal RAM bits 119,808 165,888 239,616 239,616 483,840 594,432 1,152,00\n0\nEmbedded \nmultipliers (3)13 18 26 26 35 86 150\nPLLs 2 2 4 4 4 4 4\nAltera Corporation 1–5\nFebruary 2008 Cyclone II Device Handbook, Volume 1Introduction\nMaximum user \nI/O pins158 182 315 315 475 450 622\nNotes to Table 1–1 :\n(1) The EP2C15A is only available with the Fast On feature, which offers a faster POR time. This device is available in \nboth commercial and industrial grade.\n(2) The EP2C5, EP2C8, and EP2C20 optionally support the Fa st On feature, which is de signated with an “A” in the \ndevice ordering  code. The EP2C5A is only available in the automotive speed grade. The EP2C8A and EP2C20A \ndevices are only available in industrial grade.\n(3) This is the total number of 18 × 18 multipliers. For the total number of 9 × 9 multipliers per device, multiply the \ntotal number of 18 × 18 multipliers by 2.Table 1–1. Cyclone II FPGA Family Features (Part 2 of 2)\nFeature EP2C5 (2) EP2C8 (2) EP2C15 (1) EP2C20 (2) EP2C35 EP2C50 EP2C70\n1–6 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Features\nCyclone II devices support vertical migration within the same package \n(for example, you can migrate between  the EP2C35, EPC50, and EP2C70 \ndevices in the 672-pin FineLine BGA pa ckage). The exception to vertical \nmigration support within the Cyclone II family is noted in Table 1–3 . Table 1–2. Cyclone II Package Opti ons & Maximum User I/O Pins Notes (1)  (2)\nDevice144-Pin \nTQFP (3)208-Pin \nPQFP (4)240-Pin \nPQFP256-Pin \nFineLine \nBGA484-Pin \nFineLine \nBGA484-Pin \nUltra \nFineLine \nBGA672-Pin \nFineLine \nBGA896-Pin \nFineLine \nBGA\nEP2C5 (6) (8) 89 142 — 158 (5) ——— —\nEP2C8 (6) 85 138 — 182 — — — —\nEP2C8A (6), (7) —— — 1 8 2—— — —\nEP2C15A (6), (7) — — — 152 315 — — —\nEP2C20 (6) — — 142 152 315 — — —\nEP2C20A (6), (7) — — — 152 315 — — —\nEP2C35 (6) — — — — 322 322 475 —\nEP2C50 (6) — — — — 294 294 450 —\nEP2C70 (6) — — — — — — 422 622\nNotes to Table 1–2 :\n(1) Cyclone II devices support vertical migration within the same package (for example, you can migrate between the \nEP2C20 device in the 484-pin FineLine BGA package and the EP2C35 and EP2C50 devices in the same package).\n(2) The Quartus® II software I/O pin counts include four additional pins, TDI, TDO, TMS, and TCK, which are not \navailable as general purpose I/O pins.\n(3) TQFP: thin quad flat pack.(4) PQFP: plastic quad flat pack.\n(5) Vertical migration is supported between the EP2C5F256 and the EP2C8F256 devices. However, not all of the DQ \nand DQS groups are supported. Vertical migration between the EP2C5 and the EP2C15 in the F256 package is not \nsupported.\n(6) The I/O pin counts for the EP2C5, EP2C8, and EP2C15A devices include 8 dedicated clock pins that can be used \nfor data inputs. The I/O counts for the EP2C20, EP2C35, EP2C50, and EP2C70 devices include 16 dedicated clock \npins that can be used for data inputs.\n(7) EP2C8A, EP2C15A, and EP2C20A have a Fast On feature that has a faster POR time. The EP2C15A is only available \nwith the Fast On option.\n(8) The EP2C5 optionally support the Fast  On feature, which is designated with an “A” in the device ordering code. \nThe EP2C5A is only available in the automotive sp eed grade. Refer to the Cyclone II section in the Automotive-Grade \nDevice Handbook . \nAltera Corporation 1–7\nFebruary 2008 Cyclone II Device Handbook, Volume 1Introduction\nVertical migration means that yo u can migrate to devices whose \ndedicated pins, configur ation pins, and power pins are the same for a \ngiven package across device densities.\n1 When moving from one density to a larger density, I/O pins are \noften lost because of the greater number of power and ground \npins required to support the addi tional logic within the larger \ndevice. For I/O pin migration across densities, you must cross \nreference the available I/O pins us ing the device pin-outs for all \nplanned densities of a given pack age type to identify which I/O \npins are migratable.\nTo ensure that your board layout supports migratable densities within \none package offering, enable the ap plicable vertical migration path \nwithin the Quartus II software (go to Assignments menu, then Device, \nthen click the Migration Devices  button). After compilation, check the \ninformation messages for a full list of  I/O, DQ, LVDS, and other pins that \nare not available because of the selected migration path. Table 1–3  lists the \nCyclone II device package offering s and shows the total number of \nnon-migratable I/O pins  when migrating from one density device to a \nlarger density device.Table 1–3. Total Number of Non-Migratable I/O Pins for Cyclone II Ver tical Migration Paths\nVertical \nMigration Path144-Pin TQFP208-Pin \nPQFP 256-Pin \nFineLine BGA \n(1)484-Pin \nFineLine BGA \n(2)484-Pin Ultra \nFineLine BGA672-Pin \nFineLine BGA \n(3)\nEP2C5 to \nEP2C844 1  (4) ———\nEP2C8 to \nEP2C15——3 0———\nEP2C15 to \nEP2C20—— 0 0 ——\nEP2C20 to \nEP2C35——1 6——\nEP2C35 to \nEP2C50— — — 28 28 (5) 28\nEP2C50 to \nEP2C70————2 82 8\nNotes to Table 1–3 :\n(1) Vertical migration between the EP2C5F256 to the EP2C15AF256 and the EP2C5F256 to the EP2C20F256 devices is \nnot supported.\n(2) When migrating from the EP2C20F484 device to the EP2C50 F484 device, a total of 39 I/O pins are non-migratable.\n(3) When migrating from the EP2C35F672 device to the EP2C70 F672 device, a total of 56 I/O pins are non-migratable.\n(4) In addition to the one non-migratable I/O pin, there are 34 DQ pins that are non-migratable.\n(5) The pinouts of 484 FBGA and 484 UBGA are the same.\n1–8 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Features\nCyclone II devices are available in up  to three speed grades: –6, –7, and \n–8, with –6 being the fastest. Table 1–4  shows the Cyclone II device \nspeed-grade offerings.\nTable 1–4. Cyclone II Device Speed Grades\nDevice144-Pin \nTQFP208-Pin \nPQFP 240-Pin \nPQFP256-Pin \nFineLine \nBGA484-Pin \nFineLine \nBGA484-Pin \nUltra \nFineLine \nBGA672-Pin \nFineLine \nBGA896-Pin \nFineLine \nBGA\nEP2C5 (1) –6, –7, –8–7, –8 — –6, –7, –8 ————\nEP2C8 –6, –7, –8–7, –8 — –6, –7, –8 ————\nEP2C8A (2) ——— –8 ————\nEP2C15A — — — –6, –7, –8–6, –7, –8 ———\nEP2C20 — — –8 –6, –7, –8–6, –7, –8 ———\nEP2C20A (2) ——— –8 –8 ———\nEP2C35 — — — — –6, –7, –8–6, –7, –8–6, –7, –8 —\nEP2C50 — — — — –6, –7, –8–6, –7, –8–6, –7, –8 —\nE P 2 C 7 0  — — ———— –6, –7, –8–6, –7, –8\nNotes to Table 1–4 :\n(1) The EP2C5 optionally support the Fast  On feature, which is designated with an “A” in the device ordering code. \nThe EP2C5A is only available in the automotive speed grade. Refer to the Cyclone II section in the Automotive-Grade \nDevice Handbook  for detailed information.\n(2) EP2C8A and EP2C20A are only available in industrial grade.\nAltera Corporation 1–9\nFebruary 2008 Cyclone II Device Handbook, Volume 1Introduction\nReferenced \nDocumentsThis chapter references the following documents:\n■ Hot Socketing & Power-On Reset  chapter in Cyclone II Device Handbook\n■ Automotive-Grade Device Handbook  \nDocument \nRevision HistoryTable 1–5  shows the revision history for this document.\nTable 1–5. Document Revision History\nDate & \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2008 \nv3.2●Added “Referenced Documents” .\n●Updated “Features”  section and Table 1–1 , Table 1–2 , \nand Table 1–4  with information about EP2C5A.—\nFebruary 2007 \nv3.1●Added document revision history.\n●Added new Note (2)  to Table 1–2 .Note to explain difference \nbetween I/O pin count \ninformation provided in \nTable 1–2  and in the Quartus II \nsoftware documentation.\nNovember 2005 \nv2.1●Updated Introduction and Features.\n●Updated Table 1–3 .—\nJuly 2005 v2.0 ●Updated technical content throughout.\n●Updated Table 1–2 .\n●Added Tables 1–3  and 1–4.—\nNovember 2004 \nv1.1●Updated Table 1–2 .\n●Updated bullet list in the “Features”  section.—\nJune 2004 v1.0 Added document to the Cyclone II Device Handbook. —\n1–10 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Document Revision History\nAltera Corporation  2–1\nFebruary 2007\n2. CycloneII Architecture\nFunctional \nDescriptionCyclone®II devices contain a two-dimensional row- and column-based \narchitecture to implement custom lo gic. Column and row interconnects \nof varying speeds provide signal interconnects between logic array \nblocks (LABs), embedded memory blocks, and embedded multipliers.\nThe logic array consists of LABs, wi th 16 logic elements (LEs) in each \nLAB. An LE is a small unit of logic providing efficient implementation of user logic functions. LABs are grouped into rows and columns across the \ndevice. Cyclone II devi ces range in density from 4,608 to 68,416 LEs.\nCyclone II devices provide a global  clock network and up to four \nphase-locked loops (PLLs). The global clock network consists of up to 16 \nglobal clock lines that drive throughout  the entire device. The global clock \nnetwork can provide clocks for all resources within the device, such as \ninput/output elements (IOEs), LEs, embedded multipliers, and \nembedded memory blocks. The global clock lines can also be used for other high fan-out signals. Cyclon e II PLLs provide general-purpose \nclocking with clock synthesis and ph ase shifting as well as external \noutputs for high-speed differential I/O support.\nM4K memory blocks are true dual-por t memory blocks wi th 4K bits of \nmemory plus parity (4, 608 bits). These blocks provide dedicated true \ndual-port, simple dual-port, or sing le-port memory up to 36-bits wide at \nup to 260 MHz. These blocks are arra nged in columns across the device \nin between certain LABs. Cyclone II devices offer between 119 to 1,152 Kbits of embedded memory.\nEach embedded multiplier block can im plement up to either two 9 × 9-bit \nmultipliers, or one 18  × 18-bit multiplier with up to 250-MHz \nperformance. Embedded multipliers are arranged in columns across the \ndevice.\nEach Cyclone II device I/O pin is fed by  an IOE located at the ends of LAB \nrows and columns around the peripher y of the device. I/O pins support \nvarious single-ended and differential I/O standards, such as the 66- and \n33-MHz, 64- and 32-bit PCI standard, PCI-X, and the LVDS I/O standard \nat a maximum data rate of 805 megabits  per second (Mbps) for inputs and \n640 Mbps for outputs. Each IOE contains a bidirectional I/O buffer and \nthree registers for registering input,  output, and output-enable signals. \nDual-purpose DQS, DQ, and DM pins along with delay chains (used to CII51002-3.1\n2–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Logic Elements\nphase-align double data rate (DDR) si gnals) provide inte rface support for \nexternal memory devices such as DDR, DDR2, and single data rate (SDR) \nSDRAM, and QDRII SRAM devices at up to 167 MHz. \nFigure 2–1  shows a diagram of the Cyclone II EP2C20 device.\nFigure 2–1. Cyclone II EP2C20  Device Block Diagram\nThe number of M4K memory blocks, embedded multiplier blocks, PLLs, \nrows, and columns vary per device.\nLogic ElementsThe smallest unit of logic in the Cycl one II architecture, the LE, is compact \nand provides advanced feat ures with efficient logic utilization. Each LE \nfeatures:\n■ A four-input look-up table (LUT), wh ich is a function generator that \ncan implement any functi on of four variables\n■ A programmable register\n■ A carry chain connection\n■ A register chain connection\n■ The ability to drive all types of interconnects: local, row, column, \nregister chain, and direct link interconnects\n■ Support for register packing\n■ Support for register feedbackPLL PLL IOEs\nPLL PLL IOEsIOEsLogic\nArrayLogic\nArrayLogic\nArrayLogic\nArrayIOEs\nM4K Block s M4K BlocksEmbedded\nMultipliers\nAltera Corporation 2–3\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–2  shows a Cyclone II LE.\nFigure 2–2. Cyclone II LE \nEach LE’s programmable register can be  configured for D, T, JK, or SR \noperation. Each register has data, clock, clock enable, and clear inputs. \nSignals that use the glob al clock network, genera l-purpose I/O pins, or \nany internal logic can drive the register’s clock and clear control signals. Either general-purpose I/O pins or internal logic can drive the clock \nenable. For combinational functions, the LUT output bypasses the \nregister and drives directly to the LE outputs.\nEach LE has three outputs that drive the local, row, and column routing \nresources. The LUT or register ou tput can drive these three outputs \nindependently. Two LE outputs drive column or row and direct link \nrouting connections and one drives local interconnect resources, allowing \nthe LUT to drive one output while the register drives another output. This \nfeature, register packing, improves device utilization because the device \ncan use the register and the LUT for unrelated functions. When using \nregister packing, the LAB-wide synchronous load control signal is not available. See “LAB Control Signals” on page 2–8  for more information.labclk1\nlabclk2labclr2LAB Carry-In\nClock &\nClock Enable\nSelect\nLAB Carr y-OutLook-Up\nTable\n(LUT)Carry\nChainRow, Column,\nAnd Direct Link \nRouting\nRow, Column,\nAnd Direct Link \nRoutingProgrammableRegister\nCLRNDQ\nENARegister Bypass\nPacked\nRegister Select\nChip-Wide\nReset\n(DEV_CLRn)\nlabclkena1\nlabclkena2Synchronous\nLoad and\nClear LogicLAB-Wide\nSynchronous\nLoad\nLAB-Wide\nSynchronous\nClear\nAsynchronous\nClear Logicdata1\ndata2\ndata3\ndata4\nlabclr1\nLocal Routing\nRegister Chain\nOutput Register\nFeedbackRegister ChainRouting FromPrevious LE\n2–4 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Logic Elements\nAnother special packing mode allows the register output to feed back into \nthe LUT of the same LE so that the re gister is packed with its own fan-out \nLUT, providing another mechanism for improved fitting. The LE can also \ndrive out registered and unregistered versions of the LUT output.\nIn addition to the three general routing outputs, the LEs within an LAB \nhave register chain outputs. Register  chain outputs allow registers within \nthe same LAB to cascade together. The register chain output allows an \nLAB to use LUTs for a single combinational function and the registers to \nbe used for an unrelated shift register implementation. These resources \nspeed up connections between LABs while saving local interconnect \nresources. See “MultiTrack Interconnect” on page 2–10  for more \ninformation on register chain connections.\nLE Operating Modes\nThe Cyclone II LE operates in  one of the following modes:\n■ Normal mode\n■ Arithmetic mode\nEach mode uses LE resources differently. In each mode, six available \ninputs to the LE—the four data inputs from the LAB local interconnect, \nthe LAB carry-in from the previous carry-chain LAB, and the register \nchain connection—are directed to diff erent destinations to implement the \ndesired logic function. LAB-wide signals provide clock, asynchronous \nclear, synchronous clear, synchronous load, and clock enable control for \nthe register. These LAB-wide signals are available in all LE modes.\nThe Quartus®II software, in conjunction with parameterized functions \nsuch as library of parameterized mo dules (LPM) function s, automatically \nchooses the appropriate mode for co mmon functions such as counters, \nadders, subtractors, and arithmetic functions. If  required, you can also \ncreate special-purpose functions that  specify which LE operating mode to \nuse for optimal performance.\nNormal Mode\nThe normal mode is suitable for general logic applications and \ncombinational functions. In normal mo de, four data inputs from the LAB \nlocal interconnect are inputs to a four-input LUT (see Figure 2–3 ). The \nQuartus II Compiler automaticall y selects the carry-in or the data3  \nsignal as one of the inputs to th e LUT. LEs in normal mode support \npacked registers and register feedback.\nAltera Corporation 2–5\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–3. LE in Normal Mode\nArithmetic Mode\nThe arithmetic mode is ideal for implementing adders, counters, \naccumulators, and co mparators. An LE in arithmetic mode implements a \n2-bit full adder and basic carry chain (see Figure 2–4 ). LEs in arithmetic \nmode can drive out registered and unregistered versions of the LUT \noutput. Register feedback and regist er packing are supported when LEs \nare used in arithmetic mode.data1\nFour-Input\nLUTdata2\ndata3\ncin (from cout \nof previous LE)\ndata4clock (LAB Wide)\nena (LAB Wide)\naclr (LAB Wide)CLRNDQ\nENAsclear\n(LAB Wide)sload\n(LAB Wide)\nRegister chain\nconnection\nRegisterchain outputRow, Column, and\nDirect Link RoutingRow, Column, and\nDirect Link Routing\nLocal routing\nRegister FeedbackPacked Register Input\n2–6 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Logic Elements\nFigure 2–4. LE in Arithmetic Mode\nThe Quartus II Compiler automatically  creates carry chain logic during \ndesign processing, or you can create it manually during design entry. \nParameterized functions such as LPM functions autom atically take \nadvantage of carry chains for the appropriate functions.\nThe Quartus II Compiler creates carr y chains longer than 16 LEs by \nautomatically linking LABs in the same column. For enhanced fitting, a long carry chain runs vertically, whic h allows fast horizontal connections \nto M4K memory blocks or embedded  multipliers through direct link \ninterconnects. For example, if a desi gn has a long carry chain in a LAB \ncolumn next to a column of M4K memory blocks, any LE output can feed \nan adjacent M4K memory block thro ugh the direct link interconnect. \nWhereas if the carry chains ran ho rizontally, any LAB not next to the \ncolumn of M4K memory blocks would use other row or column \ninterconnects to drive a M4K memory block. A carry chain continues as \nfar as a full column.clock (LAB Wide)\nena (LAB Wide)\naclr (LAB Wide)CLRNDQ\nENARegister chain\nconnectionsclear\n(LAB Wide)sload\n(LAB Wide)\nRegisterchain outputRow, column, and\ndirect link routingRow, column, and\ndirect link routing\nLocal routing\nRegister FeedbackThree-Input\nLUT\nThree-Input\nLUTcin (from cout\nof previous LE)data2data1\ncout\nAltera Corporation 2–7\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nLogic Array \nBlocksEach LAB consists of the following:\n■ 16 LEs\n■ LAB control signals\n■ LE carry chains\n■ Register chains\n■ Local interconnect\nThe local interconnect transfers sign als between LEs in the same LAB. \nRegister chain connections transfer the output of one LE’s register to the \nadjacent LE’s register within an LAB. The Quartus II Compiler places \nassociated logic within an LAB or adjacent LABs, allowing the use of \nlocal, and register chain connections for performance and area efficiency. \nFigure 2–5  shows the Cyclone II LAB.\nFigure 2–5. Cyclone II LAB Structure\nDirect link\ninterconnectfrom adjacen\nt\nblock\nDirect linkinterconnectto adjacentblockRow Interconnect\nColumn \nInterconnect\nLocal Interconnect LABDirect link\ninterconnectfrom adjacentblock\nDirect link\ninterconnectto adjacentblock\n2–8 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Logic Array Blocks\nLAB Interconnects\nThe LAB local interconnect can drive LEs within the same LAB. The LAB \nlocal interconnect is driven by column and row interconnects and LE \noutputs within the same LAB. Neighboring LABs, PLLs, M4K RAM \nblocks, and embedded multi pliers from the left and right can also drive \nan LAB’s local interconnect through th e direct link connection. The direct \nlink connection feature minimi zes the use of row and column \ninterconnects, providing higher performance and flexibility. Each LE can \ndrive 48 LEs through fast local and direct link interconnects. Figure 2–6  \nshows the direct link connection.\nFigure 2–6. Direct Link Connection\nLAB Control Signals\nEach LAB contains dedicated logic for driving control signals to its LEs. The control signals include:\n■ Two clocks\n■ Two clock enables\n■ Two asynchronous clears\n■ One synchron ous clear\n■ One synchronous loadLABDirect link\ninterconnectto rightDirect link interconnect from\nright LAB, M4K memoryblock, embedded multiplier,PLL, or IOE outputDirect link interconnect from\nleft LAB, M4K memory\nblock, embedded multiplier,\nPLL, or IOE output\nLocal\nInterconnectDirect link\ninterconnect\nto left\nAltera Corporation 2–9\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nThis gives a maximum of seven contro l signals at a time. When using the \nLAB-wide synchronous load, the clkena  of labclk1  is not available. \nAdditionally, register packing and synchronous load cannot be used \nsimultaneously.\nEach LAB can have up to four non-glob al control signals. Additional LAB \ncontrol signals can be used as lo ng as they are global signals.\nSynchronous clear and load  signals are useful for implementing counters \nand other functions. The synchronous clear and synchronous load signals \nare LAB-wide signals that affe ct all registers in the LAB.\nEach LAB can use two clocks and two clock enable signals. Each LAB’s \nclock and clock enable signals are linked. For exampl e, any LE in a \nparticular LAB using the labclk1  signal also uses labclkena1 . If the \nLAB uses both the rising and falling ed ges of a clock, it also uses both \nLAB-wide clock signals. De-asserting the clock enable signal turns off the \nLAB-wide clock.\nThe LAB row clocks [5..0] and LAB local interconnect generate the LAB-\nwide control signals. The MultiTrack™ interconnect’s inherent low skew \nallows clock and control signal di stribution in addition to data. Figure 2–7  \nshows the LAB control signal generation circuit.\nFigure 2–7. LAB-Wide Control Signals\nLAB-wide signals control the logic for the register’s clear signal. The LE \ndirectly supports an asynchronous clear function. Each LAB supports up \nto two asynchronous clear signals ( labclr1  and labclr2 ).labclkena1\nlabclk2 labclk1labclkena2 labclr1Dedicated\nLAB RowClocks\nLocalInterconnectLocalInterconnect\nLocal\nInterconnect\nLocal\nInterconnect\nsyncloadsynclr\nlabclr26\n2–10 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007MultiTrack Interconnect\nA LAB-wide asynchronous load signal to control the logic for the \nregister’s preset signal is not availabl e. The register preset is achieved by \nusing a NOT gate push-back technique. Cyclone II devices can only \nsupport either a preset or asynchronous clear signal.\nIn addition to the clea r port, Cyclone II devices provide a chip-wide reset \npin (DEV_CLRn ) that resets all registers in th e device. An option set before \ncompilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.\nMultiTrack \nInterconnectIn the Cyclone II architecture, conne ctions between LEs, M4K memory \nblocks, embedded multipliers, and device I/O pins are provided by the \nMultiTrack interconnect structure with DirectDrive™  technology. The \nMultiTrack interconnect consists of  continuous, performance-optimized \nrouting lines of different speeds used for inter- and intra-design block \nconnectivity. The Quartus II Compiler automatically places critical paths \non faster interconnects to improve design performance.\nDirectDrive technology is a deterministic routing technology that ensures \nidentical routing resource usage for any function regardless of placement within the device. The MultiTrack interconnect and DirectDrive \ntechnology simplify the integration stage of block-based designing by \neliminating the re-optimization cycl es that typically follow design \nchanges and additions.\nThe MultiTrack interconnect consists of row (direct link, R4, and R24) and \ncolumn (register chain, C4, and C 16) interconnects that span fixed \ndistances. A routing structure with fi xed-length resources for all devices \nallows predictable and repeatable performance when migrating through \ndifferent device densities.\nRow Interconnects\nDedicated row interconnects route signals to and from LABs, PLLs, M4K memory blocks, and embedded multipliers within the same row. These \nrow resources include:\n■ Direct link interconnects between LABs and adjacent blocks\n■ R4 interconnects traversing fo ur blocks to the right or left\n■ R24 interconnects for high-speed ac cess across the length of the \ndevice\nAltera Corporation 2–11\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nThe direct link interconnect allows  an LAB, M4K memory block, or \nembedded multiplier block to drive into the local interconnect of its left \nand right neighbors. Only one side of a PLL block interfaces with direct \nlink and row interconnects. The direct link interconnect provides fast \ncommunication between adjacent LABs and/or blocks without using row interconnect resources.\nThe R4 interconnects span four LA Bs, three LABs and one M4K memory \nblock, or three LABs and one embedded multiplier to the right or left of a \nsource LAB. These resources are used for fast row connections in a four-\nLAB region. Every LAB has its own set of R4 interconnects to drive either left or right. Figure 2–8  shows R4 interconnect connections from an LAB. \nR4 interconnects can drive and be driven by LABs, M4K memory blocks, \nembedded multipliers, PLLs, and row IOEs. For LAB interfacing, a primary LAB or LAB neighbor (see Figure 2–8 ) can drive a given R4 \ninterconnect. For R4 interconnects th at drive to the right, the primary \nLAB and right neighbor can drive on to the interconnect. For R4 interconnects that drive to the left, the primary LAB and its left neighbor \ncan drive on to the interconnect. R4 interconnects can drive other R4 \ninterconnects to extend the range of LABs they can drive. Additionally, \nR4 interconnects can drive R24 interc onnects, C4, and C16 interconnects \nfor connections from one row to another. \nFigure 2–8. R4 Interconnect Connections\nNotes to Figure 2–8 :\n(1) C4 interconnects can drive R4 interconnects.\n(2) This pattern is repeated for every LAB in the LAB row.Primary\nLAB (2)R4 Interconnect\nDriving LeftAdjacent LAB can\nDrive onto Another\nLAB\'s R4 InterconnectC4 Column Interconnects (1)R4 Interconnect\nDriving Right\nLAB\nNeighborLAB\nNeighbor\n2–12 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007MultiTrack Interconnect\nR24 row interconnects span 24 LABs and provide the fastest resource for \nlong row connections between non-ad jacent LABs, M4K memory blocks, \ndedicated multipliers, and row IOEs. R24 row interconnects drive to \nother row or column interconnects at every fourth LAB. R24 row \ninterconnects drive LAB local interconnects via R4 and C4 interconnects and do not drive directly to LAB local interconnects. R24 interconnects \ncan drive R24, R4, C16, and C4 interconnects.\nColumn Interconnects\nThe column interconnect operates similar to the row interconnect. Each column of LABs is served by a dedicated column interconnect, which \nvertically routes signals to and from LABs, M4K memory blocks, \nembedded multipliers, and row and column IOEs. These column \nresources include:\n■ Register chain intercon nects within an LAB\n■ C4 interconnects traversing a distan ce of four blocks in an up and \ndown direction\n■ C16 interconnects for high-speed vertical routing through the device\nCyclone II devices include an enhanc ed interconnect structure within \nLABs for routing LE output to LE input connections faster using register \nchain connections. The register chai n connection allows the register \noutput of one LE to connect directly to the register input of the next LE in \nthe LAB for fast shift registers. Th e Quartus II Compiler automatically \ntakes advantage of these resources to improve utilization and \nperformance. Figure 2–9  shows the register chain interconnects.\nAltera Corporation 2–13\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–9. Register Chain Interconnects\nThe C4 interconnects span four LABs, M4K blocks, or embedded \nmultipliers up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–10  shows the C4 \ninterconnect connections from an LAB in a column. The C4 interconnects \ncan drive and be driven by all types of architecture blocks, including PLLs, M4K memory blocks, embedded multiplier blocks, and column \nand row IOEs. For LAB interconnection, a primary LAB or its LAB \nneighbor (see Figure 2–10 ) can drive a given C4 interconnect. C4 \ninterconnects can drive each other to extend their range as well as drive \nrow interconnects for colu mn-to-column connections.LE 1\nLE 2\nLE 3\nLE 4\nLE 5\nLE 6\nLE 7\nLE 8\nLE 9\nLE 10\nLE 11\nLE 12\nLE13\nLE 14\nLE 15\nLE 16Carry Chain\nRouting to\nAdjacent LE\nLocal\nInterconnectRegister ChainRouting to Adjacen\nt\nLE\'s Register InputLocal Interconnect\nRouting Among LEsin the LAB\n2–14 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007MultiTrack Interconnect\nFigure 2–10. C4 Inte rconnect Connections Note (1)\nNote to Figure 2–10 :\n(1) Each C4 interconnect can drive either up or down four rows.C4 Interconnect\nDrives Local and R 4\nInterconnectsUp to Four Rows\nAdjacent LAB can\ndrive onto neighboring\nLAB\'s C4 interconnectC4 InterconnectDriving Up\nC4 InterconnectDriving DownLAB\nRow\nInterconnect\nLocal\nInterconnectPrimary\nLABLAB\nNeighbor\nAltera Corporation 2–15\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nC16 column interconnects span a length of 16 LABs and provide the \nfastest resource for long column  connections between LABs, M4K \nmemory blocks, embedded multipliers, and IOEs. C16 column \ninterconnects drive to other row and column interconnects at every \nfourth LAB. C16 column interconnects drive LAB local interconnects via C4 and R4 interconnects and do not drive LAB local interconnects \ndirectly. C16 interconnects can drive R24, R4, C16, and C4 interconnects.\nDevice Routing\nAll embedded blocks communicate with the logic array similar to \nLAB-to-LAB interfaces. Each block (for example, M4K memory, \nembedded multiplier, or PLL) connects to row and column interconnects and has local interconnect regions driven by row and column \ninterconnects. These bloc ks also have direct link  interconnects for fast \nconnections to and from a neighboring LAB.\nTable 2–1  shows the Cyclone II device’s routing scheme.\nTable 2–1. Cyclone II Device Routing Scheme (Part 1 of 2)\nSourceDestinationRegister Chain\nLocal Interconnect\nDirect Link Interconnect\nR4 Interconnect\nR24 Interconnect\nC4 Interconnect\nC16 Interconnect\nLE\nM4K RAM Block\nEmbedded Multiplier\nPLL\nColumn IOE\nRow IOE\nRegister \nChainv\nLocal \nInterconnectvvvvvv\nDirect Link \nInterconnectv\nR4 \nInterconnectv vvvv\nR24 \nInterconnectvvvv\nC4 \nInterconnectv vvvv\nC16 \nInterconnectvvvv\n2–16 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nGlobal Clock \nNetwork & \nPhase-Locked \nLoopsCyclone II devices provide global clock networks and up to four PLLs for \na complete clock management solution . Cyclone II clock network features \ninclude:\n■ Up to 16 global clock networks\n■ Up to four PLLs\n■ Global clock network dynamic clock source selection\n■ Global clock network dynamic enable and disableLE vvvv v\nM4K memory \nBlockvvv v\nEmbedded \nMultipliersvvv v\nPLL vv v\nColumn IOE vv\nRow IOE vvvvTable 2–1. Cyclone II Device Routing Scheme (Part 2 of 2)\nSourceDestinationRegister Chain\nLocal Interconnect\nDirect Link Interconnect\nR4 Interconnect\nR24 Interconnect\nC4 Interconnect\nC16 Interconnect\nLE\nM4K RAM Block\nEmbedded Multiplier\nPLL\nColumn IOE\nRow IOE\nAltera Corporation 2–17\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nEach global clock network has a cl ock control block to select from a \nnumber of input clock sources (PLL clock outputs, CLK[]  pins, DPCLK[]  \npins, and internal logic) to driv e onto the global clock network. Table 2–2  \nlists how many PLLs, CLK[]  pins, DPCLK[]  pins, and global clock \nnetworks are available in  each Cyclone II device. CLK[]  pins are \ndedicated clock pins and DPCLK[]  pins are dual-purpose clock pins.\nFigures 2–11  and 2–12  show the location of the Cyclone II PLLs, CLK[]  \ninputs, DPCLK[]  pins, and clock control blocks. Table 2–2. Cyclone II Device Clock Resources\nDeviceNumber of \nPLLsNumber of \nCLK PinsNumber of \nDPCLK PinsNumber of \nGlobal Clock \nNetworks\nEP2C5 2 8 8 8\nEP2C8 2 8 8 8\nEP2C15 4 16 20 16\nEP2C20 4 16 20 16\nEP2C35 4 16 20 16EP2C50 4 16 20 16\nEP2C70 4 16 20 16\n2–18 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nFigure 2–11. EP2C5 & EP2C8 PLL, CLK[], D PCLK[] & Clock Control Block Locations\nNote to Figure 2–11 :\n(1) There are four clock control blocks on each side.PLL 2\nCLK[7..4]DPCLK7\nDPCLK6CLK[3..0]DPCLK0\nDPCLK1DPCLK10 DPCLK8\nDPCLK2GCLK[7..0]GCLK[7..0]\nDPCLK4PLL 188\n8\n8\nClock Control\nBlock (1)Clock Control\nBlock (1)\n4\n444\nAltera Corporation 2–19\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–12. EP2C15 & Larger PLL, CLK[], D PCLK[] & Clock Control Block Locations\nNotes to Figure 2–12 :\n(1) There are four clock control blocks on each side.\n(2) Only one of the corner CDPCLK  pins in each corner can feed the clock control block at a time. The other CDPCLK  pins \ncan be used as general-purpose I/O pins.PLL 4PLL 3 PLL 2\nCLK[7..4]DPCLK7CDPCLK5\nCDPCLK4DPCLK6CLK[3..0]DPCLK0CDPCLK0\nCDPCLK1DPCLK1CDPCLK7DPCLK[9..8] DPCLK[11..10]\nCLK[11..8]\nGCLK[15..0]\nGCLK[15..0]\nPLL 1CDPCLK6\nCDPCLK2\nDPCLK[5..4] DPCLK[3..2]CLK[15..12] CDPCLK3Clock Control\nBlock (1)\nClock Control\nBlock (1)16 1616\n16\n2244\n44\n42 2\n4\n(2) (2)\n(2) (2)4\n43\n3\n3\n3\n2–20 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nDedicated Clock Pins\nLarger Cyclone II devices (EP2C15 and larger devices) have 16 dedicated \nclock pins ( CLK[15..0] , four pins on each side of the device). Smaller \nCyclone II devices (EP2C5 and EP2C8 devices) have eight dedicated clock pins ( CLK[7..0] , four pins on left and right sides of the device). These \nCLK pins drive the global clock network (GCLK), as shown in \nFigures 2–11  and 2–12 .\nIf the dedicated clock pins are not us ed to feed the glob al clock networks, \nthey can be used as general-purpose input pins to feed the logic array \nusing the MultiTrack interconnect. Howe ver, if they are used as general-\npurpose input pins, they do not have  support for an I/O register and \nmust use LE-based registers in place of an I/O register.\nDual-Purpose Clock Pins\nCyclone II devices have either 20 dual-purpose clock pins, \nDPCLK[19..0]  or 8 dual-purpose clock pins, DPCLK[7..0] . In the \nlarger Cyclone II devices (EP2C15 devices and higher), there are \n20DPCLK  pins; four on the left and right sides and six on the top and \nbottom of the device. The corner CDPCLK  pins are first multiplexed before \nthey drive into the clock control bloc k. Since the signals pass through a \nmultiplexer before feeding the clock control block, these signals incur \nmore delay to the clock control block than other DPCLK  pins that directly \nfeed the clock control block. In the smaller Cyclone II devices (EP2C5 and \nEP2C8 devices), there are eight DPCLK  pins; two on each side of the device \n(see Figures 2–11  and 2–12 ).\nA programmable delay chain is available from the DPCLK  pin to its fan-\nout destinations. To set the propagation delay from the DPCLK  pin to its \nfan-out destinations, use the Input Delay from Dual-Purpose Clock Pin \nto Fan-Out Destinations  assignment in the Quartus II software.\nThese dual-purpose pins can connect  to the global clock network for \nhigh-fanout control signals such as clocks, asynchronous clears, presets, \nand clock enables, or protocol control signals such as TRDY  and IRDY  for \nPCI, or DQS signals for ex ternal memory interfaces.\nAltera Corporation 2–21\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nGlobal Clock Network\nThe 16 or 8 global clock networks drive throughout the entire device. \nDedicated clock pins ( CLK[] ), PLL outputs, the logic array, and \ndual-purpose clock ( DPCLK[] ) pins can also driv e the global clock \nnetwork. \nThe global clock network can provide clocks for all resources within the \ndevice, such as IOEs, LEs, memory blocks, and embedded multipliers. \nThe global clock lines can also be used  for control signals, such as clock \nenables and synchronous or asynchrono us clears fed from the external \npin, or DQS signals for DDR SDRAM or  QDRII SRAM interfaces. Internal \nlogic can also drive the global cloc k network for internally generated \nglobal clocks and asynchronous clea rs, clock enables, or other control \nsignals with large fan-out.\nClock Control Block\nThere is a clock control block for each  global clock netw ork available in \nCyclone II devices. The clock control blocks are arranged on the device \nperiphery and there are a maximum of  16 clock control blocks available \nper Cyclone II device. The larger Cyclone II devices (EP2C15 devices and \nlarger) have 16 clock control blocks, four on each side of the device. The \nsmaller Cyclone II devices (EP2C5 and EP2C8 devices) have eight clock control blocks, four on the left  and right sides of the device.\nThe control block has these functions:\n■ Dynamic global clock network clock source selection \n■ Dynamic enable/disable of the global clock network \nIn Cyclone II devices, the dedicated CLK[]  pins, PLL counter outputs, \nDPCLK[]  pins, and internal logic can all feed the clock control block. The \noutput from the clock control bloc k in turn feeds the corresponding \nglobal clock network. \nThe following sources can be inputs to a given clock control block:\n■ Four clock pins on the same si de as the clock control block\n■ Three PLL clock outputs from a PLL\n■ Four DPCLK  pins (including CDPCLK  pins) on the same side as the \nclock control block\n■ Four internally-generated signals\n2–22 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nOf the sources listed, only two cloc k pins, two PLL clock outputs, one \nDPCLK  pin, and one internally-generated signal are chosen  to drive into a \nclock control block. Figure 2–13  shows a more detailed diagram of the \nclock control block. Out of these six inputs, the two clock input pins and \ntwo PLL outputs can be dynamic select ed to feed a global clock network. \nThe clock control block supports static selection of DPCLK  and the signal \nfrom internal logic.\nFigure 2–13. Clock Control Block\nNotes to Figure 2–13 :\n(1) The CLKSWITCH  signal can either be set through the configuration file or it can be dynamically set when using the \nmanual PLL switchover feature. The output of the multiplexer is the input reference clock (f IN) for the PLL. \n(2) The CLKSELECT[1..0]  signals are fed by internal logic and can be used to dynamically select the clock source for \nthe global clock network when the device is in user mode.\n(3) The static clock select signals are se t in the configuration file and cannot be dynamically controlled when the device \nis in user mode.\n(4) Internal logic can be used to enabled or di sabled the global clock network in user mode.CLKSWITCH (1)Static Clock Select (3)\nStatic Clock\nSelect (3)Internal LogicClock Control Block\nDPCLK or\nCDPCLK\nCLKSELECT[1..0] (2) CLKENA (4)inclk1\ninclk0CLK[ n + 3]\nCLK[ n + 2]\nCLK[ n + 1]\nCLK[ n]fINC0\nC1\nC2PLLGlobal\nClockEnable/\nDisable\n(3)\nAltera Corporation 2–23\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nGlobal Clock Network Distribution\nCyclone II devices contains 16 global  clock networks. The device uses \nmultiplexers with these cl ocks to form six-bit buses to drive column IOE \nclocks, LAB row clocks, or row IOE clocks (see Figure 2–14 ). Another \nmultiplexer at the LAB level selects tw o of the six LAB row clocks to feed \nthe LE registers within the LAB.\nFigure 2–14. Global Clock Network Multiplexers\nLAB row clocks can feed LEs, M4K memory blocks, and embedded multipliers. The LAB row clocks also extend to the row I/O clock regions.\nIOE clocks are associated  with row or column bl ock regions. Only six \nglobal clock resources feed to these row and column regions. Figure 2–15  \nshows the I/O clock regions. Clock [15 or 7..0]\nRow I/O Region\nIO_CLK [5..0]Column I/O Region\nIO_CLK [5..0]\nLAB Row Clock \nLABCLK[5..0]Global Clock\nNetwork\n2–24 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nFigure 2–15. LAB & I/O Clock Regions\nf For more information on the global clock network and the clock control \nblock, see the PLLs in Cyclone II Devices  chapter in Volume 1 of the \nCyclone II Devi ce Handbook .Column I/O Clock Region\nIO_CLK[5..0]\nColumn I/O Clock Region\nIO_CLK[5..0]6\n6I/O Clock Regions\nI/O Clock Regions8 or 16Global Clock\nNetwork\nRow I/O Cloc k\nRegion\nIO_CLK[5..0]Cyclone Logic Array\n6\n6LAB Row Clocks\nlabclk[5..0]\nLAB Row Clocks\nlabclk[5..0]\nLAB Row Clocks\nlabclk[5..0]LAB Row Clocks\nlabclk[5..0]\nLAB Row Clocks\nlabclk[5..0]\nLAB Row Clocks\nlabclk[5..0]\n66\n6\n66\n666 6\n6\nAltera Corporation 2–25\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nPLLs\nCyclone II PLLs provide general-purpos e clocking as well as support for \nthe following features:\n■ Clock multiplication and division\n■ Phase shifting\n■ Programmable duty cycle\n■ Up to three internal clock outputs\n■ One dedicated external clock output\n■ Clock outputs for differential I/O support\n■ Manual clock switchover\n■ Gated lock signal\n■ Three different clock feedback modes\n■ Control signals\nCyclone II devices contain either two or four PLLs. Table 2–3  shows the \nPLLs available for each Cyclone II device.\nTable 2–3. Cyclone II Device PLL Availability\nDevice PLL1 PLL2 PLL3 PLL4\nEP2C5 vv\nEP2C8 vv\nEP2C15 vvv v\nEP2C20 vvv v\nEP2C35 vvv v\nEP2C50 vvv v\nEP2C70 vvv v\n2–26 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Global Clock Network & Phase-Locked Loops\nTable 2–4  describes the PLL features in Cyclone II devices. \nTable 2–4. Cyclone II PLL Features\nFeature Description\nClock multiplication and division m / (n × post-scale counter) \nm and post-scale counter values (C0 to C2) range from 1 to 32. n ranges \nfrom 1 to 4.\nPhase shift Cyclone II PLLs have an advan ced clock shift capability that enables \nprogrammable phase shifts in increments of at least 45°. The finest \nresolution of phase shifting is determi ned by the voltage control oscillator \n(VCO) period divided by 8 (for example, 1/1000 MHz/8 = down to 125-ps \nincrements). \nProgrammable duty cycle The programmable duty cycl e allows PLLs to generate clock outputs with \na variable duty cycle. This feature is supported on each PLL post-scale \ncounter (C0-C2). \nNumber of internal clock outputs The Cyclone II PLL has three outputs which can drive the global clock \nnetwork. One of these outputs (C2) can also drive a dedicated \nPLL<#>_OUT  pin (single ended or  differential). \nNumber of external clock outputs The C2 output drives a dedicated PLL<#>_OUT  pin. If the C2 output is not \nused to drive an external clock output, it can be used to drive the internal \nglobal clock network. The C2 output can concurrently drive the external \nclock output and internal global clock network. \nManual clock switchover The Cyclone II PLLs suppor t manual switchover of the reference clock \nthrough internal logic. This enables you to switch between two reference input clocks during user mode for appl ications that may require clock \nredundancy or support for clocks with two different frequencies.\nGated lock signal The lock output indicates that there is a stable clock output signal in phase \nwith the reference clock. Cyclone II PLLs include a programmable counter \nthat holds the lock signal low for a user-selected number of input clock \ntransitions, allowing the PLL to lock before enabling the locked signal. \nEither a gated locked signal or an ungated locked signal from the locked \nport can drive internal logic or an output pin.\nClock feedback modes In zero delay buffer mode , the external clock output pin is phase-aligned \nwith the clock input pin for zero delay. In normal mode, the PLL compensates for the internal global clock network \ndelay from the input clock pin to the clock port of the IOE output registers \nor registers in the logic array.In no compensation mode, the PLL does not compensate for any clock \nnetworks.\nControl signals The \npllenable  signal enables and disables the PLLs. \nThe areset  signal resets/resynchronizes the inputs for each PLL. \nThe pfdena  signal controls the phase frequency detector (PFD) output \nwith a programmable gate.\nAltera Corporation 2–27\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–16  shows a block diagram of the Cyclone II PLL.\nFigure 2–16. Cyclone II PLL Note (1)\nNotes to Figure 2–16 :\n(1) This input can be single-ended or differential. If  you are using a differential I/O standard, then two CLK pins are \nused. LVDS input is supported via the secondary function of the dedicated CLK pins. For example, the CLK0  pin’s \nsecondary function is LVDSCLK1p  and the CLK1  pin’s secondary function is LVDSCLK1n . If a differential I/O \nstandard is assigned to the PLL clock input pin, the corresponding CLK(n)  pin is also completely used. The \nFigure 2–16  shows the possible clock input connections ( CLK0 /CLK1 ) to PLL1. \n(2) This counter output is shared between a dedicated external clock output I/O and the global clock network.\nf For more information on Cyclone II PLLs, see the PLLs in the Cyclone II \nDevices  chapter in Volume 1 of the Cyclone II Device Handbook .\nEmbedded \nMemoryThe Cyclone II embedded memory cons ists of columns of M4K memory \nblocks. The M4K memory bl ocks include input regi sters that synchronize \nwrites and output registers to pipeline designs and improve system \nperformance. The output registers can be bypassed, but input registers cannot. PFDLoop\nFilter\nLock Detect\n& FilterVCOCharge\nPump÷c0\n÷c1\n÷c2\n÷m÷nGlobal\nClock\nGlobal\nClock\nGlobal\nClock\nTo I/O or\ngeneral routingPLL<#>_OUTPost-Scale\nCountersVCO Phase Selection\nSelectable at Each \nPLL Output Port\nCLK1\nCLK3CLK2 (1)CLK0 (1)\ninclk0\ninclk1up\ndown8\n8\n8fVCO\nfFBfINReference\nInput Clock\nfREF = fIN /n\n(2)Manual Clock\nSwitchover\nSelect Signal\n÷k\n(3)\n2–28 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Embedded Memory\nEach M4K block can implement various types of memory with or without \nparity, including true dual-port, simp le dual-port, and single-port RAM, \nROM, and first-in first-out (FIFO) buffers. The M4K blocks support the \nfollowing features:\n■ 4,608 RAM bits\n■ 250-MHz performance\n■ True dual-port memory\n■ Simple dual-port memory\n■ Single-port memory\n■ Byte enable\n■ Parity bits\n■ Shift register\n■ FIFO buffer\n■ ROM\n■ Various clock modes\n■ Address clock enable\n1 Violating the setup or hold time  on the memory block address \nregisters could corrupt memory contents. This applies to both read and write operations.\nTable 2–5  shows the capacity and distribut ion of the M4K memory blocks \nin each Cyclone II device.\nTable 2–5. M4K Memory Capacity & Distribution in Cyclone II Devices\nDevice M4K Columns M4K Blocks Total RAM Bits\nEP2C5 2 26 119,808\nEP2C8 2 36 165,888\nEP2C15 2 52 239,616\nEP2C20 2 52 239,616EP2C35 3 105 483,840\nEP2C50 3 129 594,432\nEP2C70 5 250 1,152,000\nAltera Corporation 2–29\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nTable 2–6  summarizes the features supported by the M4K memory.\nTable 2–6. M4K Memory Features\nFeature Description\nMaximum performance (1) 250 MHz\nTotal RAM bits per M4K block (including parity bits) 4,608\nConfigurations supported 4K × 1\n2K × 2\n1K × 4512 × 8\n512 × 9\n256 × 16256 × 18\n128 × 32 (not available in true dual-port mode)\n128 × 36 (not available in true dual-port mode)\nParity bits One parity bit for each  byte. The parity bit, along with \ninternal user logic, can implement parity checking for \nerror detection to ensure data integrity. \nByte enable M4K blocks support byte  writes when the write port has \na data width of 1, 2, 4, 8, 9, 16, 18, 32, or 36 bits. The byte enables allow the input data to be masked so the \ndevice can write to specific  bytes. The unwritten bytes \nretain the previous written value. \nPacked mode Two single-port memory blocks can be packed into a \nsingle M4K block if each of the two independent block sizes are equal to or less than half of the M4K block \nsize, and each of the single -port memory blocks is \nconfigured in si ngle-clock mode.\nAddress clock enable M4K blocks s upport address clock enable, which is \nused to hold the previous addr ess value for as long as \nthe signal is enabled. This f eature is useful in handling \nmisses in cache applications.\nMemory initialization file ( .mif) When configured as RAM or ROM, you can use an \ninitialization file to pre-load the memory contents.\nPower-up condition Outputs cleared\nRegister clears Out put registers only\nSame-port read-during-write New dat a available at positive clock edge\nMixed-port read-during-wr ite Old data available at positive clock edge\nNote to Table 2–6 :\n(1) Maximum performance information is pr eliminary until device characterization.\n2–30 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Embedded Memory\nMemory Modes\nTable 2–7  summarizes the different memory modes supported by the \nM4K memory blocks.\n1 Embedded Memory can be inferred in your HDL code or \ndirectly instantiated in the Quartus II software using the \nMegaWizard® Plug-in Manager Memory Compiler feature.Table 2–7. M4K Memory Modes\nMemory Mode Description\nSingle-port memory M4K blocks suppo rt single-port mode, used when \nsimultaneous reads and writes are not required. \nSingle-port memory supports non-simultaneous \nreads and writes.\nSimple dual-port memory Simple dual-port memory supports a \nsimultaneous read and write.\nSimple dual-port with mixed \nwidth Simple dual-port memory mode with different \nread and write port widths.\nTrue dual-port memory True dual-port mode supports any combination of \ntwo-port operations: two r eads, two writes, or one \nread and one write at two different clock frequencies.\nTrue dual-port with mixed \nwidth True dual-port mode with different read and write \nport widths.\nEmbedded shift register M4K memory bloc ks are used to implement shift \nregisters. Data is written into each address \nlocation at the falling edge of the clock and read \nfrom the address at the rising edge of the clock.\nROM The M4K memory blocks support ROM mode. A \nMIF initializes the ROM contents of these blocks.\nFIFO buffers A single clock or dual clock FIFO may be \nimplemented in the M4K blocks. Simultaneous read and write from an empty FIFO buffer is not \nsupported.\nAltera Corporation 2–31\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nClock Modes\nTable 2–8  summarizes the different cloc k modes supported by the M4K \nmemory.\nTable 2–9  shows which clock modes are supported by all M4K blocks \nwhen configured in the different memory modes. \nM4K Routing Interface\nThe R4, C4, and direct link interconnects from adjacent LABs drive the \nM4K block local interconnect. The M4K blocks can communicate with \nLABs on either the left or right side  through these row resources or with \nLAB columns on either the right or left  with the column resources. Up to \n16 direct link input connections to the M4K block are possible from the \nleft adjacent LAB and another 16 possible from the right adjacent LAB. \nM4K block outputs can also connect to  left and right LABs through each \n16 direct link interconnects. Figure 2–17  shows the M4K block to logic \narray interface.Table 2–8. M4K Clock Modes\nClock Mode Description\nIndependent In this mode, a separate clock is available for each port (ports A \nand B). Clock A controls all registers on the port A side, while \nclock B controls all regi sters on the port B side. \nInput/output On each of the two ports, A or  B, one clock controls all registers \nfor inputs into the memory block: data input, wren , and address. \nThe other clock controls the block’s data output registers. \nRead/write Up to two clocks are available in this mode. The write clock \ncontrols the block’s data inputs, wraddress , and wren . The \nread clock controls the data output, rdaddress , and rden . \nSingle In this mode, a single clock, together with clock enable, is used to \ncontrol all registers of the memory block. Asynchronous clear signals for the registers are not supported.\nTable 2–9. Cyclone II M4K Memory Clock Modes\nClocking ModesTrue Dual-Port \nModeSimple Dual-Port \nModeSingle-Port Mode\nIndependent v\nInput/output vvv\nRead/write v\nSingle clock vvv\n2–32 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Embedded Multipliers\nFigure 2–17. M4K RAM Block LAB Row Interface\nf For more information on Cyclone II embedded memory, see the \nCyclone II Memory Blocks  chapter in Volume 1 of the Cyclone II Device \nHandbook .\nEmbedded \nMultipliersCyclone II devices have embedded multiplier blocks optimized for \nmultiplier-intensive digital signal pr ocessing (DSP) func tions, such as \nfinite impulse response (FIR) filt ers, fast Fourier transform (FFT) \nfunctions, and discrete cosine transf orm (DCT) functions. You can use the \nembedded multiplier in one of two basic operational modes, depending \non the application needs:\n■ One 18-bit multiplier\n■ Up to two independent 9-bit multipliersdataout\nM4K RAM\nBlock\ndatain address16\n16 16 Direct link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nDirect link \ninterconnectfrom adjacent LABDirect link \ninterconnectto adjacent LAB\nM4K RAM Block Local\nInterconnect RegionC4 InterconnectsR4 Interconnects\nLAB Row ClocksClocksByte enable\nControl\nSignals\n6\nAltera Corporation 2–33\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nEmbedded multipliers can operate at up to 250 MHz (for the fastest speed \ngrade) for 18 × 18 and 9 × 9 multiplic ations when using both input and \noutput registers.\nEach Cyclone II device has one to three columns of embedded multipliers \nthat efficiently implement multipli cation functions. An embedded \nmultiplier spans the height of one LAB row. Table 2–10  shows the number \nof embedded multipliers in each Cyclone II device and the multipliers that can be implemented.\nThe embedded multiplier consis ts of the following elements:\n■ Multiplier block\n■ Input and output registers\n■ Input and output interfaces\nFigure 2–18  shows the multiplier block architecture.Table 2–10. Number of Embedded Mult ipliers in Cyclone II Devices Note (1)\nDeviceEmbedded \nMultiplier ColumnsEmbedded \nMultipliers9 × 9 Multipliers 18 × 18 Multipliers\nEP2C5 1 13 26 13\nEP2C8 1 18 36 18\nEP2C15 1 26 52 26EP2C20 1 26 52 26\nEP2C35 1 35 70 35\nEP2C50 2 86 172 86EP2C70 3 150 300 150\nNote to Table 2–10 :\n(1) Each device has either the number of  9 × 9-, or 18 × 18-bit multipliers shown . The total number of multipliers for \neach device is not the sum of all the multipliers.\n2–34 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Embedded Multipliers\nFigure 2–18. Multiplier Block Architecture\nNote to Figure 2–18 :\n(1) If necessary, these signals can be registered once to match the data signal path.\nEach multiplier operand can be a un ique signed or unsigned number. \nTwo signals, signa  and signb , control the representation of each \noperand respectively. A logic 1 value on the signa  signal indicates that \ndata A is a signed number while a logic 0 value indicates an unsigned number. Table 2–11  shows the sign of the multiplication result for the \nvarious operand sign repres entations. The result of the multiplication is \nsigned if any one of the operands is a signed value. CLRNDQ\nENAData A\nData Baclr\nclock\nenasigna (1)\nsignb (1)\nCLRNDQ\nENACLRNDQ\nENA\nData Out\nEmbedded Multiplier BlockOutput\nRegister Input\nRegister\nTable 2–11. Multiplier Sign Representation\nData A (signa Value) Data B (signb Value) Result\nUnsigned Unsigned Unsigned\nUnsigned Signed SignedSigned Unsigned Signed\nSigned Signed Signed\nAltera Corporation 2–35\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nThere is only one signa  and one signb  signal for each dedicated \nmultiplier. Therefore, all of the data  A inputs feeding the same dedicated \nmultiplier must have the same sign re presentation. Similarly, all of the \ndata B inputs feeding the same dedicated multiplier must have the same \nsign representation. The signa  and signb  signals can be changed \ndynamically to modify the sign repres entation of the in put operands at \nrun time. The multiplier offers full precision regardless of the sign \nrepresentation and can be registered using dedicated registers located at the input register stage.\nMultiplier Modes \nTable 2–12  summarizes the different modes that the embedded \nmultipliers can operate in.\nTable 2–12. Embedded Multiplier Modes \nMultiplier Mode Description\n18-bit Multiplier An embedded multiplier can be configured to support a \nsingle 18 × 18 multiplier for operand widths up to 18 bits. \nAll 18-bit multiplier inputs and results can be registered \nindependently. The multiplier operands can accept signed integers, unsigned integers, or a combination of \nboth. \n9-bit Multiplier An embedded multipli er can be configured to support \ntwo 9 × 9 independent multipliers for operand widths up \nto 9-bits. Both 9-bit multiplier inputs and results can be registered independently. The multiplier operands can \naccept signed integers, unsigned integers or a \ncombination of both. There is only one signa  signal to control the sign \nrepresentation of both data A inputs and one signb  \nsignal to control the sign representation of both data B inputs of the 9-bit multipliers within the same dedicated \nmultiplier.\n2–36 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Embedded Multipliers\nEmbedded Multiplier Routing Interface\nThe R4, C4, and direct link interconnects from adjacent LABs drive the \nembedded multiplier row interface interconnect. The embedded \nmultipliers can communicate with LABs on either the left or right side \nthrough these row resources or with LAB columns on either the right or \nleft with the column resources. Up to 16 direct link input connections to \nthe embedded multiplier are possible from the left adjacent LABs and another 16 possible from the right adjacent LAB. Embedded multiplier \noutputs can also connect to left and right LABs through 18 direct link \ninterconnects each. Figure 2–19  shows the embedded  multiplier to logic \narray interface.\nFigure 2–19. Embedded Multiplier LAB Row Interface\nLAB LAB\nRow Interface\nBlockEmbedded Multiplier\n16\n[35..0] [35..0]\nEmbedded Multiplier\nto LAB Row Interface\nBlock Interconnect Region36 Inputs per Row 36 Outputs per RowR4 Interconnects C4 Interconnects\nC4 InterconnectsDirect Link Interconnect\nfrom Adjacent LAB18 Direct Link Outputs\nto Adjacent LABsDirect Link Interconnect\nfrom Adjacent LAB\n18 1836\n36Control518 18\n16\nLAB Block\nInterconect RegionLAB Block\nInterconect Region\nAltera Corporation 2–37\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nThere are five dynamic control inpu t signals that feed the embedded \nmultiplier: signa , signb , clk, clkena , and aclr . signa  and signb  \ncan be registered to match the data signal input path. The same clk, \nclkena , and aclr  signals feed all registers within a single embedded \nmultiplier. \nf For more information on Cyclone II embedded multipliers, see the \nEmbedded Multipliers in  Cyclone II Devices  chapter.\nI/O Structure & \nFeaturesIOEs support many features, including:\n■ Differential and single-ended I/O standards\n■ 3.3-V , 64- and 32-bit, 66- and 33-MHz PCI compliance\n■ Joint Test Action Group (JTAG) boundary-scan test (BST) support\n■ Output drive strength control\n■ Weak pull-up resistors during configuration\n■ Tri-state buffers\n■ Bus-hold circuitry\n■ Programmable pull-up resistors in user mode\n■ Programmable input and output delays\n■ Open-drain outputs\n■ DQ and DQS I/O pins \n■ VREF pins\nCyclone II device IOEs contain a bidirectional I/O buffer and three \nregisters for complete embedded bidirectional single data rate transfer. \nFigure 2–20  shows the Cyclone II IOE structure. The IOE contains one \ninput register, one output register, and one output enable register. You can \nuse the input registers for fast setup times and output registers for fast \nclock-to-output times. Additionally, you can use the output enable (OE) \nregister for fast clock-to-output enable timing. The Quartus II software \nautomatically duplicates a single OE register that controls multiple \noutput or bidirectional pins. You ca n use IOEs as input, output, or \nbidirectional pins.\n2–38 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–20. Cyclone II IOE Structure\nNote to Figure 2–20 :\n(1) There are two paths available for combinational or registered inputs to the logic \narray. Each path contains a unique programmable delay chain.\nThe IOEs are located in I/O blocks ar ound the periphery of the Cyclone II \ndevice. There are up to five IOEs per row I/O block and up to four IOEs \nper column I/O block (column I/O blocks span two columns). The row \nI/O blocks drive row, column (only C4 interconnects), or direct link \ninterconnects. The column I/O blocks drive column interconnects. \nFigure 2–21  shows how a row I/O block connects to the logic array. \nFigure 2–22  shows how a column I/O bloc k connects to th e logic array.Output Register\nOutput\nInput (1)OE Register\nOE\nInput RegisterLogic Array\nAltera Corporation 2–39\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–21. Row I/O Block C onnection to the Interconnect\nNotes to Figure 2–21 :\n(1) The 35 data and control signals consist of five data out lines, io_dataout[4..0] , five output enables, \nio_coe[4..0] , five input clock enables, io_cce_in[4..0] , five output clock enables, io_cce_out[4..0] , \nfive clocks, io_cclk[4..0] , five asynchronous clear signals, io_caclr[4..0] , and five synchronous clear \nsignals, io_csclr[4..0] .\n(2) Each of the five IOEs in the row I/O block can have two io_datain  (combinational or registered) inputs.35R4 & R24 Interconnects C4 Interconnects\nI/O Block Local \nInterconnect\n35 Data andControl Signalsfrom Logic Array (1\n)\nio_datain0[4..0] io_datain1[4..0] (2)\nio_clk[5..0]Row I/O Block\nContains up to\nFive IOEsDirect Link\nInterconnect\nto Adjacent LABDirect Link\nInterconnect\nfrom Adjacent LAB\nLAB Local\nInterconnectLABRow\nI/O Block\n2–40 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–22. Column I/O Block Connection to the Interconnect\nNotes to Figure 2–22 :\n(1) The 28 data and control signals consist of four data out lines, io_dataout[3..0] , four output enables, \nio_coe[3..0] , four input clock enables, io_cce_in[3..0] , four output clock enables, io_cce_out[3..0] , \nfour clocks, io_cclk[3..0] , four asynchronous clear signals, io_caclr[3..0] , and four synchronous clear \nsignals, io_csclr[3..0] .\n(2) Each of the four IOEs in the column I/O block can have two io_datain  (combinational or registered) inputs.28 Data &\nControl Signals \nfrom Logic Array (1)Column I/O \nBlock Containsup to Four  IOE\ns\nI/O Block\nLocal Interconnectio_datain0[3..0]\nio_datain1[3..0] (2)\nR4 & R24 Interconnects\nLAB Local\nInterconnectC4 & C24 Interconnects28\nLAB LAB LABio_clk[5..0]Column I/O Block\nAltera Corporation 2–41\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nThe pin’s datain  signals can drive the logic array. The logic array drives \nthe control and data signals, providing a flexible routing resource. The \nrow or column IOE clocks, io_clk[5..0] , provide a dedicated routing \nresource for low-skew, high-speed clocks. The global clock network \ngenerates the IOE clocks that feed the row or column I/O regions (see “Global Clock Network & Phase-Locked Loops” on page 2–16 ). \nFigure 2–23  illustrates the signal pa ths through the I/O block.\nFigure 2–23. Signal Path Through the I/O Block\nEach IOE contains its own control signal selection for the following \ncontrol signals: oe, ce_in , ce_out , aclr /preset , sclr /preset , \nclk_in , and clk_out . Figure 2–24  illustrates the control signal \nselection.Row or Column\nio_clk[5..0]\nio_datain0\nio_datain1\nio_dataoutio_coeoe\nce_in\nce_out\nio_cce_inaclr/preset\nio_cce_outsclr/preset\nio_caclrclk_in\nio_cclkclk_out\ndataoutData and\nControl\nSignal\nSelectionIOETo Logic\nArray\nFrom Logic\nArrayTo Other\nIOEs\nio_csclr\n2–42 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–24. Control Signal Selection per IOE\nIn normal bidirectional operation, you can use the input register for input \ndata requiring fast setup times. The input register can have its own clock \ninput and clock enable separate from the OE and output registers. You can \nuse the output register for data  requiring fast clock-to-output \nperformance. The OE register is available for fast clock-to-output enable \ntiming. The OE and output register share the same clock source and the \nsame clock enable source from the lo cal interconnect in the associated \nLAB, dedicated I/O clocks, or the column and row interconnects. All \nregisters share sclr  and aclr , but each register can individually disable \nsclr  and aclr . Figure 2–25  shows the IOE in bidirectional \nconfiguration.clk_out\nce_in clk_ince_out\naclr/presetsclr/presetDedicated I/O\nClock [5..0]\nLocal\nInterconnect\nLocal\nInterconnectLocalInterconnect\nLocal\nInterconnect\nLocal\nInterconnect oeio_coe\nio_caclrLocal\nInterconnectio_csclr\nio_cce_out\nio_cce_in\nio_cclk\nAltera Corporation 2–43\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–25. Cyclone II IOE in Bidi rectional I/O Configuration\nThe Cyclone II device IOE includes programmable delays to ensure zero \nhold times, minimi ze setup times, or increa se clock to output times.\nA path in which a pin directly drives a register may require a \nprogrammable delay to ensure zero hold time, whereas a path in which a \npin drives a register through combinational logic may not require the delay. Programmable delays decrea se input-pin-to-logic-array and IOE \ninput register delays. The Quartus II Compiler can program these delays \nto automatically minimize setup time  while providing a zero hold time. Chip-Wide ResetOE Register\nVCCIO\nOptio nal\nPCI ClampColumn\nor Ro w\nInterconectio_clk[5..0]\nInput RegisterInput Pin to\nInput Register Delay\nor Inp ut Pin to\nLogic Array DelayOpen-Drain O utputsclr/presetOE\nclkout\nce_out\naclr/prn\nclkin\nce_inOutput\nPin DelayProgrammable\nPull-Up\nResistor\nBus HoldPRN\nCLRNDQ\nOutput Register\nPRN\nCLRNDQ\nPRN\nCLRNDQVCCIO\ndata_in0data_in1ENA\nENA\nENA\n2–44 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nProgrammable delays can increase the register-to-pin delays for output \nregisters. Table 2–13  shows the programmable delays for Cyclone II \ndevices.\nThere are two paths in the IOE for an input to reach the logic array. Each \nof the two paths can have a different delay. This allows you to adjust \ndelays from the pin to internal LE re gisters that reside in two different \nareas of the device. You set the two combinational input delays by \nselecting different delays for two different paths under the Input delay \nfrom pin to internal cells logic  option in the Quartus II software. \nHowever, if the pin uses the input register, one of delays is disregarded \nbecause the IOE only has two paths to in ternal logic. If the input register \nis used, the IOE uses one input path. The other input path is then available for the combinational path, and only one input delay \nassignment is applied.\nThe IOE registers in each I/O block share the same source for clear or \npreset. You can program preset or clear for each individual IOE, but both \nfeatures cannot be used simultaneously. You can also program the registers to power up high or low after configuration is complete. If \nprogrammed to power up low, an asynchronous clear can control the \nregisters. If programmed to power up  high, an asynchronous preset can \ncontrol the registers. This feature pr events the inadvertent activation of \nanother device’s active-low input upon  power up. If one register in an \nIOE uses a preset or clear signal then all registers in the IOE must use that \nsame signal if they require preset or clear. Additionally a synchronous \nreset signal is availabl e for the IOE registers. \nExternal Memory Interfacing \nCyclone II devices support a broad rang e of external memory interfaces \nsuch as SDR SDRAM, DDR SDRAM,  DDR2 SDRAM, and QDRII SRAM \nexternal memories. Cyclone II devices feature dedicated high-speed interfaces that transfer data between external memory devices at up to \n167 MHz/333 Mbps for DDR and DDR2 SDRAM devices and \n167 MHz/667 Mbps for QDRII SRAM devices. The programmable DQS \ndelay chain allows you to fi ne tune the phase shift for the input clocks or \nstrobes to properly align clock edges as needed to capture data.Table 2–13. Cyclone II Progr ammable Delay Chain\nProgrammable Delays Quartus II Logic Option\nInput pin to logic array delay Input delay from pin to internal cells\nInput pin to input register delay Input  delay from pin to input register\nOutput pin delay Delay from output register to output pin\nAltera Corporation 2–45\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nIn Cyclone II devices, all the I/O banks support SDR and DDR SDRAM \nmemory up to 167 MHz/333 Mbps. All I/O banks support DQS signals \nwith the DQ bus modes of ×8/×9, or ×16/×18. Table 2–14  shows the \nexternal memory interfaces su pported in Cyclone II devices.\nCyclone II devices use data (DQ), data strobe (DQS), and clock pins to \ninterface with ex ternal memory. Figure 2–26  shows the DQ and DQS pins \nin the ×8/×9 mode. Table 2–14. External Memory Support in Cyclone II Devices Note (1)\nMemory Standard I/O StandardMaximum Bus \nWidthMaximum Clock \nRate Supported \n(MHz)Maximum Data \nRate Supported \n(Mbps)\nSDR SDRAM LVTTL (2) 72 167 167\nDDR SDRAM SSTL-2 class I (2) 72 167 333 (1)\nSSTL-2 class II (2) 72 133 267 (1)\nDDR2 SDRAM SSTL-18 class I (2) 72 167 333 (1)\nSSTL-18 class II (3) 72 125 250 (1)\nQDRII SRAM (4) 1.8-V HSTL class I \n(2)36 167 668 (1)\n1.8-V HSTL class II \n(3)36 100 400 (1)\nNotes to Table 2–14 :\n(1) The data rate is for designs using the Clock Delay Control circuitry.\n(2) The I/O standards are supported on al l the I/O banks of the Cyclone II device.\n(3) The I/O standards are supported only on the I/O ba nks on the top and bottom of the Cyclone II device.\n(4) For maximum performance, Altera recommends using the 1.8-V HSTL I/O standard be cause of higher I/O drive \nstrength. QDRII SRAM devices also su pport the 1.5-V HSTL I/O standard.\n2–46 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–26. Cyclone II Device DQ & DQS Groups in ×8/×9 Mode Notes (1) , (2)\nNotes to Figure 2–26 :\n(1) Each DQ group consists of a DQS pin,  DM pin, and up to nine DQ pins.\n(2) This is an idealized pin layout. For actual pin layout, refer to the pin table.\nCyclone II devices support the data strobe or read clock signal (DQS) \nused in DDR and DDR2 SDRAM. Cy clone II devices can use either \nbidirectional data strobes or unidirectional read clocks. The dedicated \nexternal memory interface in Cyclone II devices also includes programmable delay circuitry that ca n shift the incoming DQS signals to \ncenter align the DQS signals within the data window.\nThe DQS signal is usually associated with a group of data (DQ) pins. The \nphase-shifted DQS signals drive the gl obal clock network,  which is used \nto clock the DQ signals on  internal LE registers.\nTable 2–15  shows the number of DQ  pin groups per device.DQ Pins DQS Pin DM Pin DQ Pins (2)\nTable 2–15. Cyclone II DQS & DQ Bus Mode Support (Part 1 of 2) Note (1)\nDevice PackageNumber of ×8 \nGroupsNumber of ×9 \nGroups (5), (6)Number of ×16 \nGroupsNumber of ×18 \nGroups (5), (6)\nEP2C5 144-pin TQFP (2) 3300\n208-pin PQFP 7 (3) 433\nEP2C8 144-pin TQFP (2) 3300\n208-pin PQFP 7 (3) 433\n256-pin FineLine BGA® 8 (3) 444\nEP2C15 256-pin FineLine BGA 8 4 4 4\n484-pin FineLine BGA 16 (4) 888\nEP2C20 256-pin FineLine BGA 8 4 4 4\n484-pin FineLine BGA 16 (4) 888\nAltera Corporation 2–47\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nYou can use any of the DQ pins for th e parity pins in Cyclone II devices. \nThe Cyclone II device family supports parity in the ×8/×9, and ×16/×18 mode. There is one parity bit available per eight bits of data pins. \nThe data mask, DM, pins are requir ed when writing to DDR SDRAM and \nDDR2 SDRAM devices. A low signal on  the DM pin indicates that the \nwrite is valid. If the DM signal is high, the memory masks the DQ signals. \nIn Cyclone II devices, the DM pins are assigned and are the preferred pins. Each group of DQS and DQ  signals requires a DM pin. \nWhen using the Cyclone II I/O banks to interface with the DDR memory, \nat least one PLL with tw o clock outputs is needed  to generate the system \nand write clock. The system clock is used to clock the DQ S write signals, \ncommands, and addresses. The write clock is shifted by –90° from the \nsystem clock and is used to cloc k the DQ signals during writes.\nFigure 2–27  illustrates DDR SDRAM interfacing from the I/O through \nthe dedicated circuitry to the logic array.EP2C35 484-pin FineLine BGA 16 (4) 888\n672-pin FineLine BGA 20 (4) 888\nEP2C50 484-pin FineLine BGA 16 (4) 888\n672-pin FineLine BGA 20 (4) 888\nEP2C70 672-pin FineLine BGA 20 (4) 888\n896-pin FineLine BGA 20 (4) 888\nNotes to Table 2–15 :\n(1) Numbers are preliminary.\n(2) EP2C5 and EP2C8 devices in the 144-pin TQFP package do not have any DQ pin groups in I/O bank 1.(3) Because of available clock resources, only a total of 6 DQ/DQS grou ps can be implemented.\n(4) Because of available clock resources, only a total of 14 DQ/DQS groups can be implemented.\n(5) The ×9 DQS/DQ groups are also used as ×8 DQS/DQ  groups. The ×18 DQS/DQ groups are also used as ×16 \nDQS/DQ groups.\n(6) For QDRI implementation, if you connect the D ports (wri te data) to the Cyclone II DQ pins, the total available ×9 \nDQS /DQ and ×18 DQS/DQ groups are half of that shown in Table 2–15 .Table 2–15. Cyclone II DQS & DQ Bus Mode Support (Part 2 of 2) Note (1)\nDevice PackageNumber of ×8 \nGroupsNumber of ×9 \nGroups (5), (6)Number of ×16 \nGroupsNumber of ×18 \nGroups (5), (6)\n2–48 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–27. DDR SDRAM Interfacing\nf For more information on Cyclone II ex ternal memory interfaces, see the \nExternal Memo ry Interfaces  chapter in Volume 1 of the Cyclone II Device \nHandbook .DQS\nOE\nVCC\nPLLGND\nclkDQ\nOE\nDataA\nDataB\nResynchronizing\nto System ClockGlobal ClockClock Delay\nControl Circuitry\n-90˚ Shifted clkAdjacent LAB LEs\nClock Control\nBlockLE\nRegisterLE\nRegister\nLE\nRegister\nLE\nRegistert\nen/dis\nDynamic Enable/Disable\nCircuitry\nENOUT ena_register_modeLE\nRegister\nLE\nRegister\nLE\nRegisterLE\nRegisterLE\nRegister\nLE\nRegisterLE\nRegisterLE\nRegisterLE\nRegister\nAltera Corporation 2–49\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nProgrammable Drive Strength\nThe output buffer for each Cyclone II device I/O pin has a programmable \ndrive strength control for certain I/O standards. The LVTTL, LVCMOS, \nSSTL-2 class I and II, SS TL-18 class I and II, HSTL -18 class I and II, and \nHSTL-1.5 class I and II standards have several levels of drive strength that \nyou can control. Using minimum settings provides signal slew rate \ncontrol to reduce system no ise and signal  overshoot. Table 2–16  shows \nthe possible settings for the I/O stan dards with drive strength control.\nTable 2–16. Programmable Drive Strength (Part 1 of 2) Note (1)\nI/O StandardIOH/IOL Current Strength Setting (mA)\nTop & Bottom I/O Pins Side I/O Pins\nLVTTL (3.3 V) 4 4\n88\n12 12\n16 1620 20\n24 24\nLVCMOS (3.3 V) 4 4\n88\n12 12\n1620\n24\nLVTTL/LVCMOS (2.5 V) 4 4\n88\n12\n16\nLVTTL/LVCMOS (1.8 V) 2 2\n44\n6688\n10 10\n12 12\n2–50 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nOpen-Drain Output\nCyclone II devices provide an option al open-drain (equivalent to an \nopen-collector) output for each I/O pi n. This open-drain output enables \nthe device to provide system-level co ntrol signals (that is, interrupt and \nwrite-enable signals) that can be asserted by any of several devices.LVCMOS (1.5 V) 2 2\n44\n668\nSSTL-2 class I 8 8\n12 12\nSSTL-2 class II 16 16\n20\n24\nSSTL-18 class I 6 6\n88\n10 10\n12\nSSTL-18 class II 16\n18\nHSTL-18 class I 8 8\n10 1012 12\nHSTL-18 class II 16\n1820\nHSTL-15 class I 8 8\n1012\nHSTL-15 class II 16\nNote to Table 2–16 :\n(1) The default current in the Quartus II software is the maximum setting for each \nI/O standard.Table 2–16. Programmable Drive Strength (Part 2 of 2) Note (1)\nI/O StandardIOH/IOL Current Strength Setting (mA)\nTop & Bottom I/O Pins Side I/O Pins\nAltera Corporation 2–51\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nSlew Rate Control\nSlew rate control is performed by  using programmable output drive \nstrength.\nBus Hold\nEach Cyclone II device user I/O pi n provides an optional bus-hold \nfeature. The bus-hold circuitry can hold  the signal on an I/O pin at its \nlast-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is  present, an external pull-up or \npull-down resistor is not necessary to hold a signal level when the bus is \ntri-stated.\nThe bus-hold circuitry also pulls undriven pins away from the input \nthreshold voltage where noise can cause unintended high-frequency switching. You can select this featur e individually for each I/O pin. The \nbus-hold output drives  no higher than V\nCCIO to prevent overdriving \nsignals.\n1 If the bus-hold feature is enable d, the device cannot use the \nprogrammable pull-up option. Di sable the bus-hold feature \nwhen the I/O pin is configured for differential signals. Bus hold \ncircuitry is not available on  the dedicated clock pins.\nThe bus-hold circuitry is only active after configuration. When going into \nuser mode, the bus-hold circuit captures the value on the pin present at \nthe end of configuration.\nThe bus-hold circuitry uses a resistor with a nominal resistance (R BH) of \napproximately 7 k Ω to pull the signal level to the last-driven state. Refer \nto the DC Characteristics & Timing Specifications  chapter in Volume 1 of the \nCyclone II Devi ce Handbook  for the specific sustaining current for each \nVCCIO voltage level driven through the resistor and overdrive current \nused to identify the next driven input level.\nProgrammable Pull-Up Resistor\nEach Cyclone II device I/O pin pr ovides an optional programmable \npull-up resistor during user mode. If you enable this feature for an I/O \npin, the pull-up resistor (typically 25 k Ω) holds the output to the V CCIO \nlevel of the output pin’s bank.\n1 If the programmable pull-up is enabled, the device cannot use \nthe bus-hold feature. The prog rammable pull-up resistors are \nnot supported on the dedicated configuration, JTAG, and \ndedicated clock pins.\n2–52 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nAdvanced I/O Standard Support\nTable 2–17  shows the I/O standards supported by Cyclone II devices and \nwhich I/O pins support them.\nTable 2–17. Cyclone II Supported I/O Standar ds & Constraints (Part 1 of 2)\nI/O Standard TypeVCCIO LevelTop & Bottom \nI/O PinsSide I/O Pins\nInput OutputCLK, \nDQSUser I/O \nPinsCLK, \nDQSPLL_OUTUser I/O \nPins\n3.3-V LVTTL and LVCMOS \n(1)Single ended 3.3 V/\n2.5 V3.3 Vvvv v v\n2.5-V LVTTL and LVCMOS Single ended 3.3 V/\n2.5 V2.5 Vvvv v v\n1.8-V LVTTL and LVCMOS Single ended 1.8 V/\n1.5 V1.8 Vvvv v v\n1.5-V LVCMOS Single ended 1.8 V/\n1.5 V1.5 Vvvv v v\nSSTL-2 class I Voltage \nreferenced2.5 V 2.5 Vvvv v v\nSSTL-2 class II Voltage \nreferenced2.5 V 2.5 Vvvv v v\nSSTL-18 class I Voltage \nreferenced1.8 V 1.8 Vvvv v v\nSSTL-18 class II Voltage \nreferenced1.8 V 1.8 Vvv(2) (2) (2)\nHSTL-18 class I Voltage \nreferenced1.8 V 1.8 Vvvv v v\nHSTL-18 class II Voltage \nreferenced1.8 V 1.8 Vvv(2) (2) (2)\nHSTL-15 class I Voltage \nreferenced1.5 V 1.5 Vvvv v v\nHSTL-15 class II Voltage \nreferenced 1.5 V 1.5 Vvv(2) (2) (2)\nPCI and PCI-X (1) (3) Single ended 3.3 V 3.3 V vv v\nDifferential SSTL-2 class I or \nclass IIPseudo \ndifferential (4)(5) 2.5 V v\n2.5 V (5) v \n(6) v \n(6) \nDifferential SSTL-18 class I \nor class IIPseudo \ndifferential (4)(5) 1.8 V v (7)\n1.8 V (5) v \n(6)v \n(6) \nAltera Corporation 2–53\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nf For more information on Cyclone II supported I/O standards, see the \nSelectable I/O Standards in Cyclone II Devices  chapter in Volume 1 of the \nCyclone II Devi ce Handbook .\nHigh-Speed Differe ntial Interfaces\nCyclone II devices can transmit and receive data through LVDS signals at \na data rate of up to 640 Mbps and 805 Mbps, respectively. For the LVDS transmitter and receiver, the Cyclone I I device’s input and output pins \nsupport serialization and deserial ization through internal logic. Differential HSTL-15 class I \nor class IIPseudo \ndifferential (4)(5) 1.5 V v (7)\n1.5 V (5) v \n(6)v \n(6) \nDifferential HSTL-18 class I \nor class IIPseudo \ndifferential (4)(5) 1.8 V v (7)\n1.8 V (5) v \n(6)v \n(6) \nLVDS Differential 2.5 V 2.5 V vvv v v\nRSDS and mini-LVDS (8) Differential (5) 2.5 V vv v\nLVPECL (9) Differential 3.3 V/\n2.5 V/1.8 V/\n1.5 V(5)\nvv\nNotes to Table 2–17 :\n(1) To drive inputs higher than V CCIO  but less than 4.0 V , disable the PCI clamping diode and turn on the Allow \nLVTTL and LVCMOS input levels to overdrive input buffer  option in the Quartus II software.\n(2) These pins support SSTL-18 class II an d 1.8- and 1.5-V HSTL class II inputs.\n(3) PCI-X does not meet the IV curve requirement at the linear region. PCI-clamp diode is not available on top and \nbottom I/O pins.\n(4) Pseudo-differential HSTL and SSTL outputs use two si ngle-ended outputs with the second output programmed \nas inverted. Pseudo-differential HSTL and SSTL inputs treat differential in puts as two single-ended HSTL and \nSSTL inputs and only decode one of them.\n(5) This I/O standard is not supported on these I/O pins.\n(6) This I/O standard is only suppo rted on the dedicated clock pins.\n(7)PLL_OUT  does not support differential SSTL-18 class II and differential 1.8 and 1.5-V HSTL class II.\n(8) mini-LVDS and RSDS are only  supported on output pins.\n(9) LVPECL is only supported on clock inputs.Table 2–17. Cyclone II Supported I/O Standar ds & Constraints (Part 2 of 2)\nI/O Standard TypeVCCIO LevelTop & Bottom \nI/O PinsSide I/O Pins\nInput OutputCLK, \nDQSUser I/O \nPinsCLK, \nDQSPLL_OUTUser I/O \nPins\n2–54 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nThe reduced swing differential signaling (RSDS) and mini-LVDS \nstandards are derivatives of the LVDS standard. The RSDS and \nmini-LVDS I/O standards are similar in electrical characteristics to \nLVDS, but have a smaller voltage swing and therefore provide increased \npower benefits and reduced electr omagnetic interference (EMI). \nCyclone II devices support the RSDS and mini-LVDS I/O standards at \ndata rates up to 311 Mbps at the transmitter.\nA subset of pins in each I/O bank (on both rows and columns) support \nthe high-speed I/O interface. The dual-purpose LVDS pins require an \nexternal-resistor network at the transm itter channels in addition to 100- Ω \ntermination resistors on receiver ch annels. These pins do not contain \ndedicated serialization or  deserialization circuitry. Therefore, internal \nlogic performs serialization and deserialization functions.\nCyclone II pin tables list the pins  that support the high-speed I/O \ninterface. The number of LVDS channels supported in each device family member is listed in Table 2–18 .\nTable 2–18. Cyclone II Device LVDS Channels (Part 1 of 2)\nDevice Pin CountNumber of LVDS \nChannels (1)\nEP2C5 144 31 (35)\n208 56 (60)\n256 61 (65)\nEP2C8 144 29 (33)\n208 53 (57)\n256 75 (79)\nEP2C15 256 52 (60)\n484 128 (136)\nEP2C20 240 45 (53)\n256 52 (60)\n484 128 (136)\nEP2C35 484 131 (139)\n672 201 (209)\nEP2C50 484 119 (127)\n672 189 (197)\nAltera Corporation 2–55\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nYou can use I/O pins and internal lo gic to implement a high-speed I/O \nreceiver and transmitter in Cyclone II devices. Cyclone II devices do not \ncontain dedicated seriali zation or deserialization circuitry. Therefore, \nshift registers, internal PLLs, and IOEs are used to perform \nserial-to-parallel conversions on in coming data and parallel-to-serial \nconversion on outgoing data.\nThe maximum internal clock frequency for a receiver and for a \ntransmitter is 402.5 MHz. The maximum input data rate of 805 Mbps and \nthe maximum output data rate of 64 0 Mbps is only achieved when DDIO \nregisters are used. The LVDS standard does not require an input \nreference voltage, but it does require a 100- Ω termination resistor \nbetween the two signals at the input bu ffer. An external resistor network \nis required on the transmitter side.\nf For more information on Cyclone II di fferential I/O interfaces, see the \nHigh-Speed Differential Int erfaces in Cyclone II Devices  chapter in Volume 1 \nof the Cyclone II Device Handbook .\nSeries On-Chip Termination\nOn-chip termination helps to prevent reflections and maintain signal \nintegrity. This also minimizes the need for external resistors in high pin \ncount ball grid array (BGA) packag es. Cyclone II devices provide I/O \ndriver on-chip impedance matching and on-chip series termination for \nsingle-ended outputs and bidirectional pins. EP2C70 672 160 (168)\n896 257 (265)\nNote to Table 2–18 :\n(1) The first number represents the number of bidirectional I/O pins which can be \nused as inputs or outputs. The number  in parenthesis includes dedicated clock \ninput pin pairs which can only be used as inputs.Table 2–18. Cyclone II Device LVDS Channels (Part 2 of 2)\nDevice Pin CountNumber of LVDS \nChannels (1)\n2–56 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nCyclone II devices support driver im pedance matching to the impedance \nof the transmission line, typically 25 or 50 Ω. When used with the output \ndrivers, on-chip termination sets th e output driver impedance to 25 or \n50Ω. Cyclone II devices also support I/O driver series termination \n(RS= 50 Ω) for SSTL-2 and SSTL-18. Table 2–19  lists the I/O standards that \nsupport impedance matching and series termination.\n1 The recommended frequency rang e of operation is pending \nsilicon charac terization.\nOn-chip series termination can be  supported on any I/O bank. V CCIO and \nVREF must be compatible for all I/O pins in order to enable on-chip series \ntermination in a given I/O bank. I/O standards that support different R S \nvalues can reside in the same I/O bank as long as their V CCIO and V REF are \nnot conflicting.\n1 When using on-chip series termination, programmable drive \nstrength is not available. \nImpedance matching is implemented us ing the capabilities of the output \ndriver and is subject to a certain degr ee of variation, depending on the \nprocess, voltage and temperature. The actual tolerance is pending silicon \ncharacterization. Table 2–19. I/O Standards Supporting Series Termination Note (1)\nI/O Standards Target R S (Ω)V CCIO (V)\n3.3-V LVTTL and LVCMOS 25 (2) 3.3\n2.5-V LVTTL and LVCMOS 50 (2) 2.5\n1.8-V LVTTL and LVCMOS 50 (2) 1.8\nSSTL-2 class I 50 (2) 2.5\nSSTL-18 class I 50 (2) 1.8\nNotes to Table 2–19 :\n(1) Supported conditions are V CCIO =V CCIO ±50 mV .\n(2) These R S values are nominal values. Actual impedance varies across process, \nvoltage, and temperature conditions. \nAltera Corporation 2–57\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nI/O Banks\nThe I/O pins on Cyclone II devices are grouped together into I/O banks \nand each bank has a separate power bus. EP2C5 and EP2C8 devices have \nfour I/O banks (see Figure 2–28 ), while EP2C15, EP2C20, EP2C35, \nEP2C50, and EP2C70 devices have eight I/O banks (see Figure 2–29 ). \nEach device I/O pin is associated with one I/O bank. To accommodate \nvoltage-referenced I/O standards, each Cyclone II I/O bank has a VREF bus. Each bank in EP2C5, EP2C8,  EP2C15, EP2C20, EP2C35, and EP2C50 \ndevices supports two VREF  pins and each bank of EP2C70 supports four \nVREF pins. When using the VREF pins , each VREF pin must be properly \nconnected to the appropriate voltage leve l. In the event these pins are not \nused as VREF pins, they may be used as regular I/O pins.\nThe top and bottom I/O banks (ban ks 2 and 4 in EP2C5 and EP2C8 \ndevices and banks 3, 4, 7, and 8 in  EP2C15, EP2C20, EP2C35, EP2C50, and \nEP2C70 devices) support all I/O standards listed in Table 2–17 , except the \nPCI/PCI-X I/O standards. The left an d right side I/O banks (banks 1 and \n3 in EP2C5 and EP2C8 devices and banks 1, 2, 5, and 6 in EP2C15, EP2C20, \nEP2C35, EP2C50, and EP2C70 devices)  support I/O standards listed in \nTable 2–17 , except SSTL-18 class II, HSTL-1 8 class II, and HSTL-15 class II \nI/O standards. See Table 2–17  for a complete list of supported I/O \nstandards.   \nThe top and bottom I/O banks (ban ks 2 and 4 in EP2C5 and EP2C8 \ndevices and banks 3, 4, 7, and 8 in  EP2C15, EP2C20, EP2C35, EP2C50, and \nEP2C70 devices) support DDR2 memory up to 167 MHz/333 Mbps and \nQDR memory up to 167 MHz/668 Mbps. The left and right side I/O \nbanks (1 and 3 of EP2C5 and EP2C8 devi ces and 1, 2, 5, and 6 of EP2C15, \nEP2C20, EP2C35, EP2C50 , and EP2C70 devices) only support SDR and \nDDR SDRAM interfaces. All the I/O banks of the Cyclone II devices \nsupport SDR memory up to 167 MHz/167 Mbps and DDR memory up to 167 MHz/333 Mbps.\n1 DDR2 and QDRII interfaces may be implemented in Cyclone II \nside banks if the use of class I I/O standard is acceptable.\n2–58 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nFigure 2–28. EP2C5 & EP2C8 I/O Banks Notes (1) , (2)\nNotes to Figure 2–28 :\n(1) This is a top view of the silicon die.\n(2) This is a graphic representation only. Refer to the pi n list and the Quartus II software for exact pin locations.\n(3) The LVPECL I/O standard is only su pported on clock input pins. This I/O standard is not supported on output \npins.\n(4) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock inpu t pins and PLL output clock \npins.\n(5) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock \npins.I/O Bank 2\nI/O Bank 3\nI/O Bank 4I/O Bank 1All I/O Banks Support\n■  3.3-V LVTTL/LVCMOS  \n■  2.5-V LVTTL/LVCMOS\n■  1.8-V LVTTL/LVCMOS\n■  1.5-V LVCMOS\n■  LVDS\n■  RSDS\n■  mini-LVDS\n■  LVPECL (3)\n■  SSTL-2 Class I and II\n■  SSTL-1 8 Class I\n■  HSTL-1 8 Class I\n■  HSTL-15 Class I\n■  Differential SSTL-2 (4)\n■  Differential SSTL-1 8 (4)\n■  Differential HSTL-1 8 (5)\n■  Differential HSTL-15 (5)I/O Bank 3\nAlso Supports the 3.3-V PCI & PCI-\nX\nI/O StandardsI/O Bank 1\nAlso Supports the\n3.3-V PCI & PCI-X\nI/O Standards\nIndividual\nPower BusI/O Bank 2 Also Supports\nthe SSTL-1 8 Class II,\nHSTL-1 8 Class II, & HSTL-15\nClass II I/O Standards\nI/O Bank 4 Also Supports\nthe SSTL-1 8 Class II,\nHSTL-1 8 Class II, & HSTL-15\nClass II I/O Standards\nAltera Corporation 2–59\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\nFigure 2–29. EP2C15, EP2C20, EP2C 35, EP2C50 & EP2C70 I/O Banks Notes (1) , (2)\nNotes to Figure 2–29 :\n(1) This is a top view of the silicon die.\n(2) This is a graphic representation only. Refer to the pi n list and the Quartus II software for exact pin locations.\n(3) The LVPECL I/O standard is only su pported on clock input pins. This I/O standard is not supported on output \npins.\n(4) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock inpu t pins and PLL output clock \npins.\n(5) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock \npins.\nEach I/O bank has its own VCCIO  pins. A single de vice can support \n1.5-V , 1.8-V , 2.5-V , and 3.3-V interfac es; each individual bank can support \na different standard with different I/O voltages. Each bank also has \ndual-purpose VREF  pins to support any one of the voltage-referenced I/O Bank 2\nRegular I/O Block\nBank 8Regular I/O Block\nBank 7I/O Bank 3 I/O Bank 4\nI/O Bank 1I/O Bank 5\nI/O Bank 6Individual\nPower Bus\nAll I/O Banks Support■  3.3-V LVTTL/LVCMOS  \n■  2.5-V LVTTL/LVCMOS\n■  1.8-V LVTTL/LVCMOS\n■  1.5-V LVCMOS\n■  LVDS\n■  RSDS\n■  mini-LVDS\n■  LVPECL (3)\n■  SSTL-2 Class I and II\n■  SSTL-1 8 Class I\n■  HSTL-1 8 Class I\n■  HSTL-15 Class I\n■  Differential SSTL-2 (4)\n■  Differential SSTL-1 8 (4)\n■  Differential HSTL-1 8 (5)\n■  Differential HSTL-15 (5)I/O Banks 3 & 4 Also Support\nthe SSTL-1 8 Class II,\nHSTL-1 8 Class II, & HSTL-15\nClass II I/O Standards\nI/O Banks 7 & 8 Also Support\nthe SSTL-1 8 Class II,\nHSTL-1 8 Class II, & HSTL-15\nClass II I/O StandardsI/O Banks 5 & 6 Also\nSupport the 3.3-V PCI& PCI-X I/O Standard\nsI/O Banks 1 & 2 Also\nSupport the 3.3-V PCI\n& PCI-X I/O Standards\n2–60 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007I/O Structure & Features\nstandards (e.g., SSTL-2) independently. If an I/O bank does not use \nvoltage-referenced standards, the VREF  pins are available as user I/O \npins.\nEach I/O bank can support multiple standards with the same V CCIO for \ninput and output pins. For example, when V CCIO is 3.3-V , a bank can \nsupport LVTTL, LVCMOS, and 3.3-V PCI for inputs and outputs. \nVoltage-referenced standards can be supported in an I/O bank using any number of single-ended or differential  standards as long as they use the \nsame V\nREF and a compatible V CCIO value.\nMultiVolt I/O Interface\nThe Cyclone II architecture supports th e MultiVolt I/O interface feature, \nwhich allows Cyclone II devices in all packages to interface with systems \nof different supply voltages. Cyclone II devices have one set of V CC pins \n(VCCINT ) that power the internal device logic array and input buffers that \nuse the LVPECL, LVDS, HSTL, or SSTL I/O standards. Cyclone II devices \nalso have four or eight sets of VCC pins ( VCCIO ) that power the I/O \noutput drivers and input buffers th at use the LVTTL, LVCMOS, or PCI \nI/O standards.\nThe Cyclone II VCCINT  pins must always be co nnected to a 1.2-V power \nsupply. If the V CCINT  level is 1.2 V , then input pi ns are 1.5-V , 1.8-V , 2.5-V , \nand 3.3-V tolerant. The VCCIO  pins can be connected to either a 1.5-V , \n1.8-V , 2.5-V , or 3.3-V power supply, depending on the output \nrequirements. The output levels are co mpatible with systems of the same \nvoltage as the power supply (i.e., when VCCIO  pins are connected to a \n1.5-V power supply, the output levels are compatible with 1.5-V systems). \nWhen VCCIO  pins are connected to a 3.3-V power supply, the output high \nis 3.3-V and is compatible with 3.3-V systems. Table 2–20  summarizes \nCyclone II MultiVolt I/O support.\nTable 2–20. Cyclone II MultiVolt I/O Support (Part 1 of 2) Note (1)\nVCCIO (V)Input Signal Output Signal\n1.5 V 1.8 V 2.5 V 3.3 V 1.5 V 1.8 V 2.5 V 3.3 V\n1.5 vv v (2) v (2) v\n1.8 v (4) v v (2) v (2) v (3) v\n2.5 vv v (5) v (5) v\nAltera Corporation 2–61\nFebruary 2007 Cyclone II Device Handbook, Volume 1Cyclone II Architecture\n3.3 v (4) v v (6) v (6) v (6) v\nNotes to Table 2–20 :\n(1) The PCI clamping diode must be disabled to drive an input with voltages higher than V CCIO.\n(2) These input values overdrive the input buffer, so the pin le akage current is slightly high er than the default value. \nTo drive inputs higher than V CCIO but less than 4.0 V , disable the PCI clamping diode and turn on Allow voltage \noverdrive for LVTTL/LVCMOS input pins  option in Device setting option in the Quartus II software.\n(3) When V CCIO = 1.8-V , a Cyclone II device can drive a 1.5-V device with 1.8-V tolerant inputs.\n(4) When V CCIO = 3.3-V and a 2.5-V input signal feeds an input pin or when V CCIO  = 1.8-V and a 1.5-V input signal \nfeeds an input pin, the V CCIO supply current will be slightly larger than expected. The reason for this increase is \nthat the input signal level does not drive to the V CCIO rail, which causes the input buff er to not completely shut off.\n(5) When V CCIO = 2.5-V , a Cyclone II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.\n(6) When V CCIO = 3.3-V , a Cyclone II device can drive a 1.5-V , 1.8-V , or 2.5-V device with 3.3-V tolerant inputs.Table 2–20. Cyclone II MultiVolt I/O Support (Part 2 of 2) Note (1)\nVCCIO (V)Input Signal Output Signal\n1.5 V 1.8 V 2.5 V 3.3 V 1.5 V 1.8 V 2.5 V 3.3 V\n2–62 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Document Revision History\nDocument \nRevision HistoryTable 2–21  shows the revision history for this document.\nTable 2–21. Document Revision History\nDate & \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2007 \nv3.1●Added document revision history.\n●Removed Table 2-1.\n●Updated Figure 2–25 .\n●Added new Note (1)  to Table 2–17 .\n●Added handpara note in “I/O Banks”  section.\n●Updated Note (2)  to Table 2–20 .●Removed Drive Strength \nControl from Figure 2–25 .\n●Elaboration of DDR2 and \nQDRII interfaces supported \nby I/O bank included.\nNovember 2005 \nv2.1●Updated Table 2–7 .\n●Updated Figures 2–11  and 2–12 .\n●Updated Programmable Drive Strength table.\n●Updated Table 2–16 .\n●Updated Table 2–18 .\n●Updated Table 2–19 .\nJuly 2005 v2.0 ●Updated technical content throughout.\n●Updated Table 2–16 .\nFebruary 2005 \nv1.2Updated figure 2-12.\nNovember 2004 \nv1.1Updated Table 2–19 .\nJune 2004 v1.0 Added document to the Cyclone II Device Handbook.\nAltera Corporation  3–1\nFebruary 2007\n3. Configuration & Testing\nIEEE Std. 1149.1 \n(JTAG) Boundary \nScan SupportAll Cyclone®II devices provide JTAG BST circuitry that complies with \nthe IEEE Std. 1149.1. JTAG bounda ry-scan testing can be performed \neither before or after, but not during  configuration. Cyclone II devices can \nalso use the JTAG port for co nfiguration with the Quartus®II software or \nhardware using either Jam Files ( .jam ) or Jam Byte-Code Files ( .jbc).\nCyclone II devices support IOE I/O standard reconfiguration through the \nJTAG BST chain. The JTAG chain ca n update the I/O standard for all \ninput and output pins any time before  or during user mode through the \nCONFIG_IO  instruction. You can use this capability for JTAG testing \nbefore configuration when some of the Cyclone II pins drive or receive \nfrom other devices on the board using voltage-referenced standards. \nSince the Cyclone II device might not be  configured before JTAG testing, \nthe I/O pins may not be configured for appropriate electrical standards \nfor chip-to-chip communication. Pr ogramming the I/O standards via \nJTAG allows you to fully test I /O connections to other devices.\nf For information on I/O reconfiguration, refer to the MorphIO: An I/O \nReconfiguration Solution for Altera Devices White Paper . \nA device operating in JTAG mode uses four required pins: TDI, TDO, TMS, \nand TCK. The TCK pin has an internal weak pull-down resister, while the \nTDI and TMS pins have weak internal  pull-up resistors. The TDO output \npin and all JTAG input pin voltage is determined by the V CCIO of the bank \nwhere it resides. The bank V CCIO selects whether the JTAG inputs are 1.5-, \n1.8-, 2.5-, or 3.3-V compatible.\n1 Stratix® II, Stratix, Cyclone II and Cyclone devices must be \nwithin the first 8 devi ces in a JTAG chain. All of these devices \nhave the same JTAG controller. If any of the Stratix II, Stratix, \nCyclone II or Cyclone devices are in the 9th of further position, \nthey fail configuration. This does not affect Signal Tap II.CII51003-2.2\n3–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007IEEE Std. 1149.1 (JTAG) Boundary Scan Support\nCyclone II devices also use the JTAG port to monitor the logic operation \nof the device wi th the SignalTap®II embedded logic analyzer. Cyclone II \ndevices support the JTAG instructions shown in Table 3–1 . \nTable 3–1. Cyclone II JTAG In structions (Part 1 of 2)\nJTAG Instruction Instruction Code Description\nSAMPLE/PRELOAD 00 0000 0101 Allows a snapshot of signals at the device pins to be captured and \nexamined during normal  device operation, and permits an initial \ndata pattern to be output at the device pins. Also used by the SignalTap II embedded logic analyzer.\nEXTEST (1) 00 0000 1111 Allows the external circuitry and board-level interconnects to be \ntested by forcing a test pattern at the output pins and capturing test \nresults at the input pins.\nBYPASS 11 1111 1111 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices during normal device operation.\nUSERCODE 00 0000 0111 Selects the 32-bit USERCODE  register and places it between the \nTDI and TDO pins, allowing the USERCODE  to be serially shifted \nout of TDO.\nIDCODE 00 0000 0110 Selects the IDCODE  register and places it between TDI and TDO, \nallowing the IDCODE  to be serially shifted out of TDO.\nHIGHZ (1) 00 0000 1011 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices duri ng normal device operation, while \ntri-stating all of the I/O pins.\nCLAMP (1) 00 0000 1010 Places the 1-bit bypass register between the TDI and TDO pins, \nwhich allows the BST data to pass synchronously through selected \ndevices to adjacent devices duri ng normal device operation while \nholding I/O pins to a state defi ned by the data in the boundary-scan \nregister.\nICR \ninstructionsUsed when configuring a Cyclone II device via the JTAG port with \na USB Blaster™, ByteBlaster™II, MasterBlaster™ or \nByteBlasterMV™ download cable, or when using a Jam File or JBC \nFile via an embedded processor.\nPULSE_NCONFIG 00 0000 0001 Emulates pulsing the nCONFIG  pin low to trigger reconfiguration \neven though the physical pin is unaffected.\nAltera Corporation 3–3\nFebruary 2007 Cyclone II Device Handbook, Volume 1Configuration & Testing\nThe Quartus II software has an Auto Usercode feature where you can \nchoose to use the checksum value of a programming file as the JTAG user \ncode. If selected, the checksum is automatically loaded to the USERCODE  \nregister. In the Settings  dialog box in the Assignments menu, click Device \n& Pin Options , then General, and then turn on the Auto Usercode \noption . CONFIG_IO 00 0000 1101 Allows configuration of I/O st andards through the JTAG chain for \nJTAG testing. Can be executed before, after, or during configuration. Stops configuration if executed during configuration. \nOnce issued, the \nCONFIG_IO  instruction holds nSTATUS  low to \nreset the configuration device. nSTATUS  is held low until the \ndevice is reconfigured.\nSignalTap II \ninstructionsMonitors internal device operat ion with the SignalTap II embedded \nlogic analyzer.\nNote to Table 3–1 :\n(1) Bus hold and weak pull-up resistor feat ures override the high-impedance state of HIGHZ , CLAMP , and EXTEST.Table 3–1. Cyclone II JTAG In structions (Part 2 of 2)\nJTAG Instruction Instruction Code Description\n3–4 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007IEEE Std. 1149.1 (JTAG) Boundary Scan Support\nThe Cyclone II device instruction register length is 10 bits and the \nUSERCODE  register length is 32 bits. Tables 3–2  and 3–3 show the \nboundary-scan register length and device IDCODE  information for \nCyclone II devices.\nFor more information on the Cyclone I I JTAG specifications, refer to the \nDC Characteristics & Timing Specifications  chapter in the Cyclone II Device \nHandbook, Volume 1 .Table 3–2. Cyclone II Boundary-Scan Register Length\nDevice Boundary-Scan Register Length\nEP2C5 498\nEP2C8 597\nEP2C15 969\nEP2C20 969EP2C35 1,449\nEP2C50 1,374\nEP2C70 1,890 \nTable 3–3. 32-Bit Cyclone II Device IDCODE \nDeviceIDCODE (32 Bits) (1)\nVersion (4 Bits) Part Number (16 Bits) Man ufacturer Identity (11 Bits) LSB (1 Bit) (2)\nEP2C5 0000 0010 0000 1011 0001 000 0110 1110 1\nEP2C8 0000 0010 0000 1011 0010 000 0110 1110 1\nEP2C15 0000 0010 0000 1011 0011 000 0110 1110 1\nEP2C20 0000 0010 0000 1011 0011 000 0110 1110 1\nEP2C35 0000 0010 0000 1011 0100 000 0110 1110 1\nEP2C50 0000 0010 0000 1011 0101 000 0110 1110 1\nEP2C70 0000 0010 0000 1011 0110 000 0110 1110 1\nNotes to Table 3–3 :\n(1) The most significant bit (MSB) is on the left.\n(2) The IDCODE’s least significant bit (LSB) is always 1.\nAltera Corporation 3–5\nFebruary 2007 Cyclone II Device Handbook, Volume 1Configuration & Testing\nSignalTap II \nEmbedded Logic \nAnalyzerCyclone II devices support the SignalTap II embedded logic analyzer, \nwhich monitors design operation over a period of time through the IEEE \nStd. 1149.1 (JTAG) circuitry. You ca n analyze internal logic at speed \nwithout bringing intern al signals to the I/O pi ns. This feature is \nparticularly important for advanced  packages, such as FineLine BGA® \npackages, because it can be difficul t to add a connection to a pin during \nthe debugging process after a board is designed and manufactured. \nf For more information on the SignalTap II, see the Signal Tap  chapter of \nthe Quartus II Handbook, Volume 3 .\nConfigurationThe logic, circuitry, and interconnects in the Cyclone II architecture are \nconfigured with CMOS SRAM elem ents. Altera FP GA devices are \nreconfigurable and every device is tested with a high coverage \nproduction test program so you do not have to perform fault testing and \ncan instead focus on simulation and design verification.\nCyclone II devices are configured at sy stem power-up with data stored in \nan Altera configuration device or provided by a system controller. The \nCyclone II device’s optimized interf ace allows the device to act as \ncontroller in an active serial conf iguration scheme with EPCS serial \nconfiguration devices. The serial configuration device can be \nprogrammed via SRunner, the ByteBl aster II or USB Blaster download \ncable, the Altera Programming Unit (APU), or third-party programmers.\nIn addition to EPCS serial configuration devices, Altera offers in-system \nprogrammability (ISP)-capable configur ation devices that can configure \nCyclone II devices via a serial data st ream using the Passive serial (PS) \nconfiguration mode. The PS interfac e also enables microprocessors to \ntreat Cyclone II devices as memory and configure them by writing to a virtual memory location, simplifying reconfiguration. After a Cyclone II \ndevice has been configured, it can be reconfigured in-circuit by resetting \nthe device and loading new configurat ion data. Real-time changes can be \nmade during system operation, enabling innovative reconfigurable \napplications.\nOperating \nModesThe Cyclone II architecture uses SRAM configuration elements that \nrequire configuration data to be loaded each time the circuit powers up. \nThe process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after \nconfiguration, the device resets regist ers, enables I/O pins, and begins to \noperate as a logic device. You can use the 10MHz internal oscillator or the \noptional CLKUSR  pin during the initialization. The 10 MHz internal \noscillator is disabled in user mode. Together, the configuration and \ninitialization processes are called command mode. Normal device \noperation is called user mode.\n3–6 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Configuration Schemes\nSRAM configuration elements allow Cyclone II devices to be \nreconfigured in-circuit by loading new configuration data into the device. \nWith real-time reconfiguration, the device is forced into command mode \nwith the nCONFIG  pin. The configuration process loads different \nconfiguration data, reinitializes the device, and resumes user-mode operation. You can perform in-fiel d upgrades by distributing new \nconfiguration files within the system or remotely.\nA built-in weak pull-up resistor  pulls all user I/O pins to V\nCCIO before \nand during device configuration.\nThe configuration pins support 1.5-V/1.8-V or 2.5-V/3.3-V I/O \nstandards. The voltage level of the configuration output pins is \ndetermined by the V CCIO of the bank where the pins reside. The bank \nVCCIO selects whether the configuration in puts are 1.5-V , 1.8-V , 2.5-V , or \n3.3-V compatible.\nConfiguration \nSchemesYou can load the configuration data for a Cyclone II device with one of \nthree configuration schemes (see Table 3–4 ), chosen on the basis of the \ntarget application. You can use a configuration device, intelligent controller, or the JTAG port to configure a Cyclone II device. A low-cost \nconfiguration device can automatically configure a Cyclone II device at \nsystem power-up.\nMultiple Cyclone II devices can be configured in any of the three \nconfiguration schemes by connect ing the configuration enable ( nCE) and \nconfiguration enable output ( nCEO ) pins on each device.\nf For more information on configuration, see the Configuring Cyclone II \nDevices  chapter of the  Cyclone II Handbook, Volume 2 .Table 3–4. Data Sources for Configuration\nConfiguration \nSchemeData Source\nActive serial (AS) Low-cost serial configuration device\nPassive serial (PS) Enhanced or EPC2 c onfiguration device, MasterBlaster, ByteBlasterMV, ByteBlaster II or \nUSB Blaster download cable,  or serial data source\nJTAG MasterBlaster, ByteBlasterMV, ByteBl aster II or USB Blaster download cable or a \nmicroprocessor with a Jam or JBC file\nAltera Corporation 3–7\nFebruary 2007 Cyclone II Device Handbook, Volume 1Configuration & Testing\nCyclone II \nAutomated \nSingle Event \nUpset DetectionCyclone II devices offer on-chip circ uitry for automated checking of \nsingle event upset (SEU) detection. Some applications that require the \ndevice to operate error free at high elevations or in close proximity to \nearth’s North or South Pole require periodic checks to ensure continued \ndata integrity. The error detection cyclic redundancy code (CRC) feature controlled by the Device & Pin Options  dialog box in the Quartus II \nsoftware uses a 32-bit CRC circuit to en sure data reliability and is one of \nthe best options for mitigating SEU.\nYou can implement the error detection CRC feature with ex isting circuitry \nin Cyclone II devices, eliminating the need for external logic. For Cyclone II devices, the CRC is pre-computed by Quartus II software and \nthen sent to the device as part of the POF file header. The CRC_ERROR  pin \nreports a soft error when configuration SRAM data is corrupted, indicating to the user to pref orm a device reconfiguration.\nCustom-Built Circuitry \nDedicated circuitry in the Cyclone I I devices performs error detection \nautomatically. This error detection circuitry in Cyclone II devices \nconstantly checks for errors in the configuration SRAM cells while the \ndevice is in user mode. You can monitor one external pin for the error and use it to trigger a re-configuration cy cle. You can select the desired time \nbetween checks by adjusting a built-in clock divider.\nSoftware Interface\nIn the Quartus II software version 4.1 and later, you can turn on the automated error detection CRC feature in the Device & Pin Options \ndialog box. This dialog  box allows you to enable the feature and set the \ninternal frequency of the CRC checker between 400 kHz to 80 MHz. This \ncontrols the rate that the CRC circuitr y verifies the internal configuration \nSRAM bits in the FPGA device.\nf For more information on CRC, refer to AN: 357 Error Detection Using CRC \nin Altera FPGAs .\n3–8 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Document Revision History\nDocument \nRevision HistoryTable 3–5  shows the revision history for this document.\nTable 3–5. Document Revision History\nDate & \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2007 \nv2.2●Added document revision history.\n●Added new handpara nore in “IEEE Std. 1149.1 (JTAG) \nBoundary Scan Support”  section.\n●Updated “Cyclone II Automated Single Event Upset \nDetection”  section.●Added information about \nlimitation of cascading multi devices in the same \nJTAG chain.\n●Corrected information on \nCRC calculation.\nJuly 2005 v2.0 Updated technical content.\nFebruary 2005 \nv1.2Updated information on JTAG chain limitations.\nNovember 2004 \nv1.1Updated Table 3–4 .\nJune 2004 v1.0 Added document to the Cyclone II Device Handbook.\nAltera Corporation  4–1\nFebruary 2007\n4. Hot Socketing & Power-On\nReset\nIntroduction Cyclone®II devices offer hot socketing (a lso known as hot plug-in, hot \ninsertion, or hot swap) and power se quencing support without the use of \nany external devices. You can insert or remove a Cyclone II board in a \nsystem during system operation wi thout causing undesirable effects to \nthe board or to the running system bus. \nThe hot-socketing feature lessens the board design difficulty when using \nCyclone II devices on printed circuit boards (PCBs) that also contain a \nmixture of 3.3-, 2.5-, 1.8-, and 1. 5-V devices. With the Cyclone II \nhot-socketing feature, you no longer need to ensure a proper power-up sequence for each device on the board. \nThe Cyclone II hot-socketing feature provides:\n■ Board or device insertion and removal without external components \nor board manipulation \n■ Support for any power-up sequence\n■ Non-intrusive I/O buffers to system buses during hot insertion\nThis chapter also discusses the po wer-on reset (POR) circuitry in \nCyclone II devices. The POR circuitry keeps the devices in the reset state \nuntil the V CC is within operating range. \nCyclone II \nHot-Socketing \nSpecificationsCyclone II devices offer hot-socketing capability with all three features \nlisted above without any external  components or special design \nrequirements. The hot-socketing featur e in Cyclone II devices offers the \nfollowing:\n■ The device can be driven before power-up without any damage to the device itself.\n■ I/O pins remain tri-stated during  power-up. The device does not \ndrive out before or during power- up, thereby affecting other buses \nin operation.CII51004-3.1\n4–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Cyclone II Hot-Socketing Specifications\nDevices Can Be Driv en before Power-Up\nYou can drive signals into the I/O pins, dedicated input pins, and \ndedicated clock pins of Cyclone II devi ces before or during power-up or \npower-down without damaging the device. Cyclone II devices support \nany power-up or power-down sequence (V CCIO and V CCINT ) to simplify \nsystem level design.\nI/O Pins Remain Tri-Stated during Power-Up\nA device that does not support ho t socketing may interrupt system \noperation or cause contention by driv ing out before or during power-up. \nIn a hot-socketing situation, the Cyclone II device’s output buffers are turned off during system power- up or power-down. The Cyclone II \ndevice also does not drive out until the device is configured and has \nattained proper operating conditions. The I/O pins are tr i-stated until the \ndevice enters user mode with a weak pull-up resistor (R) to 3.3V . Refer to \nFigure 4–1  for more information.\n1 You can power up or power down the V\nCCIO and V CCINT  pins in \nany sequence. The V CCIO and V CCINT  must have monotonic rise \nto their steady state levels. (Refer to Figure 4–3  for more \ninformation.) The power supply ramp rates can range from \n100 µs to 100 ms for non “A” devices. Both V CC supplies must \npower down within 100 ms of ea ch other to prevent I/O pins \nfrom driving out. During hot socketing, the I/O pin capacitance \nis less than 15 pF and the clock pi n capacitance is less than 20 pF. \nCyclone II devices meet th e following hot-socketing \nspecification.\n■ The hot-socketing DC specification is | I IOPIN  | < 300 µA.\n■ The hot-socketing AC specification is | I IOPIN  | < 8 mA for 10 ns or \nless.\nThis specification takes into account the pin capacitance but not board \ntrace and external loading capacitanc e. You must cons ider additional \ncapacitance for trace, connector, and loading separately.\nIIOPIN  is the current at any user I/O pin on the device. The DC \nspecification applies when all V CC supplies to the device are stable in the \npowered-up or powered-down conditio ns. For the AC specification, the \npeak current duration due to power- up transients is 10 ns or less.\nA possible concern for semiconducto r devices in general regarding hot \nsocketing is the potential for latch-up . Latch-up can occur when electrical \nsubsystems are hot socketed into an ac tive system. During hot socketing, \nthe signal pins may be connected and driven by the active system before \nAltera Corporation 4–3\nFebruary 2007 Cyclone II Device Handbook, Volume 1Hot Socketing & Power-On Reset\nthe power supply can provide current to the device’s V CC and ground \nplanes. This condition can lead to latch-up and cause a low-impedance \npath from V CC to ground within the device. As  a result, the device extends \na large amount of current, possibly causing electrical damage.\nAltera has ensured by design of the I/O buffers and hot-socketing \ncircuitry, that Cyclone II devices are immune to latch-up during hot \nsocketing.\nHot-Socketing \nFeature \nImplementation \nin Cyclone II \nDevicesThe hot-socketing feature turns off th e output buffer during power up \n(either V CCINT  or V CCIO supplies) or power down. The hot-socket circuit \ngenerates an internal HOTSCKT  signal when either V CCINT  or V CCIO is \nbelow the threshold voltag e. Designs cannot use the HOTSCKT  signal for \nother purposes. The HOTSCKT  signal cuts off the output buffer to ensure \nthat no DC current (except for we ak pull-up leakag e current) leaks \nthrough the pin. When V CC ramps up slowly, V CC is still relatively low \neven after the internal POR signal (not available to the FPGA fabric used \nby customer designs) is released and the configuration is finished. The \nCONF_DONE , nCEO , and nSTATUS  pins fail to respon d, as the output \nbuffer cannot drive out because the ho t-socketing circuitry keeps the I/O \npins tristated at this low V CC voltage. Therefore, the hot-socketing circuit \nhas been removed on these configurat ion output or bidirectional pins to \nensure that they are able to operate during configuration. These pins are \nexpected to drive out during power-up and power-down sequences.\nEach I/O pin has the circuitry shown in Figure 4–1 . \n4–4 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Hot-Socketing Feature Implementation in Cyclone II Devices\nFigure 4–1. Hot-Socketing Circuit Bloc k Diagram for Cyclone II Devices\nThe POR circuit monitors V CCINT  voltage level and keeps I/O pins \ntri-stated until the device is in user  mode. The weak pull-up resistor (R) \nfrom the I/O pin to V CCIO keeps the I/O pins from  floating. The voltage \ntolerance control circuit permits the I/O pins to be driven by 3.3 V before \nVCCIO and/or V CCINT  are powered, and it prevents the I/O pins from \ndriving out when the device is not in user mode.\nf For more information, see the DC Characteristics & Timing Specifications \nchapter in Volume 1 of the Cyclone II Device Handbook  for the value of the \ninternal weak pull-up resistors. \nFigure 4–2  shows a transistor level cross section of the Cyclone II device \nI/O buffers. This design ensures th at the output buffers do not drive \nwhen V CCIO is powered before V CCINT  or if the I/O pad voltage is higher \nthan V CCIO. This also applies for sudden voltage spikes during hot \nsocketing. The V PAD leakage current charges th e voltage tolerance control \ncircuit capacitance.Output EnableOutput\nHot Socket\nOutput\nPre-DriverVoltage\nTolerance\nControlPower-On\nReset\nMonitor\nWeak\nPull-Up\nResistor\nPAD\nInput Bufferto Logic ArrayR\nAltera Corporation 4–5\nFebruary 2007 Cyclone II Device Handbook, Volume 1Hot Socketing & Power-On Reset\nFigure 4–2. Transistor Level Diagram of FPGA Device I/O Buffers\nNotes to Figure 4–2 :\n(1) This is the logic array signal or the larger of either the V CCIO or V PAD signal.\n(2) This is the larger of either the V CCIO or V PAD signal.\nPower-On Reset \nCircuitryCyclone II devices contain POR circuitry to keep the device in a reset state \nuntil the power supply voltage levels have stabilized during power-up. \nThe POR circuit monitors the V CCINT  voltage levels and tri-states all user \nI/O pins until the V CC reaches the recommended operating levels. In \naddition, the POR circuitry also monitors the V CCIO level of the two I/O \nbanks that contains configuration pi ns (I/O banks 1 and 3 for EP2C5 and \nEP2C8, I/O banks 2 and 6 for EP2C 15A, EP2C20, EP2C35, EP2C50, and \nEP2C70) and tri-states all user I/O pins until the V CC reaches the \nrecommended operating levels.\nAfter the Cyclone II device enters user  mode, the POR circuit continues to \nmonitor the V CCINT  voltage level so that a brown-out condition during \nuser mode can be detected. If the V CCINT  voltage sags below the POR trip \npoint during user mode, the POR circuit resets the device. If the V CCIO \nvoltage sags during user mode, the PO R circuit does not reset the device.\n"Wake-up" Time for Cyclone II Devices\nIn some applications, it may be nece ssary for a device to wake up very \nquickly in order to begin operation. The Cyclone II device family offers \nthe Fast-On feature to support fast wake-up time applications. Devices \nthat support the Fast-On feature ar e designated with an “A” in the \nordering code and have stricter po wer up requirements compared to non-\nA devices.Logic Array\nSignal (1) (2)\nVCCIOVPAD\nn+ n+\nn-welln+ p+ p+\np-well\np-substrate\n4–6 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Power-On Reset Circuitry\nFor Cyclone II devices, wake-up time consists of power-up, POR, \nconfiguration, and initialization. The device must properly go through all \nfour stages to configure correctly and begin operation. You can calculate \nwake-up time using the following equation:\nFigure 4–3  illustrates the componen ts of wake up time. \nFigure 4–3. Cyclone II Wake-Up Time\nNote to Figure 4–3 :\n(1) V CC ramp must be monotonic.\nThe V CC ramp time and POR time wi ll depend on the device \ncharacteristics and the power supply used in your system. The fast-on \ndevices require a maximum V CC ramp time of 2 ms and have a maximum \nPOR time of 12 ms.\nConfiguration time will depend on the configuration mode chosen and \nthe configuration file size. You ca n calculate configuration time by \nmultiplying the number of bits in the configuration file with the period of \nthe configuration clock. For fast configuration times, you should use \nPassive Serial (PS) configuration mode with maximum DCLK frequency \nof 100 MHz. In addition, you ca n use compression to reduce the \nconfiguration file size and speed up the configuration time.  The t CD2UM \nor t CD2UMC  parameters will determine the initialization time.\n1 For more information on the t CD2UM or t CD2UMC  parameters, refer \nto the Configuring Cyclone II Devices  chapter in the Cyclone II \nDevice Handbook . Wake-Up Time = VCC Ramp Time + POR Time + Configuration Time + Initialization Tim e\nVCC Ramp\nTimePOR Time Configuration Time Initialization\nTimeVCC MinimumVoltage\nTime\nUser\nMode\nAltera Corporation 4–7\nFebruary 2007 Cyclone II Device Handbook, Volume 1Hot Socketing & Power-On Reset\nIf you cannot meet the maximum V CC ramp time requirement, you must \nuse an external component to hold nCONFIG  low until the power supplies \nhave reached their minimum recommend operating levels. Otherwise, \nthe device may not properly co nfigure and enter user mode.\nConclusion Cyclone II devices are hot socketable and support all power-up and \npower-down sequences with the one requirement that V CCIO and V CCINT  \nbe powered up and down within 100 ms of each other to keep the I/O \npins from driving out. Cyclone II devices do not require any external \ndevices for hot socketing and power sequencing.\nDocument \nRevision HistoryTable 4–1  shows the revision history for this document.\nTable 4–1. Document Revision History\nDate & \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2007 \nv3.1●Added document revision history.\n●Updated “I/O Pins Remain Tri-Stated during Power-Up”  \nsection.\n●Updated “Power-On Reset Circuitry”  section.\n●Added footnote to Figure 4–3 .●Specified V CCIO and V CCINT  \nsupplies must be GND \nwhen "not powered".\n●Added clarification about \ninput-tristate behavior.\n●Added infomation on V CC \nmonotonic ramp.\nJuly 2005 v2.0 Updated technical content throughout.\nFebruary 2005 \nv1.1Removed ESD section.\nJune 2004 v1.0 Added document to the Cyclone II Device Handbook.\n4–8 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Document Revision History\nAltera Corporation  5–1\nFebruary 2008\n5. DC Characteristics and\nTiming Specifications\nOperating \nConditionsCyclone®II devices are offered in commercial, industrial, automotive, \nand extended temperature grades. Commercial devices are offered in –6 \n(fastest), –7, and –8 speed grades.\nAll parameter limits are representati ve of worst-case supply voltage and \njunction temperature conditions. Unle ss otherwise noted, the parameter \nvalues in this chapter apply to all Cyclone II devices. AC and DC characteristics are specified using the same numbers for commercial, \nindustrial, and automotive grades. All parameters representing voltages \nare measured with respect to ground.\nTables 5–1  through 5–4 provide information on absolute maximum \nratings.\nTable 5–1. Cyclone II Device Absolute Maximum Ratings Notes (1) , (2)\nSymbol Parameter Conditions Minimum Maximum Unit\nVCCINT Supply voltage With respect to ground –0.5 1.8 V\nVCCIO Output supply voltage –0.5 4.6 V\nVCCA_PLL [1..4] PLL supply voltage –0.5 1.8 V\nVIN DC input voltage (3) — –0.5 4.6 V\nIOUT DC output current, per pin — –25 40 mA\nTSTG Storage temperature No bias –65 150 °C\nTJ Junction temperature BGA packages under bias — 125 °C\nNotes to Table 5–1 :\n(1) Conditions beyond those listed in this table cause pe rmanent damage to a device. These are stress ratings only. \nFunctional operation at these levels or  any other conditions beyo nd those specified in this chapter is not implied. \nAdditionally, device operation at the absolute maximum ra tings for extended periods of time may have adverse \neffect on the device reliability.\n(2) Refer to the Operating Requirements for Altera Devices Data Sheet  for more information.\n(3) During transitions, the inputs may overshoot to the voltage shown in Table 5–4  based upon the input duty cycle. \nThe DC case is equivalent to 100% duty cycle. During transition, the inputs  may undershoot to –2.0 V for input \ncurrents less than 100 mA and periods shorter than 20 ns.CII51005-4.0\n5–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Operating Conditions\nTable 5–2  specifies the recommended operating conditions for Cyclone II \ndevices. It shows the allowed voltage ranges for V CCINT , VCCIO, and the \noperating junction temperature (T J). The LVTTL and LVCMOS inputs are \npowered by V CCIO only. The LVDS and LVPECL input buffers on \ndedicated clock pins are powered by V CCINT . The SSTL, HSTL, LVDS \ninput buffers are powered by both V CCINT  and V CCIO.\nTable 5–2. Recommended Operating Conditions\nSymbol Parameter Conditions Minimum  Maximum Unit\nVCCINT Supply voltage for internal \nlogic and input buffers(1) 1.15 1.25 V\nVCCIO (2) Supply voltage for output \nbuffers, 3.3-V operation(1) 3.135 (3.00) 3.465 (3.60) \n(3)V\nSupply voltage for output \nbuffers, 2.5-V operation(1) 2.375 2.625 V\nSupply voltage for output \nbuffers, 1.8-V operation(1) 1.71 1.89 V\nSupply voltage for output \nbuffers, 1.5-V operation(1) 1.425 1.575 V\nTJ Operating junction \ntemperatureFor commercial use 0 85 °C\nFor industrial use –40 100 °C\nFor extended \ntemperature use–40 125 °C\nFor automotive use –40 125 °C\nNotes to Table 5–2 :\n(1) The V CC must rise monotonically. The maximum V CC (both V CCIO and V CCINT ) rise time is 100 ms for non-A devices \nand 2 ms for A devices.\n(2) The V CCIO range given here spans the lowest and highest oper ating voltages of all supp orted I/O standards. The \nrecommended V CCIO range specific to each of the sing le-ended I/O standards is given in Table 5–6 , and those \nspecific to the differential standards is given in Table 5–8 .\n(3) The minimum and maximum values of 3.0 V and 3.6 V , respectively, for V CCIO only applies to the PCI and PCI-X \nI/O standards. Refer to Table 5–6  for the voltage range of other I/O standards.\nAltera Corporation 5–3\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–3. DC Characteristics fo r User I/O, Dual-Purpose, and Dedicated Pins (Part 1 of 2)\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nVIN Input voltage (1), (2) –0.5 — 4.0 V\nIi Input pin leakage \ncurrentVIN = V CCIOmax  to 0 V (3) –10 — 10 μA\nVOUT Output voltage — 0 — V CCIO V\nIOZ Tri-stated I/O pin \nleakage currentVOUT = V CCIOmax  to 0 V (3) –10 — 10 μA\nICCINT0 VCCINT  supply \ncurrent (standby) VIN = ground, \nno load, no \ntoggling inputs\nTJ = 25° C \nNominal \nVCCINTEP2C5/A — 0.010 (4) A\nEP2C8/A — 0.017 (4) A\nEP2C15A — 0.037 (4) A\nEP2C20/A — 0.037 (4) A\nEP2C35 — 0.066 (4) A\nEP2C50 — 0.101 (4) A\nEP2C70 — 0.141 (4) A\nICCIO0 VCCIO supply current \n(standby) VIN = ground, \nno load, no \ntoggling inputsT\nJ = 25° C\nVCCIO  = 2.5 VEP2C5/A — 0.7 (4) mA\nEP2C8/A — 0.8 (4) mA\nEP2C15A — 0.9 (4) mA\nEP2C20/A — 0.9 (4) mA\nEP2C35 — 1.3 (4) mA\nEP2C50 — 1.3 (4) mA\nEP2C70 — 1.7 (4) mA\n5–4 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Operating Conditions\nTable 5–4  shows the maximum V IN overshoot voltage and the \ndependency on the duty cycle of the input signal. Refer to Table 5–3  for \nmore information.RCONF (5) (6) Value of I/O pin \npull-up resistor before and during \nconfigurationV\nIN = 0 V; V CCIO = 3.3 V 10 25 50 k Ω\nVIN = 0 V; V CCIO = 2.5 V 15 35 70 k Ω\nVIN = 0 V; V CCIO = 1.8 V 30 50 100 k Ω\nVIN = 0 V; V CCIO = 1.5 V 40 75 150 k Ω\nVIN = 0 V; V CCIO = 1.2 V 50 90 170 k Ω\nRecommended \nvalue of I/O pin \nexternal pull-down resistor before and \nduring configuration(7) —1 2 k Ω\nNotes to Table 5–3 :\n(1) All pins, including dedicated inputs, clock,  I/O, and JTAG pins, may be driven before V CCINT  and V CCIO are \npowered.\n(2) The minimum DC input is –0.5 V . Du ring transitions, the inputs may unde rshoot to –2.0 V or overshoot to the \nvoltages shown in Table 5–4 , based on input duty cycle for input curren ts less than 100 mA. The overshoot is \ndependent upon duty cycle of the signal. The DC case is eq uivalent to 100% duty cycle.\n(3) This value is specified for normal device operation. The value may vary during power-up. This applies for all V CCIO \nsettings (3.3, 2.5, 1.8, and 1.5 V).\n(4) Maximum values depend on the actual T J and design utilization. See the Excel-based PowerPlay Early Power \nEstimator ( www.altera.com ) or the Quartus II PowerPlay Power Anal yzer feature for maximum values. Refer to \n“Power Consumption” on page 5–13  for more information.\n(5) R CONF  values are based on characterization.  R CONF  = V CCIO/IRCONF . RCONF  values may be different if V IN value is \nnot 0 V . Pin pull-up resistance values will be lowe r if an external source drives the pin higher than V CCIO.\n(6) Minimum condition at –40°C and high V CC, typical condition at 25°C and nominal V CC and maximum condition at \n125°C and low V CC for R CONF  values.\n(7) These values apply to all V CCIO settings.Table 5–3. DC Characteristics fo r User I/O, Dual-Purpose, and Dedicated Pins (Part 2 of 2)\nSymbol Parameter Conditions Minimum Typical Maximum Unit\nTable 5–4. V IN Overshoot Voltage fo r All Input Buffers\nMaximum V IN (V) Input Signal Duty Cycle\n4.0 100% (DC)\n4.1 90%\n4.2 50%4.3 30%\n4.4 17%\n4.5 10%\nAltera Corporation 5–5\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nSingle-Ended I/O Standards\nTables 5–6  and 5–7 provide operating condition information when using \nsingle-ended I/O standards with Cyclone II devices. Table 5–5  provides \ndescriptions for the voltage and current symbols used in Tables 5–6  and \n5–7.\nTable 5–5. Voltage and Current  Symbol Definitions\nSymbol Definition\nVCCIO Supply voltage for single-ended inputs and for output drivers\nVREF Reference voltage for setting the input switching threshold\nVIL Input voltage that indicates a low logic level\nVIH Input voltage that indicates a high logic level\nVOL Output voltage that indicates a low logic level\nVOH Output voltage that indicates a high logic level\nIOL Output current condition under which V OL is tested\nIOH Output current condition under which V OH is tested\nVTT Voltage applied to a resistor termination as specified by \nHSTL and SSTL standards\nTable 5–6. Recommended Operating Conditions for User  I/O Pins Using Single-Ended I/O Standards \nNote (1) (Part 1 of 2)\nI/O StandardVCCIO (V) V REF (V) V IL (V) V IH (V)\nMin Typ Max Min Typ Max Max Min\n3.3-V LVTTL and \nLVCMOS3.135 3.3 3.465 — — — 0.8 1.7\n2.5-V LVTTL and \nLVCMOS2.375 2.5 2.625 — — — 0.7 1.7\n1.8-V LVTTL and \nLVCMOS1.710 1.8 1.890 — — — 0.35 × V CCIO 0.65 × V CCIO\n1.5-V LVCMOS 1.425 1.5 1.575 — — — 0.35 × V CCIO 0.65 × V CCIO\nPCI and PCI-X 3.000 3.3 3.600 — — — 0.3 × V CCIO 0.5 × V CCIO\nSSTL-2 class I 2.375 2.5 2.625 1.19 1.25 1.31 V REF – 0.18 (DC)\nVREF – 0.35 (AC)VREF + 0.18 (DC)\nVREF + 0.35 (AC)\nSSTL-2 class II 2.375 2.5 2.625 1.19 1.25 1.31 V REF – 0.18 (DC)\nVREF – 0.35 (AC)VREF + 0.18 (DC)\nVREF + 0.35 (AC)\nSSTL-18 class I 1.7 1.8 1.9 0.833 0.9 0.969 V REF – 0.125 (DC)\nVREF – 0.25 (AC)VREF + 0.125 (DC)\nVREF + 0.25 (AC)\n5–6 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Operating Conditions\nSSTL-18 class II 1.7 1.8 1.9 0.833 0.9 0.969 V REF – 0.125 (DC)\nVREF – 0.25 (AC)VREF + 0.125 (DC)\nVREF + 0.25 (AC)\n1.8-V HSTL \nclass I1.71 1.8 1.89 0.85 0.9 0.95 V REF – 0.1 (DC)\nVREF – 0.2 (AC)VREF + 0.1 (DC)\nVREF + 0.2 (AC)\n1.8-V HSTL \nclass II1.71 1.8 1.89 0.85 0.9 0.95 V REF – 0.1 (DC)\nVREF – 0.2 (AC)VREF + 0.1 (DC)\nVREF + 0.2 (AC)\n1.5-V HSTL \nclass I1.425 1.5 1.575 0.71 0.75 0.79 V REF – 0.1 (DC)\nVREF – 0.2 (AC)VREF + 0.1 (DC)\nVREF + 0.2 (AC)\n1.5-V HSTL \nclass II1.425 1.5 1.575 0.71 0.75 0.79 V REF – 0.1 (DC)\nVREF – 0.2 (AC)VREF + 0.1 (DC)\nVREF + 0.2 (AC)\nNote to Table 5–6 :\n(1) Nominal values (Nom) are for T A = 25° C, V CCINT  = 1.2 V , and V CCIO = 1.5, 1.8, 2.5, and 3.3 V .\nTable 5–7. DC Characteristics of Us er I/O Pins Using Single-Ended Standards Notes (1) , (2) (Part 1 of 2)\nI/O Standard Test Conditions Voltage Thresholds\nIOL (mA) I OH (mA) Maximum V OL (V) Minimum V OH (V)\n3.3-V LVTTL 4 –4 0.45 2.4\n3.3-V LVCMOS 0.1 –0.1 0.2 V CCIO  – 0.2\n2.5-V LVTTL and \nLVCMOS1– 1 0 . 4 2 . 0\n1.8-V LVTTL and \nLVCMOS2– 2 0 . 4 5 V CCIO  – 0.45\n1.5-V LVTTL and \nLVCMOS2– 2 0 . 2 5  ×  V CCIO 0.75 × V CCIO\nPCI and PCI-X 1.5 –0.5 0.1 × V CCIO 0.9 × V CCIO\nSSTL-2 class I 8.1 –8.1 V TT – 0.57 V TT + 0.57\nSSTL-2 class II 16.4 –16.4 V TT – 0.76 V TT + 0.76\nSSTL-18 class I 6.7 –6.7 V TT – 0.475 V TT + 0.475\nSSTL-18 class II 13.4 –13.4 0.28 V CCIO  – 0.28\n1.8-V HSTL class I 8 –8 0.4 V CCIO  – 0.4\n1.8-V HSTL class II 16 –16 0.4 V CCIO  – 0.4Table 5–6. Recommended Operating Conditions for User  I/O Pins Using Single-Ended I/O Standards \nNote (1) (Part 2 of 2)\nI/O StandardVCCIO (V) V REF (V) V IL (V) V IH (V)\nMin Typ Max Min Typ Max Max Min\nAltera Corporation 5–7\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nDifferential I/O Standards\nThe RSDS and mini-LVDS I/O standard s are only supported on output \npins. The LVDS I/O standard is suppo rted on both receiver input pins \nand transmitter output pins.\n1 For more information on how th ese differential I/O standards \nare implemented, refer to the High-Speed Differenti al Interfaces in \nCyclone II Devices  chapter of the Cyclone II Device Handbook .\nFigure 5–1  shows the receiver input waveforms for all differential I/O \nstandards (LVDS, LVPECL, different ial 1.5-V HSTL class I and II, \ndifferential 1.8-V HSTL class I and II, differential SSTL-2 class I and II, and differential SSTL-18 class I and II).1.5-V HSTL class I 8 –8 0.4 V CCIO  – 0.4\n1.5V HSTL class II 16 –16 0.4 V CCIO  – 0.4\nNotes to Table 5–7 :\n(1) The values in this table are ba sed on the conditions listed in Tables 5–2  and 5–6.\n(2) This specification is supported across all the programmable drive settings available as shown in the Cyclone II \nArchitecture  chapter of the Cyclone II Device Handbook .Table 5–7. DC Characteristics of Us er I/O Pins Using Single-Ended Standards Notes (1) , (2) (Part 2 of 2)\nI/O Standard Test Conditions Voltage Thresholds\nIOL (mA) I OH (mA) Maximum V OL (V) Minimum V OH (V)\n5–8 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Operating Conditions\nFigure 5–1. Receiver Input Waveform s for Differential I/O Standards\nNotes to Figure 5–1 :\n(1) V ID is the differential input voltage. V ID = |p – n|.\n(2) V ICM is the input common mode voltage. V ICM = (p + n)/2.\n(3) The p – n waveform is a function of the positive channel (p) and the negative channel (n).Single-Ended Waveform\nDifferential Waveform (Mathematical Function of Positive and Ne gative Channel)Positive Channel (p) = VIH\nNegative Channel (n) = VIL\nGroundVID (1)\nVID (1)\nVID (1)VICM (2)\n0 V\np − n (3)\nAltera Corporation 5–9\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–8  shows the recommended operating conditions for user I/O \npins with differential I/O standards.\nTable 5–8. Recommended Operating Conditions for User I/O Pins Using Differ ential Signal I/O Standards\nI/O \nStandardVCCIO (V) V ID (V) (1) VICM (V) V IL (V) V IH (V)\nMin Typ Max Min Typ Max Min Typ Max Min Max Min Max\nLVDS 2.375 2.5 2.625 0.1 — 0.65 0.1 — 2.0 — — — —\nMini-LVDS \n(2)2 . 3 7 5 2 . 5 2 . 6 2 5 — — ———— — —— —\nRSDS (2) 2 . 3 7 5 2 . 5 2 . 6 2 5 — — ———— — —— —\nLVPECL\n(3) (6)3.135 3.3 3.465 0.1 0.6 0.95 — — — 0 2.2 2.1 2.88\nDifferential \n1.5-V HSTL class I \nand II (4)1.425 1.5 1.575 0.2 — V\nCCIO  \n+ 0.60.68 — 0.9 — V REF \n– 0.20VREF \n+ 0.20—\nDifferential \n1.8-V HSTL \nclass I and II (4)1 . 7 1 1 . 8 1 . 8 9 — — ———— — V\nREF \n– 0.20VREF \n+ 0.20—\nDifferential \nSSTL-2 \nclass I \nand II (5)2.375 2.5 2.625 0.36 — V CCIO  \n+ 0.60.5 × \nVCCIO  \n– 0.20.5 × \nVCCIO0.5 × \nVCCIO  \n+ 0.2—V REF \n– 0.35VREF \n+ 0.35—\nDifferential \nSSTL-18 class I \nand II (5)1.7 1.8 1.9 0.25 — V\nCCIO  \n+ 0.60.5 × \nVCCIO  \n– 0.20.5 × \nVCCIO0.5 × \nVCCIO  \n+ 0.2—V REF \n– 0.25VREF \n+ 0.25—\nNotes to Table 5–8 :\n(1) Refer to the High-Speed Differential Interfaces in Cyclone II Devices  chapter of the Cyclone II Device Handbook  for \nmeasurement conditions on V ID.\n(2) The RSDS and mini-LVDS I/O standard s are only supported on output pins.\n(3) The LVPECL I/O standard is only supported on clock in put pins. This I/O standard is not supported on output \npins.\n(4) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock \npins.\n(5) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock \npins.\n(6) The LVPECL clock inputs are powered by V CCINT  and support all V CCIO settings. However, it  is recommended to \nconnect V CCIO to typical value of 3.3V .\n5–10 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Operating Conditions\nFigure 5–2  shows the transmitter output waveforms for all supported \ndifferential output standards (LVDS, mini-LVDS, RSDS, differential 1.5-V \nHSTL class I and II , differential 1.8-V HSTL cl ass I and II, differential \nSSTL-2 class I and II , and differential SS TL-18 class I and II).\nFigure 5–2. Transmitter Output Wavefo rms for Differential I/O Standards\nNotes to Figure 5–2 :\n(1) V OD is the output differential voltage. V OD = |p – n|.\n(2) V OCM is the output common mode voltage. V OCM = (p + n)/2.\n(3) The p – n waveform is a function of the positive channel (p) and the negative channel (n).\nTable 5–9  shows the DC characteristics for user I/O pins with differential \nI/O standards.Single-Ended Waveform\nDifferential Waveform (Mathematical Function of Positive and Ne gative Channel)Positive Channel (p) = VOH\nNegative Channel (n) = VOL\nGroundVOD (1)\nVOD (1)\nVOD (1)0 VVOCM (2)\np − n (3)\nTable 5–9. DC Characteristic s for User I/O Pins Using Differential I/O Standards Note (1) (Part 1 of 2)\nI/O StandardVOD (mV) ΔVOD (mV) V OCM (V) V OH (V) V OL (V)\nMin Typ Max Min Max Min Typ Max Min Max Min Max\nLVDS 250 — 600 — 50 1.125 1.25 1.375 — — — —\nmini-LVDS (2) 300 — 600 — 50 1.125 1.25 1.375 — — — —\nRSDS (2) 100 — 600 — — 1.125 1.25 1.375 — — — —\nDifferential 1.5-V \nHSTL class I \nand II (3)——— — —— — — V CCIO  \n– 0.4——0 . 4\nAltera Corporation 5–11\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nDC \nCharacteristics \nfor Different Pin TypesTable 5–10  shows the types of pins that support bus hold circuitry.Differential 1.8-V \nHSTL class I and II (3)——— — —— — — V\nCCIO  \n– 0.4——0 . 4\nDifferential \nSSTL-2 class I \n(4)——— — —— — — V TT + \n0.57—— V TT – \n0.57\nDifferential \nSSTL-2 class II \n(4)——— — —— — — V TT + \n0.76—— V TT – \n0.76\nDifferential \nSSTL-18 class I (4)— — — — — 0.5 × \nV\nCCIO  \n– \n0.1250.5 × \nVCCIO0.5 × \nVCCIO  \n+ \n0.125VTT + \n0.475—— V TT – \n0.475\nDifferential \nSSTL-18 class II (4)— — — — — 0.5 × \nV\nCCIO  \n– \n0.1250.5 × \nVCCIO0.5 × \nVCCIO  \n+ \n0.125VCCIO  \n– 0.28— — 0.28\nNotes to Table 5–9 :\n(1) The LVPECL I/O standard is only supported on clock in put pins. This I/O standard is not supported on output \npins.\n(2) The RSDS and mini-LVDS I/O standard s are only supported on output pins.\n(3) The differential 1.8-V HSTL and differential 1.5-V HSTL I/O standards are only supported on clock input pins and \nPLL output clock pins.\n(4) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock \npins.Table 5–9. DC Characteristic s for User I/O Pins Using Differential I/O Standards Note (1) (Part 2 of 2)\nI/O StandardVOD (mV) ΔVOD (mV) V OCM (V) V OH (V) V OL (V)\nMin Typ Max Min Max Min Typ Max Min Max Min Max\nTable 5–10. Bus Hold Support\nPin Type Bus Hold\nI/O pins using single-ended I/O standards Yes\nI/O pins using differential I/O standards No\nDedicated clock pins NoJTAG No\nConfiguration pins No\n5–12 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008DC Characteristics for Different Pin Types\nTable 5–11  specifies the bus hold para meters for general I/O pins.\nOn-Chip Termination Specifications\nTable 5–12  defines the specifications for internal termination resistance \ntolerance when using series or differential on-chip termination.Table 5–11. Bus Hold Parameters Note (1)\nParameter ConditionsVCCIO Level\nUnit 1.8 V 2.5 V 3.3 V\nMin Max Min Max Min Max\nBus-hold low, sustaining \ncurrentVIN > \nVIL(maximum)30 — 50 — 70 — μA\nBus-hold high, sustaining \ncurrentVIN < \nVIL(minimum)–30 — –50 — –70 — μA\nBus-hold low, overdrive \ncurrent0 V < V IN < V CCIO — 200 — 300 — 500 μA\nBus-hold high, overdrive \ncurrent0 V < V IN < V CCIO — –200 — –300 — –500 μA\nBus-hold trip point (2) — 0.68 1.07 0.7 1.7 0.8 2.0 V\nNotes to Table 5–11 :\n(1) There is no specification for bus-hold at V CCIO = 1.5 V for the HSTL I/O standard.\n(2) The bus-hold trip points are based on calc ulated input voltages from the JEDEC standard.\nTable 5–12. Series On-Chip Te rmination Specifications\nSymbol Description ConditionsResistance Tolerance\nCommercial \nMaxIndustrial\nMaxExtended/\nAutomotive \nTemp MaxUnit\n25-Ω RS Internal series termination without \ncalibration (25- Ω setting )VCCIO  = 3.3V ±30 ±30 ±40 %\n50-Ω RS Internal series termination without \ncalibration (50- Ω setting )VCCIO  = 2.5V ±30 ±30 ±40 %\n50-Ω RS Internal series termination without \ncalibration (50- Ω setting )VCCIO  = 1.8V ±30 (1) ±40 ±50 %\nNote to Table 5–12 :\n(1) For commercial –8 devices, the tolerance is ±40%.\nAltera Corporation 5–13\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–13  shows the Cyclone II device pi n capacitance for different I/O \npin types.\nPower \nConsumptionYou can calculate the power usage for your design using the PowerPlay \nEarly Power Estimator and the PowerPlay Power Analyzer feature in the \nQuartus®II software.\nThe interactive PowerPlay Early Power Estimator is typically used \nduring the early stages of FPGA desi gn, prior to finalizing the project, to \nget a magnitude estimate of the devi ce power. The Quartus II software \nPowerPlay Power Analyzer feature is typically used during the later \nstages of FPGA design. The PowerPlay Power Analyzer also allows you \nto apply test vectors against your  design for more accurate power \nconsumption modeling.\nIn both cases, only use these calculat ions as an estimation of power, not \nas a specification. For more informat ion on PowerPlay tools, refer to the \nPowerPlay Early Power Estimator User Guide  and the  Power Estimation and \nAnalysis  section in volume 3 of the Quartus II Handbook.\n1 You can obtain the Excel-ba sed PowerPlay Early Power \nEstimator at www.altera.com . Refer to Table 5–3 on page 5–3  for \ntypical I CC standby specifications.\nThe power-up current required by Cy clone II devices does not exceed the \nmaximum static current. The rate at  which the current increases is a \nfunction of the system power suppl y. The exact amount of current \nconsumed varies according to the process, temperature, and power ramp rate. The duration of the I\nCCINT  power-up requirement depends on the \nVCCINT  voltage supply rise time.Table 5–13. Device Capacitance Note (1)\nSymbol Parameter Typical Unit\nCIO Input capacitance for user I/O pin. 6 pF\nCLVDS Input capacitance for dual-purpose \nLVDS/user I/O pin.6 pF\nCVREF Input capacitance for dual-purpose VREF  \npin when used as VREF  or user I/O pin.21 pF\nCCLK Input capacitance for clock pin. 5 pF\nNote to Table 5–13 :\n(1) Capacitance is sample-tested only. Ca pacitance is measured using time-domain \nreflectometry (TDR). Measurement accuracy is within ±0.5 pF.\n5–14 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nYou should select power supplies and regulators that can supply the \namount of current required when designing with Cyclone II devices.\nAltera recommends using the Cy clone II PowerPla y Early Power \nEstimator to estima te the user-mode I CCINT  consumption and then select \npower supplies or regulators based on the values obtained.\nTiming \nSpecificationsThe DirectDrive™ technology and MultiTrack™ interconnect ensure \npredictable performance, accurate simulation, and ac curate timing \nanalysis across al l Cyclone II device densities and speed grades. This \nsection describes and specifies the performance, internal, external, high-speed I/O, JTAG, and PLL timing specifications. \nThis section shows the timing models for Cyclone II devices. Commercial \ndevices meet this timing over the commercial temperature range. \nIndustrial devices meet this timing ov er the industrial temperature range. \nAutomotive devices meet this timi ng over the automotive temperature \nrange. Extended devices meet this ti ming over the extended temperature \nrange. All specifications are represen tative of worst-case supply voltage \nand junction temperature conditions.\nPreliminary and Final Timing Specifications\nTiming models can have either prelim inary or final status. The Quartus II \nsoftware issues an informational me ssage during the design compilation \nif the timing models are preliminary. Table 5–14  shows the status of the \nCyclone II device timing models.\nPreliminary status means the timing model is subject to change. Initially, \ntiming numbers are created using simulation results, process data, and \nother known parameters. These tests are used to make the preliminary \nnumbers as close to the actual timing parameters as possible. \nAltera Corporation 5–15\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nFinal timing numbers are based on ac tual device operation and testing. \nThese numbers reflect the actual performance of the device under \nworst-case voltage and juncti on temperature conditions.\nPerformance\nTable 5–15  shows Cyclone II performance for some common designs. All \nperformance values were obtained with Quartus II software compilation \nof LPM, or MegaCore functions for the FIR and FFT designs.Table 5–14. Cyclone II Device Timing Model Status\nDevice Speed Grade Preliminary Final\nEP2C5/A Commercial/Industrial — v\nAutomotive v —\nEP2C8/A Commercial/Industrial — v\nAutomotive v —\nEP2C15A Commercial/Industrial — v\nAutomotive v —\nEP2C20/A Commercial/Industrial — v\nAutomotive v —\nEP2C35 Commercial/Industrial — v\nEP2C50 Commercial/Industrial — v\nEP2C70 Commercial/Industrial — v\nTable 5–15. Cyclone II Performance (Part 1 of 4)\nApplicationsResources Used Performance (MHz)\nLEsM4K \nMemory \nBlocksDSP \nBlocks–6 \nSpeed \nGrade–7\nSpeed \nGrade \n(6)–7\nSpeed \nGrade \n(7)–8 \nSpeed \nGrade\nLE 16-to-1 multiplexer (1) 21 0 0 385.35 313.97 270.85 286.04\n32-to-1 multiplexer (1) 38 0 0 294.2 260.75 228.78 191.02\n16-bit counter 16 0 0 401.6 349.4 310.65 310.6564-bit counter 64 0 0 157.15 137.98 126.08 126.27\n5–16 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nMemory\nM4K blockSimple dual-port RAM 128 × 36 bit \n(3), (5)0 1 0 235.29 194.93 163.13 163.13\nTrue dual-port RAM 128 × 18 bit\n(3), (5)0 1 0 235.29 194.93 163.13 163.13\nFIFO 128 × 16 bit\n(5)32 1 0 235.29 194.93 163.13 163.13\nSimple dual-port RAM 128 × 36 bit \n(4),(5)0 1 0 210.08 195.0 163.02 163.02\nTrue dual-port RAM 128x18 bit \n(4),(5)0 1 0 163.02 163.02 163.02 163.02\nDSP \nblock9 × 9-bit multiplier (2) 0 0 1 260.01 216.73 180.57 180.57\n18 × 18-bit multiplier (2) 0 0 1 260.01 216.73 180.57 180.57\n18-bit, 4 tap FIR filter 113 0 8 182.74 147.47 127.74 122.98\nLarger \nDesigns8-bit, 16 tap parallel FIR filter 52 0 4 153.56 131.25 110.44 110.57\n8-bit, 1024 pt, Streaming,\n3 Mults/5 Adders FFT function3191 22 9 235.07 195.0 147.51 163.02\n8-bit, 1024 pt, Streaming,\n4 Mults/2 Adders FFT function3041 22 12 235.07 195.0 146.3 163.02\n8-bit, 1024 pt, Single Output,\n1 Parallel FFT Engine, Burst,\n3 Mults/5 Adders FFT function1056 5 3 235.07 195.0 147.84 163.02\n8-bit, 1024 pt, Single Output,\n1 Parallel FFT Engine, Burst,\n4 Mults/2 Adders FFT function1006 5 4 235.07 195.0 149.99 163.02\n8-bit, 1024 pt, Single Output,\n2 Parallel FFT Engines, Burst,3 Mults/5 Adders FFT function1857 10 6 200.0 195.0 149.61 163.02\n8-bit, 1024 pt, Single Output,\n2 Parallel FFT Engines, Burst,\n4 Mults/2 Adders FFT function1757 10 8 200.0 195.0 149.34 163.02\n8-bit, 1024 pt, Quad Output,\n1 Parallel FFT Engine, Burst,\n3 Mults/5 Adders FFT function2550 10 9 235.07 195.0 148.21 163.02Table 5–15. Cyclone II Performance (Part 2 of 4)\nApplicationsResources Used Performance (MHz)\nLEsM4K \nMemory \nBlocksDSP \nBlocks–6 \nSpeed \nGrade–7\nSpeed \nGrade \n(6)–7\nSpeed \nGrade \n(7)–8 \nSpeed \nGrade\nAltera Corporation 5–17\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nLarger \nDesigns8-bit, 1024 pt, Quad Output,\n1 Parallel FFT Engine, Burst,4 Mults/2 Adders FFT function2400 10 12 235.07 195.0 140.11 163.02\n8-bit, 1024 pt, Quad Output,\n2 Parallel FFT Engines, Burst,\n3 Mults/5 Adders FFT function4343 14 18 200.0 195.0 152.67 163.02\n8-bit, 1024 pt, Quad Output,\n2 Parallel FFT Engines, Burst,\n4 Mults/2 Adders FFT function4043 14 24 200.0 195.0 149.72 163.02\n8-bit, 1024 pt, Quad Output,\n4 Parallel FFT Engines, Burst,\n3 Mults/5 Adders FFT function7496 28 36 200.0 195.0 150.01 163.02\n8-bit, 1024 pt, Quad Output,\n4 Parallel FFT Engines, Burst,4 Mults/2 Adders FFT function6896 28 48 200.0 195.0 151.33 163.02\n8-bit, 1024 pt, Quad Output,\n1 Parallel FFT Engine, Buffered \nBurst,\n3 Mults/5 Adders FFT function2934 18 9 235.07 195.0 148.89 163.02\n8-bit, 1024 pt, Quad Output,\n1 Parallel FFT Engine, Buffered Burst,\n4 Mults/2 Adders FFT function2784 18 12 235.07 195.0 151.51 163.02\n8-bit, 1024 pt, Quad Output,\n2 Parallel FFT Engines, Buffered \nBurst,3 Mults/5 Adders FFT function4720 30 18 200.0 195.0 149.76 163.02\n8-bit, 1024 pt, Quad Output,\n2 Parallel FFT Engines, Buffered \nBurst,\n4 Mults/2 Adders FFT function4420 30 24 200.0 195.0 151.08 163.02Table 5–15. Cyclone II Performance (Part 3 of 4)\nApplicationsResources Used Performance (MHz)\nLEsM4K \nMemory \nBlocksDSP \nBlocks–6 \nSpeed \nGrade–7\nSpeed \nGrade \n(6)–7\nSpeed \nGrade \n(7)–8 \nSpeed \nGrade\n5–18 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nInternal Timing\nRefer to Tables 5–16  through 5–19  for the internal timing parameters.Larger \nDesigns8-bit, 1024 pt, Quad Output,\n4 Parallel FFT Engines, Buffered Burst, 3 Mults/5 Adders FFT \nfunction8053 60 36 200.0 195.0 149.23 163.02\n8-bit, 1024 pt, Quad Output,\n4 Parallel FFT Engines, Buffered \nBurst, 4 Mults/2 Adders FFT function7453 60 48 200.0 195.0 151.28 163.02\nNotes to Table 5–15  :\n(1) This application uses regi stered inputs and outputs.\n(2) This application uses registered multiplier input and output stages  within the DSP block.\n(3) This application uses the same clock source for both A and B ports.\n(4) This application uses independent clock sources for A and B ports.(5) This application uses PLL clock outputs that are globa lly routed to connect and drive M4K clock ports. Use of \nnon-PLL clock sources or local routing to drive M4K clock ports may result in lower performance numbers than \nshown here. Refer to the Quartus II timing  report for actual performance numbers.\n(6) These numbers are for commercial devices.\n(7) These numbers are for automotive devices. Table 5–15. Cyclone II Performance (Part 4 of 4)\nApplicationsResources Used Performance (MHz)\nLEsM4K \nMemory \nBlocksDSP \nBlocks–6 \nSpeed \nGrade–7\nSpeed \nGrade \n(6)–7\nSpeed \nGrade \n(7)–8 \nSpeed \nGrade\nTable 5–16. LE_FF Internal Timing Microparameters (Part 1 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nTSU –36 — –40 — –40 — ps\n— — –38 — –40 — ps\nTH 266 — 306 — 306 — ps\n— — 286 — 306 — ps\nTCO 141 250 135 277 135 304 ps\n— — 141 — 141 — ps\nTCLR 191 — 244 — 244 — ps\n— — 217 — 244 — ps\nAltera Corporation 5–19\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTPRE 191 — 244 — 244 — ps\n— — 217 — 244 — ps\nTCLKL 1000 — 1242 — 1242 — ps\n— — 1111 — 1242 — ps\nTCLKH 1000 — 1242 — 1242 — ps\n— — 1111 — 1242 — ps\ntLUT 180 438 172 545 172 651 ps\n— — 180 — 180 — ps\nNotes to Table 5–16 :\n(1) For the –6 speed grades, the minimum timing is for th e commercial temperature grade. The –7 speed grade devices \noffer the automotive temperature grade. The –8 speed  grade devices offer the industrial temperature grade.\n(2) For each parameter of the –7 speed grade columns, the value in the first row represents the minimum timing \nparameter for automotive devices. The second row re presents the minimum timing parameter for commercial \ndevices.\n(3) For each parameter of the –8 speed grade columns, the value in the first row represents the minimum timing \nparameter for industrial devices. The second row repr esents the minimum timing parameter for commercial \ndevices.\nTable 5–17. IOE Internal Timing Microparameters (Part 1 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nT S U 7 6 —1 0 1—1 0 1— p s\n— — 89 — 101 — ps\nTH 88 — 106 — 106 — ps\n— — 97 — 106 — ps\nTCO 99 155 95 171 95 187 ps\n— — 99 — 99 — ps\nTPIN2COMBOUT_R 384 762 366 784 366 855 ps\n— —3 8 4—3 8 4— p s\nTPIN2COMBOUT_C 385 760 367 783 367 854 ps\n— —3 8 5—3 8 5— p s\nTCOMBIN2PIN_R 1344 2490 1280 2689 1280 2887 ps\n— — 1344 — 1344 — psTable 5–16. LE_FF Internal Timing Microparameters (Part 2 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\n5–20 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nTCOMBIN2PIN_C 1418 2622 1352 2831 1352 3041 ps\n— — 1418 — 1418 — ps\nTCLR 137 — 165 — 165 — ps\n— —1 5 1—1 6 5— p s\nTPRE 192 — 233 — 233 — ps\n— —2 1 2—2 3 3— p s\nTCLKL 1000 — 1242 — 1242 — ps\n— — 1111 — 1242 — ps\nTCLKH 1000 — 1242 — 1242 — ps\n— — 1111 — 1242 — ps\nNotes to Table 5–17 :\n(1) For the –6 speed grades, the minimum timing is for th e commercial temperature grade. The –7 speed grade devices \noffer the automotive temperature grade. The –8 speed  grade devices offer the industrial temperature grade.\n(2) For each parameter of the –7 speed grade columns, the value in the first row represents the minimum timing \nparameter for automotive devices. The second row re presents the minimum timing parameter for commercial \ndevices.\n(3) For each parameter of the –8 speed grade columns, the value in the first row represents the minimum timing \nparameter for industrial devices. The second row repr esents the minimum timing parameter for commercial \ndevices.\nTable 5–18. DSP Block Internal Timing Microparameters (Part 1 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nT S U 4 7—6 2—6 2— p s\n— — 54 — 62 — ps\nTH 110 — 113 — 113 — ps\n— — 111 — 113 — ps\nT C O 000000 p s\n— —0—0— p s\nTINREG2PIPE9 652 1379 621 1872 621 2441 ps\n— — 652 — 652 — ps\nTINREG2PIPE18 652 1379 621 1872 621 2441 ps\n— — 652 — 652 — psTable 5–17. IOE Internal Timing Microparameters (Part 2 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nAltera Corporation 5–21\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTPIPE2OUTREG 47 104 45 142 45 185 ps\n— — 47 — 47 — ps\nTPD9 529 2470 505 3353 505 4370 ps\n— — 529 — 529 — ps\nTPD18 425 2903 406 3941 406 5136 ps\n— — 425 — 425 — ps\nTCLR 2686 — 3572 — 3572 — ps\n— — 3129 — 3572 — ps\nTCLKL 1923 — 2769 — 2769 — ps\n— — 2307 — 2769 — ps\nTCLKH 1923 — 2769 — 2769 — ps\n— — 2307 — 2769 — ps\nNotes to Table 5–18 :\n(1) For the –6 speed grades, the minimum timing is for th e commercial temperature grade. The –7 speed grade devices \noffer the automotive temperature grade. The –8 speed  grade devices offer the industrial temperature grade.\n(2) For each parameter of the –7 speed grade columns, the value in the first row represents the minimum timing \nparameter for automotive devices. The second row re presents the minimum timing parameter for commercial \ndevices.\n(3) For each parameter of the –8 speed grade columns, the value in the first row represents the minimum timing \nparameter for industrial devices. The second row repr esents the minimum timing parameter for commercial \ndevices.\nTable 5–19. M4K Block Internal Timing Microparameters (Part 1 of 3)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nTM4KRC 2387 3764 2275 4248 2275 4736 ps\n— — 2387 — 2387 — ps\nTM4KWERESU 35 — 46 — 46 — ps\n——4 0—4 6— p s\nTM4KWEREH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KBESU 35 — 46 — 46 — ps\n——4 0—4 6— p sTable 5–18. DSP Block Internal Timing Microparameters (Part 2 of 2)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\n5–22 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nTM4KBEH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KDATAASU 35 — 46 — 46 — ps\n——4 0—4 6— p s\nTM4KDATAAH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KADDRASU 35 — 46 — 46 — ps\n——4 0—4 6— p s\nTM4KADDRAH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KDATABSU 35 — 46 — 46 — ps\n——4 0—4 6— p s\nTM4KDATABH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KRADDRBSU 35 — 46 — 46 — ps\n——4 0—4 6— p s\nTM4KRADDRBH 234 — 267 — 267 — ps\n— — 250 — 267 — ps\nTM4KDATACO1 466 724 445 826 445 930 ps\n— — 466 — 466 — ps\nTM4KDATACO2 2345 3680 2234 4157 2234 4636 ps\n— — 2345 — 2345 — ps\nTM4KCLKH 1923 — 2769 — 2769 — ps\n— — 2307 — 2769 — ps\nTM4KCLKL 1923 — 2769 — 2769 — ps\n— — 2307 — 2769 — psTable 5–19. M4K Block Internal Timing Microparameters (Part 2 of 3)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nAltera Corporation 5–23\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nCyclone II Clock Timing Parameters\nRefer to Tables 5–20  through 5–34  for Cyclone II clock timing parameters.\nEP2C5/A Clock Timing Parameters\nTables 5–21  and 5–22  show the clock timing parameters for EP2C5/A \ndevices. TM4KCLR 191 — 244 — 244 — ps\n— — 217 — 244 — ps\nNotes to Table 5–19 :\n(1) For the –6 speed grades, the minimum timing is for th e commercial temperature grade. The –7 speed grade devices \noffer the automotive temperature grade. The –8 speed  grade devices offer the industrial temperature grade.\n(2) For each parameter of the –7 speed grade columns, the value in the first row represents the minimum timing \nparameter for automotive devices. The second row re presents the minimum timing parameter for commercial \ndevices.\n(3) For each parameter of the –8 speed grade columns, the value in the first row represents the minimum timing \nparameter for industrial devices. The second row repr esents the minimum timing parameter for commercial \ndevices.Table 5–19. M4K Block Internal Timing Microparameters (Part 3 of 3)\nParameter–6 Speed Grade (1) –7 Speed Grade (2) –8 Speed Grade (3)\nUnit\nMin Max Min Max Min Max\nTable 5–20. Cyclone II Clock Timing Parameters\nSymbol Parameter\ntCIN Delay from clock pad to I/O input register\ntCOUT Delay from clock pad to I/O output register\ntPLLCIN Delay from PLL inclk  pad to I/O input register\ntPLLCOUT Delay from PLL inclk  pad to I/O output register\nTable 5–21. EP2C5/A Column Pins Global Clock Timing Parameters (Part 1 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.283 1.343 2.329 2.484 2.688 2.688 ns\ntCOUT 1.297 1.358 2.363 2.516 2.717 2.717 ns\ntPLLCIN –0.188 –0.201 0.076 0.038 0.042 0.052 ns\n5–24 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nEP2C8/A Clock Timing Parameters\nTables 5–23  and 5–24  show the clock timing parameters for EP2C8/A \ndevices.tPLLCOUT –0.174 –0.186 0.11 0.07 0.071 0.081 ns\nNotes to Table 5–21 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices. \nTable 5–22. EP2C5/A Row Pins Global Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.212 1.267 2.210 2.351 2.54 2.540 ns\ntCOUT 1.214 1.269 2.226 2.364 2.548 2.548 ns\ntPLLCIN –0.259 –0.277 –0.043 –0.095 –0.106 –0.096 ns\ntPLLCOUT –0.257 –0.275 –0.027 –0.082 –0.098 –0.088 ns\nNotes to Table 5–22 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices. Table 5–21. EP2C5/A Column Pins Global Clock Timing Parameters (Part 2 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\nTable 5–23. EP2C8/A Column Pins Global Clock Timing Parameters (Part 1 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.339 1.404 2.405 2.565 2.764 2.774 ns\ntCOUT 1.353 1.419 2.439 2.597 2.793 2.803 ns\ntPLLCIN –0.193 –0.204 0.055 0.015 0.016 0.026 ns\nAltera Corporation 5–25\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nEP2C15A Clock Timing Parameters\nTables 5–25  and 5–26  show the clock timing parameters for EP2C15A \ndevices.tPLLCOUT –0.179 –0.189 0.089 0.047 0.045 0.055 ns\nNotes to Table 5–23 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices. \nTable 5–24. EP2C8/A Row Pins Global Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.256 1.314 2.270 2.416 2.596 2.606 ns\ntCOUT 1.258 1.316 2.286 2.429 2.604 2.614 ns\ntPLLCIN –0.276 –0.294 –0.08 –0.134 –0.152 –0.142 ns\ntPLLCOUT –0.274 –0.292 –0.064 –0.121 –0.144 –0.134 ns\nNotes to Table 5–24 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices. Table 5–23. EP2C8/A Column Pins Global Clock Timing Parameters (Part 2 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\nTable 5–25. EP2C15A Column Pins Global Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.621 1.698 2.590 2.766 3.009 2.989 ns\ntCOUT 1.635 1.713 2.624 2.798 3.038 3.018 ns\ntPLLCIN –0.351 –0.372 0.045 0.008 0.046 0.016 ns\n5–26 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nEP2C20/A Clock Timing Parameters\nTables 5–27  and 5–28  show the clock timing parameters for EP2C20/A \ndevices.tPLLCOUT –0.337 –0.357 0.079 0.04 0.075 0.045 ns\nNotes to Table 5–25 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.\nTable 5–26. EP2C15A Row Pins Global Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.542 1.615 2.490 2.651 2.886 2.866 ns\ntCOUT 1.544 1.617 2.506 2.664 2.894 2.874 ns\ntPLLCIN –0.424 –0.448 –0.057 –0.107 –0.077 –0.107 ns\ntPLLCOUT –0.422 –0.446 –0.041 –0.094 –0.069 –0.099 ns\nNotes to Table 5–26 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.Table 5–25. EP2C15A Column Pins Global Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\nTable 5–27. EP2C20/A Column Pins Global Clock Timing Parameters (Part 1 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.621 1.698 2.590 2.766 3.009 2.989 ns\ntCOUT 1.635 1.713 2.624 2.798 3.038 3.018 ns\ntPLLCIN –0.351 –0.372 0.045 0.008 0.046 0.016 ns\nAltera Corporation 5–27\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nEP2C35 Clock Timing Parameters\nTables 5–29  and 5–30  show the clock timing parameters for EP2C35 \ndevices.tPLLCOUT –0.337 –0.357 0.079 0.04 0.075 0.045 ns\nNotes to Table 5–27 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.\nTable 5–28. EP2C20/A Row Pins Gl obal Clock Timing Parameters\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\ntCIN 1.542 1.615 2.490 2.651 2.886 2.866 ns\ntCOUT 1.544 1.617 2.506 2.664 2.894 2.874 ns\ntPLLCIN –0.424 –0.448 –0.057 –0.107 –0.077 –0.107 ns\ntPLLCOUT –0.422 –0.446 –0.041 –0.094 –0.069 –0.099 ns\nNotes to Table 5–28 :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.Table 5–27. EP2C20/A Column Pins Global Clock Timing Parameters (Part 2 of 2)\nParameterFast Corner\n–6 Speed \nGrade–7 Speed \nGrade\n(1)–7 Speed \nGrade\n(2)–8 Speed \nGradeUnitIndustrial/\nAutomotiveCommercial\nTable 5–29. EP2C35 Column Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.499 1.569 2.652 2.878 3.155 ns\ntCOUT 1.513 1.584 2.686 2.910 3.184 ns\ntPLLCIN –0.026 –0.032 0.272 0.316 0.41 ns\ntPLLCOUT –0.012 –0.017 0.306 0.348 0.439 ns\n5–28 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nEP2C50 Clock Timing Parameters\nTables 5–31  and 5–32  show the clock timing parameters for EP2C50 \ndevices. Table 5–30. EP2C35 Row Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.410 1.476 2.514 2.724 2.986 ns\ntCOUT 1.412 1.478 2.530 2.737 2.994 ns\ntPLLCIN –0.117 –0.127 0.134 0.162 0.241 ns\ntPLLCOUT –0.115 –0.125 0.15 0.175 0.249 ns\nTable 5–31. EP2C50 Column Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.575 1.651 2.759 2.940 3.174 ns\ntCOUT 1.589 1.666 2.793 2.972 3.203 ns\ntPLLCIN –0.149 –0.158 0.113 0.075 0.089 ns\ntPLLCOUT –0.135 –0.143 0.147 0.107 0.118 ns\nTable 5–32. EP2C50 Row Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.463 1.533 2.624 2.791 3.010 ns\ntCOUT 1.465 1.535 2.640 2.804 3.018 ns\ntPLLCIN –0.261 –0.276 –0.022 –0.074 –0.075 ns\ntPLLCOUT –0.259 –0.274 –0.006 –0.061 –0.067 ns\nAltera Corporation 5–29\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nEP2C70 Clock Timing Parameters\nTables 5–33  and 5–34  show the clock timing parameters for EP2C70 \ndevices .\nClock Network Skew Adders\nTable 5–35  shows the clock network specifications.Table 5–33. EP2C70 Column Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.575 1.651 2.914 3.105 3.174 ns\ntCOUT 1.589 1.666 2.948 3.137 3.203 ns\ntPLLCIN –0.149 –0.158 0.27 0.268 0.089 ns\ntPLLCOUT –0.135 –0.143 0.304 0.3 0.118 ns\nTable 5–34. EP2C70 Row Pins Global Clock Timing Parameters\nParameterFast Corner–6 Speed \nGrade–7 Speed \nGrade–8 Speed \nGradeUnit\nIndustrial Commercial\ntCIN 1.463 1.533 2.753 2.927 3.010 ns\ntCOUT 1.465 1.535 2.769 2.940 3.018 ns\ntPLLCIN –0.261 –0.276 0.109 0.09 –0.075 ns\ntPLLCOUT –0.259 –0.274 0.125 0.103 –0.067 ns\nTable 5–35. Clock Network Specifications \nName Description Max Unit\nClock skew adder \nEP2C5/A, EP2C8/A (1)Inter-clock network, same bank ±88 ps\nInter-clock network, same side and \nentire chip±88 ps\nClock skew adder \nEP2C15A, EP2C20/A, \nEP2C35, EP2C50, \nEP2C70 (1)Inter-clock network, same bank ±118 ps\nInter-clock network, same side and \nentire chip±138 ps\nNote to Table 5–35 :\n(1) This is in addition to intra-clock network skew, which is modeled in the \nQuartus II software.\n5–30 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nIOE Programmable Delay\nRefer to Table 5–36  and 5–37  for IOE programmable delay.\nTable 5–36. Cyclone II IOE Programmable Delay on Column Pins Notes (1) , (2)\nParameter Paths AffectedNumber \nof \nSettingsFast Corner \n(3)–6 Speed \nGrade–7 Speed \nGrade\n(4)–8 Speed \nGrade\nUnit\nMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffset\nInput Delay \nfrom Pin to \nInternal CellsPad -> I/O \ndataout to core7 0 2233 0 3827 0 4232 0 4349 ps\n0 2344 — — 0 4088 — — ps\nInput Delay \nfrom Pin to Input \nRegisterPad -> I/O \ninput register8 0 2656 0 4555 0 4914 0 4940 ps\n0 2788 — — 0 4748 — — ps\nDelay from \nOutput \nRegister to Output PinI/O output \nregister -> Pad2 0 303 0 563 0 638 0 670 ps\n0 318 — — 0 617 — — ps\nNotes to Table 5–36 :\n(1) The incremental values for the settings  are generally linear. For exact values of  each setting, use the latest version \nof the Quartus II software.\n(2) The minimum and maximum of fset timing numbers are in reference to setting “0” as available in the Quartus II \nsoftware.\n(3) The value in the first row for each parameter represe nts the fast corner timing parameter for industrial and \nautomotive devices. The second row represents the fast corner timing parame ter for commercial devices.\n(4) The value in the first row is for automotive de vices. The second row is for commercial devices.\nTable 5–37. Cyclone II IOE Progr ammable Delay on Row Pins Notes (1) , (2)(Part 1 of 2)\nParameterPaths \nAffectedNumber \nof \nSettingsFast Corner (3)–6 Speed \nGrade–7 Speed \nGrade (4)–8 Speed Grade\nUnit\nMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffset\nInput Delay \nfrom Pin to \nInternal \nCellsPad -> \nI/O \ndataout \nto core7 0 2240 0 3776 0 4174 0 4290 ps\n0 2352 — — 0 4033 — — ps\nAltera Corporation 5–31\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nDefault Capacitive  Loading of Different I/O Standards\nRefer to Table 5–38  for default capacitive loading of different I/O \nstandards.Input Delay \nfrom Pin to \nInput \nRegisterPad -> \nI/O input \nregister8 0 2669 0 4482 0 4834 0 4859 ps\n0 2802 — — 0 4671 — — ps\nDelay from \nOutput Register to \nOutput PinI/O \noutput register -\n> Pad2 0 308 0 572 0 648 0 682 ps\n0 324 — — 0 626 — — ps\nNotes to Table 5–37  :\n(1) The incremental values for the settings  are generally linear. For exact values of each setting, use the latest version \nof the Quartus II software.\n(2) The minimum and maximum of fset timing numbers are in reference to setting “0” as available in the Quartus II \nsoftware.\n(3) The value in the first row represents the fast corner timing parameter for industrial and automotive devices. The \nsecond row represents the fast corner timing parameter for commercial devices.\n(4) The value in the first row is for automotive de vices. The second row is for commercial devices.Table 5–37. Cyclone II IOE Progr ammable Delay on Row Pins Notes (1) , (2)(Part 2 of 2)\nParameterPaths \nAffectedNumber \nof \nSettingsFast Corner (3)–6 Speed \nGrade–7 Speed \nGrade (4)–8 Speed Grade\nUnit\nMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffsetMin \nOffsetMax \nOffset\nTable 5–38. Default Loading of Different I/O Standards for Cyclone II Device \n(Part 1 of 2)\nI/O Standard Capacitive Load Unit\nLVTTL 0 pF\nLVCMOS 0 pF2.5V 0 pF\n1.8V 0 pF\n1.5V 0 pFPCI 10 pF\nPCI-X 10 pF\nSSTL_2_CLASS_I 0 pFSSTL_2_CLASS_II 0 pF\nSSTL_18_CLASS_I 0 pF\n5–32 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nSSTL_18_CLASS_II 0 pF\n1.5V_HSTL_CLASS_I 0 pF1.5V_HSTL_CLASS_II 0 pF\n1.8V_HSTL_CLASS_I 0 pF\n1.8V_HSTL_CLASS_II 0 pFDIFFERENTIAL_SSTL_2_CLASS_I 0 pF\nDIFFERENTIAL_SSTL_2_CLASS_II 0 pF\nDIFFERENTIAL_SSTL_18_CLASS_I 0 pFDIFFERENTIAL_SSTL_18_CLASS_II 0 pF\n1.5V_DIFFERENTIAL_HSTL_CLASS_I 0 pF\n1.5V_DIFFERENTIAL_HSTL_CLASS_II 0 pF\n1.8V_DIFFERENTIAL_HSTL_CLASS_I 0 pF\n1.8V_DIFFERENTIAL_HSTL_CLASS_II 0 pFLVDS 0 pF\n1.2V_HSTL 0 pF\n1.2V_DIFFERENTIAL_HSTL 0 pFTable 5–38. Default Loading of Different I/O Standards for Cyclone II Device \n(Part 2 of 2)\nI/O Standard Capacitive Load Unit\nAltera Corporation 5–33\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nI/O Delays\nRefer to Tables 5–39  through 5–43  for I/O delays.\nTable 5–39. I/O Delay Parameters\nSymbol Parameter\ntDIP Delay from I/O datain to output pad\ntOP Delay from I/O output register to output pad\ntPCOUT Delay from input pad to I/O dataout to core\ntPI Delay from input pad to I/O input register\nTable 5–40. Cyclone II I/O Input Delay for Column Pins (Part 1 of 3)\nI/O Standard ParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(1)–7 \nSpeed \nGrade\n(2)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nLVTTL t PI 581 609 1222 1228 1282 1282 ps\ntPCOUT 367 385 760 783 854 854 ps\n2.5V t PI 624 654 1192 1238 1283 1283 ps\ntPCOUT 410 430 730 793 855 855 ps\n1.8V t PI 725 760 1372 1428 1484 1484 ps\ntPCOUT 511 536 910 983 1056 1056 ps\n1.5V t PI 790 828 1439 1497 1556 1556 ps\ntPCOUT 576 604 977 1052 1128 1128 ps\nLVCMOS t PI 581 609 1222 1228 1282 1282 ps\ntPCOUT 367 385 760 783 854 854 ps\nSSTL_2_CLASS_I t PI 533 558 990 1015 1040 1040 ps\ntPCOUT 319 334 528 570 612 612 ps\nSSTL_2_CLASS_II t PI 533 558 990 1015 1040 1040 ps\ntPCOUT 319 334 528 570 612 612 ps\nSSTL_18_CLASS_I t PI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\nSSTL_18_CLASS_II t PI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\n5–34 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n1.5V_HSTL_CLASS_I t PI 589 617 1145 1176 1208 1208 ps\ntPCOUT 375 393 683 731 780 780 ps\n1.5V_HSTL_CLASS_II t PI 589 617 1145 1176 1208 1208 ps\ntPCOUT 375 393 683 731 780 780 ps\n1.8V_HSTL_CLASS_I t PI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\n1.8V_HSTL_CLASS_II t PI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\nDIFFERENTIAL_SSTL_2_\nCLASS_ItPI 533 558 990 1015 1040 1040 ps\ntPCOUT 319 334 528 570 612 612 ps\nDIFFERENTIAL_SSTL_2_\nCLASS_IItPI 533 558 990 1015 1040 1040 ps\ntPCOUT 319 334 528 570 612 612 ps\nDIFFERENTIAL_SSTL_18_\nCLASS_ItPI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\nDIFFERENTIAL_SSTL_18_\nCLASS_IItPI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_ItPI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_IItPI 577 605 1027 1035 1045 1045 ps\ntPCOUT 363 381 565 590 617 617 ps\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_ItPI 589 617 1145 1176 1208 1208 ps\ntPCOUT 375 393 683 731 780 780 ps\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_IItPI 589 617 1145 1176 1208 1208 ps\ntPCOUT 375 393 683 731 780 780 ps\nLVDS t PI 623 653 1072 1075 1078 1078 ps\ntPCOUT 409 429 610 630 650 650 ps\n1.2V_HSTL t PI 570 597 1263 1324 1385 1385 ps\ntPCOUT 356 373 801 879 957 957 psTable 5–40. Cyclone II I/O Input Delay for Column Pins (Part 2 of 3)\nI/O Standard ParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(1)–7 \nSpeed \nGrade\n(2)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nAltera Corporation 5–35\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\n1.2V_DIFFERENTIAL_HSTL t PI 570 597 1263 1324 1385 1385 ps\ntPCOUT 356 373 801 879 957 957 ps\nNotes to Table 5–40  :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.\nTable 5–41. Cyclone II I/O Input Dela y for Row Pins (Part 1 of 2)\nI/O Standard ParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(1)–7 \nSpeed \nGrade\n(2)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nLVTTL t PI 583 611 1129 1160 1240 1240 ps\ntPCOUT 366 384 762 784 855 855 ps\n2.5V t PI 629 659 1099 1171 1244 1244 ps\ntPCOUT 412 432 732 795 859 859 ps\n1.8V t PI 729 764 1278 1360 1443 1443 ps\ntPCOUT 512 537 911 984 1058 1058 ps\n1.5V t PI 794 832 1345 1429 1513 1513 ps\ntPCOUT 577 605 978 1053 1128 1128 ps\nLVCMOS t PI 583 611 1129 1160 1240 1240 ps\ntPCOUT 366 384 762 784 855 855 ps\nSSTL_2_CLASS_I t PI 536 561 896 947 998 998 ps\ntPCOUT 319 334 529 571 613 613 ps\nSSTL_2_CLASS_II t PI 536 561 896 947 998 998 ps\ntPCOUT 319 334 529 571 613 613 ps\nSSTL_18_CLASS_I t PI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\nSSTL_18_CLASS_II t PI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\n1.5V_HSTL_CLASS_I t PI 593 621 1051 1109 1167 1167 ps\ntPCOUT 376 394 684 733 782 782 psTable 5–40. Cyclone II I/O Input Delay for Column Pins (Part 3 of 3)\nI/O Standard ParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(1)–7 \nSpeed \nGrade\n(2)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\n5–36 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n1.5V_HSTL_CLASS_II t PI 593 621 1051 1109 1167 1167 ps\ntPCOUT 376 394 684 733 782 782 ps\n1.8V_HSTL_CLASS_I t PI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\n1.8V_HSTL_CLASS_II t PI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\nDIFFERENTIAL_SSTL_2_\nCLASS_ItPI 536 561 896 947 998 998 ps\ntPCOUT 319 334 529 571 613 613 ps\nDIFFERENTIAL_SSTL_2_\nCLASS_IItPI 536 561 896 947 998 998 ps\ntPCOUT 319 334 529 571 613 613 ps\nDIFFERENTIAL_SSTL_18_\nCLASS_ItPI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\nDIFFERENTIAL_SSTL_18_\nCLASS_IItPI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_ItPI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_IItPI 581 609 933 967 1004 1004 ps\ntPCOUT 364 382 566 591 619 619 ps\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_ItPI 593 621 1051 1109 1167 1167 ps\ntPCOUT 376 394 684 733 782 782 ps\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_IItPI 593 621 1051 1109 1167 1167 ps\ntPCOUT 376 394 684 733 782 782 ps\nLVDS t PI 651 682 1036 1075 1113 1113 ps\ntPCOUT 434 455 669 699 728 728 ps\nPCI t PI 595 623 1113 1156 1232 1232 ps\ntPCOUT 378 396 746 780 847 847 ps\nPCI-X t PI 595 623 1113 1156 1232 1232 ps\ntPCOUT 378 396 746 780 847 847 ps\nNotes to Table 5–41  :\n(1) These numbers are for commercial devices.\n(2) These numbers are for automotive devices.Table 5–41. Cyclone II I/O Input Dela y for Row Pins (Part 2 of 2)\nI/O Standard ParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(1)–7 \nSpeed \nGrade\n(2)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nAltera Corporation 5–37\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 1 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nLVTTL 4 mA t OP 1524 1599 2903 3125 3341 3348 ps\ntDIP 1656 1738 3073 3319 3567 3567 ps\n8 mA t OP 1343 1409 2670 2866 3054 3061 ps\ntDIP 1475 1548 2840 3060 3280 3280 ps\n12 mA t OP 1287 1350 2547 2735 2917 2924 ps\ntDIP 1419 1489 2717 2929 3143 3143 ps\n16 mA t OP 1239 1299 2478 2665 2844 2851 ps\ntDIP 1371 1438 2648 2859 3070 3070 ps\n20 mA t OP 1228 1288 2456 2641 2820 2827 ps\ntDIP 1360 1427 2626 2835 3046 3046 ps\n24 mA\n(1)tOP 1220 1279 2452 2637 2815 2822 ps\ntDIP 1352 1418 2622 2831 3041 3041 ps\nLVCMOS 4 mA t OP 1346 1412 2509 2695 2873 2880 ps\ntDIP 1478 1551 2679 2889 3099 3099 ps\n8 mA t OP 1240 1300 2473 2660 2840 2847 ps\ntDIP 1372 1439 2643 2854 3066 3066 ps\n12 mA t OP 1221 1280 2428 2613 2790 2797 ps\ntDIP 1353 1419 2598 2807 3016 3016 ps\n16 mA t OP 1203 1262 2403 2587 2765 2772 ps\ntDIP 1335 1401 2573 2781 2991 2991 ps\n20 mA t OP 1194 1252 2378 2562 2738 2745 ps\ntDIP 1326 1391 2548 2756 2964 2964 ps\n24 mA\n(1)tOP 1192 1250 2382 2566 2742 2749 ps\ntDIP 1324 1389 2552 2760 2968 2968 ps\n5–38 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n2.5V 4 mA t OP 1208 1267 2478 2614 2743 2750 ps\ntDIP 1340 1406 2648 2808 2969 2969 ps\n8 mA t OP 1190 1248 2307 2434 2554 2561 ps\ntDIP 1322 1387 2477 2628 2780 2780 ps\n12 mA t OP 1154 1210 2192 2314 2430 2437 ps\ntDIP 1286 1349 2362 2508 2656 2656 ps\n16 mA\n(1)tOP 1140 1195 2152 2263 2375 2382 ps\ntDIP 1272 1334 2322 2457 2601 2601 ps\n1.8V 2 mA t OP 1682 1765 3988 4279 4563 4570 ps\ntDIP 1814 1904 4158 4473 4789 4789 ps\n4 mA t OP 1567 1644 3301 3538 3768 3775 ps\ntDIP 1699 1783 3471 3732 3994 3994 ps\n6 mA t OP 1475 1547 2993 3195 3391 3398 ps\ntDIP 1607 1686 3163 3389 3617 3617 ps\n8 mA t OP 1451 1522 2882 3074 3259 3266 ps\ntDIP 1583 1661 3052 3268 3485 3485 ps\n10 mA t OP 1438 1508 2853 3041 3223 3230 ps\ntDIP 1570 1647 3023 3235 3449 3449 ps\n12 mA\n(1)tOP 1438 1508 2853 3041 3223 3230 ps\ntDIP 1570 1647 3023 3235 3449 3449 ps\n1.5V 2 mA t OP 2083 2186 4477 4870 5256 5263 ps\ntDIP 2215 2325 4647 5064 5482 5482 ps\n4 mA t OP 1793 1881 3649 3965 4274 4281 ps\ntDIP 1925 2020 3819 4159 4500 4500 ps\n6 mA t OP 1770 1857 3527 3823 4112 4119 ps\ntDIP 1902 1996 3697 4017 4338 4338 ps\n8 mA\n(1)tOP 1703 1787 3537 3827 4111 4118 ps\ntDIP 1835 1926 3707 4021 4337 4337 psTable 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 2 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nAltera Corporation 5–39\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nSSTL_2_\nCLASS_I8 mA t OP 1196 1254 2388 2516 2638 2645 ps\ntDIP 1328 1393 2558 2710 2864 2864 ps\n12 mA\n(1)tOP 1174 1231 2277 2401 2518 2525 ps\ntDIP 1306 1370 2447 2595 2744 2744 ps\nSSTL_2_\nCLASS_II16 mA t OP 1158 1214 2245 2365 2479 2486 ps\ntDIP 1290 1353 2415 2559 2705 2705 ps\n20 mA t OP 1152 1208 2231 2351 2464 2471 ps\ntDIP 1284 1347 2401 2545 2690 2690 ps\n24 mA\n(1)tOP 1152 1208 2225 2345 2458 2465 ps\ntDIP 1284 1347 2395 2539 2684 2684 ps\nSSTL_18_\nCLASS_I6 mA t OP 1472 1544 3140 3345 3542 3549 ps\ntDIP 1604 1683 3310 3539 3768 3768 ps\n8 mA t OP 1469 1541 3086 3287 3482 3489 ps\ntDIP 1601 1680 3256 3481 3708 3708 ps\n10 mA t OP 1466 1538 2980 3171 3354 3361 ps\ntDIP 1598 1677 3150 3365 3580 3580 ps\n12 mA\n(1)tOP 1466 1538 2980 3171 3354 3361 ps\ntDIP 1598 1677 3150 3365 3580 3580 ps\nSSTL_18_\nCLASS_II16 mA t OP 1454 1525 2905 3088 3263 3270 ps\ntDIP 1586 1664 3075 3282 3489 3489 ps\n18 mA\n(1)tOP 1453 1524 2900 3082 3257 3264 ps\ntDIP 1585 1663 3070 3276 3483 3483 ps\n1.8V_HSTL_\nCLASS_I8 mA t OP 1460 1531 3222 3424 3618 3625 ps\ntDIP 1592 1670 3392 3618 3844 3844 ps\n10 mA t OP 1462 1534 3090 3279 3462 3469 ps\ntDIP 1594 1673 3260 3473 3688 3688 ps\n12 mA\n(1)tOP 1462 1534 3090 3279 3462 3469 ps\ntDIP 1594 1673 3260 3473 3688 3688 psTable 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 3 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\n5–40 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n1.8V_HSTL_\nCLASS_II16 mA t OP 1449 1520 2936 3107 3271 3278 ps\ntDIP 1581 1659 3106 3301 3497 3497 ps\n18 mA t OP 1450 1521 2924 3101 3272 3279 ps\ntDIP 1582 1660 3094 3295 3498 3498 ps\n20 mA\n(1)tOP 1452 1523 2926 3096 3259 3266 ps\ntDIP 1584 1662 3096 3290 3485 3485 ps\n1.5V_HSTL_\nCLASS_I8 mA t OP 1779 1866 4292 4637 4974 4981 ps\ntDIP 1911 2005 4462 4831 5200 5200 ps\n10 mA t OP 1784 1872 4031 4355 4673 4680 ps\ntDIP 1916 2011 4201 4549 4899 4899 ps\n12 mA\n(1)tOP 1784 1872 4031 4355 4673 4680 ps\ntDIP 1916 2011 4201 4549 4899 4899 ps\n1.5V_HSTL_\nCLASS_II16 mA\n(1)tOP 1750 1836 3844 4125 4399 4406 ps\ntDIP 1882 1975 4014 4319 4625 4625 ps\nDIFFERENTIAL_\nSSTL_2_CLASS_I8 mA t OP 1196 1254 2388 2516 2638 2645 ps\ntDIP 1328 1393 2558 2710 2864 2864 ps\n12 mA\n(1)tOP 1174 1231 2277 2401 2518 2525 ps\ntDIP 1306 1370 2447 2595 2744 2744 ps\nDIFFERENTIAL_\nSSTL_2_CLASS_II16 mA t OP 1158 1214 2245 2365 2479 2486 ps\ntDIP 1290 1353 2415 2559 2705 2705 ps\n20 mA t OP 1152 1208 2231 2351 2464 2471 ps\ntDIP 1284 1347 2401 2545 2690 2690 ps\n24 mA\n(1)tOP 1152 1208 2225 2345 2458 2465 ps\ntDIP 1284 1347 2395 2539 2684 2684 psTable 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 4 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nAltera Corporation 5–41\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nDIFFERENTIAL_\nSSTL_18_CLASS_I6 mA t OP 1472 1544 3140 3345 3542 3549 ps\ntDIP 1604 1683 3310 3539 3768 3768 ps\n8 mA t OP 1469 1541 3086 3287 3482 3489 ps\ntDIP 1601 1680 3256 3481 3708 3708 ps\n10 mA t OP 1466 1538 2980 3171 3354 3361 ps\ntDIP 1598 1677 3150 3365 3580 3580 ps\n12 mA\n(1)tOP 1466 1538 2980 3171 3354 3361 ps\ntDIP 1598 1677 3150 3365 3580 3580 ps\nDIFFERENTIAL_\nSSTL_18_CLASS_II16 mA t OP 1454 1525 2905 3088 3263 3270 ps\ntDIP 1586 1664 3075 3282 3489 3489 ps\n18 mA\n(1)tOP 1453 1524 2900 3082 3257 3264 ps\ntDIP 1585 1663 3070 3276 3483 3483 ps\n1.8V_DIFFERENTIAL\n_HSTL_CLASS_I8 mA t OP 1460 1531 3222 3424 3618 3625 ps\ntDIP 1592 1670 3392 3618 3844 3844 ps\n10 mA t OP 1462 1534 3090 3279 3462 3469 ps\ntDIP 1594 1673 3260 3473 3688 3688 ps\n12 mA\n(1)tOP 1462 1534 3090 3279 3462 3469 ps\ntDIP 1594 1673 3260 3473 3688 3688 ps\n1.8V_DIFFERENTIAL\n_HSTL_CLASS_II16 mA t OP 1449 1520 2936 3107 3271 3278 ps\ntDIP 1581 1659 3106 3301 3497 3497 ps\n18 mA t OP 1450 1521 2924 3101 3272 3279 ps\ntDIP 1582 1660 3094 3295 3498 3498 ps\n20 mA \n(1)tOP 1452 1523 2926 3096 3259 3266 ps\ntDIP 1584 1662 3096 3290 3485 3485 ps\n1.5V_DIFFERENTIAL\n_HSTL_CLASS_I8 mA t OP 1779 1866 4292 4637 4974 4981 ps\ntDIP 1911 2005 4462 4831 5200 5200 ps\n10 mA t OP 1784 1872 4031 4355 4673 4680 ps\ntDIP 1916 2011 4201 4549 4899 4899 ps\n12 mA\n(1)tOP 1784 1872 4031 4355 4673 4680 ps\ntDIP 1916 2011 4201 4549 4899 4899 psTable 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 5 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\n5–42 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n1.5V_DIFFERENTIAL\n_HSTL_CLASS_II16 mA\n(1)tOP 1750 1836 3844 4125 4399 4406 ps\ntDIP 1882 1975 4014 4319 4625 4625 ps\nLVDS — t OP 1258 1319 2243 2344 2438 2445 ps\ntDIP 1390 1458 2413 2538 2664 2664 ps\nRSDS — t OP 1258 1319 2243 2344 2438 2445 ps\ntDIP 1390 1458 2413 2538 2664 2664 ps\nMINI_LVDS — t OP 1258 1319 2243 2344 2438 2445 ps\ntDIP 1390 1458 2413 2538 2664 2664 ps\nSIMPLE_RSDS — t OP 1221 1280 2258 2435 2605 2612 ps\ntDIP 1353 1419 2428 2629 2831 2831 ps\n1.2V_HSTL — t OP 2403 2522 4635 5344 6046 6053 ps\ntDIP 2535 2661 4805 5538 6272 6272 ps\n1.2V_DIFFERENTIAL\n_HSTL—t OP 2403 2522 4635 5344 6046 6053 ps\ntDIP 2535 2661 4805 5538 6272 6272 ps\nNotes to Table 5–42 :\n(1) This is the default setting in the Quartus II software.\n(2) These numbers are for commercial devices.(3) These numbers are for automotive devices.Table 5–42. Cyclone II I/O Output Dela y for Column Pins (Part 6 of 6)\nI/O StandardDrive \nStrengthParameterFast Corner–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnitIndustrial/\nAutomotiveCommer\n-cial\nAltera Corporation 5–43\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–43. Cyclone II I/O Output De lay for Row Pins (Part 1 of 4)\nI/O StandardDrive \nStrengthParameterFast Corner\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnit Industrial\n/Auto-\nmotiveCommer-\ncial\nLVTTL 4 mA t OP 1343 1408 2539 2694 2885 2891 ps\ntDIP 1467 1540 2747 2931 3158 3158 ps\n8 mA t OP 1198 1256 2411 2587 2756 2762 ps\ntDIP 1322 1388 2619 2824 3029 3029 ps\n12 mA t OP 1156 1212 2282 2452 2614 2620 ps\ntDIP 1280 1344 2490 2689 2887 2887 ps\n16 mA t OP 1124 1178 2286 2455 2618 2624 ps\ntDIP 1248 1310 2494 2692 2891 2891 ps\n20 mA t OP 1112 1165 2245 2413 2574 2580 ps\ntDIP 1236 1297 2453 2650 2847 2847 ps\n24 mA\n(1)tOP 1105 1158 2253 2422 2583 2589 ps\ntDIP 1229 1290 2461 2659 2856 2856 ps\nLVCMOS 4 mA t OP 1200 1258 2231 2396 2555 2561 ps\ntDIP 1324 1390 2439 2633 2828 2828 ps\n8 mA t OP 1125 1179 2260 2429 2591 2597 ps\ntDIP 1249 1311 2468 2666 2864 2864 ps\n12 mA\n(1)tOP 1106 1159 2217 2383 2543 2549 ps\ntDIP 1230 1291 2425 2620 2816 2816 ps\n2.5V 4 mA t OP 1126 1180 2350 2477 2598 2604 ps\ntDIP 1250 1312 2558 2714 2871 2871 ps\n8 mA\n(1)tOP 1105 1158 2177 2296 2409 2415 ps\ntDIP 1229 1290 2385 2533 2682 2682 ps\n5–44 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\n1.8V 2 mA t OP 1503 1576 3657 3927 4190 4196 ps\ntDIP 1627 1708 3865 4164 4463 4463 ps\n4 mA t OP 1400 1468 3010 3226 3434 3440 ps\ntDIP 1524 1600 3218 3463 3707 3707 ps\n6 mA t OP 1388 1455 2857 3050 3236 3242 ps\ntDIP 1512 1587 3065 3287 3509 3509 ps\n8 mA t OP 1347 1412 2714 2897 3072 3078 ps\ntDIP 1471 1544 2922 3134 3345 3345 ps\n10 mA t OP 1347 1412 2714 2897 3072 3078 ps\ntDIP 1471 1544 2922 3134 3345 3345 ps\n12 mA\n(1)tOP 1332 1396 2678 2856 3028 3034 ps\ntDIP 1456 1528 2886 3093 3301 3301 ps\n1.5V 2 mA t OP 1853 1943 4127 4492 4849 4855 ps\ntDIP 1977 2075 4335 4729 5122 5122 ps\n4 mA t OP 1694 1776 3452 3747 4036 4042 ps\ntDIP 1818 1908 3660 3984 4309 4309 ps\n6 mA (1) tOP 1694 1776 3452 3747 4036 4042 ps\ntDIP 1818 1908 3660 3984 4309 4309 ps\nSSTL_2_\nCLASS_I8 mA t OP 1090 1142 2152 2268 2376 2382 ps\ntDIP 1214 1274 2360 2505 2649 2649 ps\n12 mA\n(1)tOP 1097 1150 2131 2246 2354 2360 ps\ntDIP 1221 1282 2339 2483 2627 2627 ps\nSSTL_2_\nCLASS_II16 mA\n(1)tOP 1068 1119 2067 2177 2281 2287 ps\ntDIP 1192 1251 2275 2414 2554 2554 ps\nSSTL_18_\nCLASS_I6 mA t OP 1371 1437 2828 3018 3200 3206 ps\ntDIP 1495 1569 3036 3255 3473 3473 ps\n8 mA t OP 1365 1431 2832 3024 3209 3215 ps\ntDIP 1489 1563 3040 3261 3482 3482 ps\n10 mA\n(1)tOP 1374 1440 2806 2990 3167 3173 ps\ntDIP 1498 1572 3014 3227 3440 3440 psTable 5–43. Cyclone II I/O Output De lay for Row Pins (Part 2 of 4)\nI/O StandardDrive \nStrengthParameterFast Corner\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnit Industrial\n/Auto-\nmotiveCommer-\ncial\nAltera Corporation 5–45\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\n1.8V_HSTL_\nCLASS_I8 mA t OP 1364 1430 2853 3017 3178 3184 ps\ntDIP 1488 1562 3061 3254 3451 3451 ps\n10 mA t OP 1332 1396 2842 3011 3173 3179 ps\ntDIP 1456 1528 3050 3248 3446 3446 ps\n12 mA \n(1)tOP 1332 1396 2842 3011 3173 3179 ps\ntDIP 1456 1528 3050 3248 3446 3446 ps\n1.5V_HSTL_\nCLASS_I8 mA\n(1)tOP 1657 1738 3642 3917 4185 4191 ps\ntDIP 1781 1870 3850 4154 4458 4458 ps\nDIFFERENTIAL_\nSSTL_2_\nCLASS_I8 mA t OP 1090 1142 2152 2268 2376 2382 ps\ntDIP 1214 1274 2360 2505 2649 2649 ps\n12 mA\n(1)tOP 1097 1150 2131 2246 2354 2360 ps\ntDIP 1221 1282 2339 2483 2627 2627 ps\nDIFFERENTIAL_\nSSTL_2_CLASS_II16 mA\n(1)t\nOP 1068 1119 2067 2177 2281 2287 ps\ntDIP 1192 1251 2275 2414 2554 2554 ps\nDIFFERENTIAL_\nSSTL_18_\nCLASS_I6 mA t OP 1371 1437 2828 3018 3200 3206 ps\ntDIP 1495 1569 3036 3255 3473 3473 ps\n8 mA t OP 1365 1431 2832 3024 3209 3215 ps\ntDIP 1489 1563 3040 3261 3482 3482 ps\n10 mA\n(1)tOP 1374 1440 2806 2990 3167 3173 ps\ntDIP 1498 1572 3014 3227 3440 3440 ps\n1.8V_\nDIFFERENTIAL_\nHSTL_\nCLASS_I8 mA t OP 1364 1430 2853 3017 3178 3184 ps\ntDIP 1488 1562 3061 3254 3451 3451 ps\n10 mA t OP 1332 1396 2842 3011 3173 3179 ps\ntDIP 1456 1528 3050 3248 3446 3446 ps\n12 mA\n(1)tOP 1332 1396 2842 3011 3173 3179 ps\ntDIP 1456 1528 3050 3248 3446 3446 ps\n1.5V_\nDIFFERENTIAL_\nHSTL_\nCLASS_I8 mA\n(1)tOP 1657 1738 3642 3917 4185 4191 ps\ntDIP 1781 1870 3850 4154 4458 4458 psTable 5–43. Cyclone II I/O Output De lay for Row Pins (Part 3 of 4)\nI/O StandardDrive \nStrengthParameterFast Corner\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnit Industrial\n/Auto-\nmotiveCommer-\ncial\n5–46 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nMaximum Input and Output Clock Rate\nMaximum clock toggle rate is de fined as the maximum frequency \nachievable for a clock type signal at  an I/O pin. The I/O pin can be a \nregular I/O pin or a de dicated clock I/O pin.\nThe maximum clock toggle rate is different from the maximum data bit \nrate. If the maximum clock toggle rate  on a regular I/O pin is 300 MHz, \nthe maximum data bit rate for dual data rate (DDR) could be potentially as high as 600 Mbps on the same I/O pin.\nTable 5–44  specifies the maximum in put clock toggle rates. Table 5–45  \nspecifies the maximum output cloc k toggle rates at default load. \nTable 5–46  specifies the derating factors for the output clock toggle rate \nfor non-default load.\nTo calculate the output toggle rate  for a non-default load, use this \nformula:\nThe toggle rate for a non-default loadLVDS — t OP 1216 1275 2089 2184 2272 2278 ps\ntDIP 1340 1407 2297 2421 2545 2545 ps\nRSDS — t OP 1216 1275 2089 2184 2272 2278 ps\ntDIP 1340 1407 2297 2421 2545 2545 ps\nMINI_LVDS — t OP 1216 1275 2089 2184 2272 2278 ps\ntDIP 1340 1407 2297 2421 2545 2545 ps\nPCI — t OP 989 1036 2070 2214 2352 2358 ps\ntDIP 1113 1168 2278 2451 2625 2625 ps\nPCI-X — t OP 989 1036 2070 2214 2352 2358 ps\ntDIP 1113 1168 2278 2451 2625 2625 ps\nNotes to Table 5–43 :\n(1) This is the default setting in the Quartus II software.\n(2) These numbers are for commercial devices.(3) These numbers are for automotive devices.Table 5–43. Cyclone II I/O Output De lay for Row Pins (Part 4 of 4)\nI/O StandardDrive \nStrengthParameterFast Corner\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade\n(2)–7 \nSpeed \nGrade\n(3)–8 \nSpeed \nGradeUnit Industrial\n/Auto-\nmotiveCommer-\ncial\nAltera Corporation 5–47\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\n= 1000 / (1000/toggle rate at default load + derating factor * load \nvalue in pF/1000)\nFor example, the output toggle rate  at 0 pF (default) load for SSTL-18 \nClass II 18mA I/O standard is 270 MHz on a –6 device column I/O pin. \nThe derating factor is 29 ps/pF. For a 10pF load, the toggle rate is \ncalculated as:\n1000 / (1000/270 + 29 × 10/1000) = 250 (MHz)\nTables 5–44  through 5–46  show the I/O toggle rates for Cyclone II \ndevices.\nTable 5–44. Maximum Input Clock Toggle Ra te on Cyclone II Devices (Part 1 of 2)\nI/O StandardMaximum Input Clock Toggle Rate on Cyclone II Devices (MHz)\nColumn I/O Pins Row I/O PinsDedicated Clock \nInputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nLVTTL 450 405 360 450 405 360 420 380 340\n2.5V 450 405 360 450 405 360 450 405 360\n1.8V 450 405 360 450 405 360 450 405 360\n1.5V 300 270 240 300 270 240 300 270 240LVCMOS 450 405 360 450 405 360 420 380 340\nSSTL_2_CLASS_I 500 500 500 500 500 500 500 500 500\nSSTL_2_CLASS_II 500 500 500 500 500 500 500 500 500SSTL_18_CLASS_I 500 500 500 500 500 500 500 500 500\nSSTL_18_CLASS_II 500 500 500 500 500 500 500 500 500\n1.5V_HSTL_CLASS_I 500 500 500 500 500 500 500 500 5001.5V_HSTL_CLASS_II 500 500 500 500 500 500 500 500 500\n1.8V_HSTL_CLASS_I 500 500 500 500 500 500 500 500 500\n1.8V_HSTL_CLASS_II 500 500 500 500 500 500 500 500 500PCI — — — 350 315 280 350 315 280\nPCI-X — — — 350 315 280 350 315 280\nDIFFERENTIAL_SSTL_2_\nCLASS_I500 500 500 500 500 500 500 500 500\nDIFFERENTIAL_SSTL_2_\nCLASS_II500 500 500 500 500 500 500 500 500\n5–48 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nDIFFERENTIAL_SSTL_18_\nCLASS_I500 500 500 500 500 500 500 500 500\nDIFFERENTIAL_SSTL_18_\nCLASS_II500 500 500 500 500 500 500 500 500\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_I500 500 500 500 500 500 500 500 500\n1.8V_DIFFERENTIAL_HSTL_\nCLASS_II500 500 500 500 500 500 500 500 500\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_I500 500 500 500 500 500 500 500 500\n1.5V_DIFFERENTIAL_HSTL_\nCLASS_II500 500 500 500 500 500 500 500 500\nLVPECL — — — — — — 402 402 402\nLVDS 402 402 402 402 402 402 402 402 4021.2V_HSTL 110 90 80 — — — 110 90 80\n1.2V_DIFFERENTIAL_HSTL 110 90 80 — — — 110 90 80\nTable 5–45. Maximum Output Clock Toggle Rate  on Cyclone II Devices (Part 1 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate  on Cyclone II Devices (MHz)\nColumn I/O Pins (1) Row I/O Pins (1)Dedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nLVTTL 4 mA 120 100 80 120 100 80 120 100 80\n8 mA 200 170 140 200 170 140 200 170 140\n12 mA 280 230 190 280 230 190 280 230 190\n16 mA 290 240 200 290 240 200 290 240 20020 mA 330 280 230 330 280 230 330 280 230\n24 mA 360 300 250 360 300 250 360 300 250Table 5–44. Maximum Input Clock Toggle Ra te on Cyclone II Devices (Part 2 of 2)\nI/O StandardMaximum Input Clock Toggle Rate on Cyclone II Devices (MHz)\nColumn I/O Pins Row I/O PinsDedicated Clock \nInputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nAltera Corporation 5–49\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nLVCMOS 4 mA 250 210 170 250 210 170 250 210 170\n8 mA 280 230 190 280 230 190 280 230 190\n12 mA 310 260 210 310 260 210 310 260 2101 6  m A 3 2 0 2 7 0 2 2 0 ——————\n2 0  m A 3 5 0 2 9 0 2 4 0 ——————\n2 4  m A 3 7 0 3 1 0 2 5 0 ——————\n2.5V 4 mA 180 150 120 180 150 120 180 150 120\n8 mA 280 230 190 280 230 190 280 230 1901 2  m A 4 4 0 3 7 0 3 0 0 ——————\n1 6  m A 4 5 0 4 0 5 3 5 0 ——————\n1.8V 2 mA 120 100 80 120 100 80 120 100 80\n4 mA 180 150 120 180 150 120 180 150 120\n6 mA 220 180 150 220 180 150 220 180 150\n8 mA 240 200 160 240 200 160 240 200 16010 mA 300 250 210 300 250 210 300 250 210\n12 mA 350 290 240 350 290 240 350 290 240\n1.5V 2 mA 80 60 50 80 60 50 80 60 50\n4 mA 130 110 90 130 110 90 130 110 90\n6 mA 180 150 120 180 150 120 180 150 120\n8  m A 2 3 0 1 9 0 1 6 0 ——————\nSSTL_2_CLASS_I 8 mA 400 340 280 400 340 280 400 340 280\n12 mA 400 340 280 400 340 280 400 340 280\nSSTL_2_CLASS_II 16 mA 350 290 240 350 290 240 350 290 240\n2 0  m A 4 0 0 3 4 0 2 8 0 ——————\n2 4  m A 4 0 0 3 4 0 2 8 0 ——————\nSSTL_18_ \nCLASS_I6 mA 260 220 180 260 220 180 260 220 180\n8 mA 260 220 180 260 220 180 260 220 180\n10 mA 270 220 180 270 220 180 270 220 180\n1 2  m A 2 8 0 2 3 0 1 9 0 ——————Table 5–45. Maximum Output Clock Toggle Rate  on Cyclone II Devices (Part 2 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate  on Cyclone II Devices (MHz)\nColumn I/O Pins (1) Row I/O Pins (1)Dedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\n5–50 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nSSTL_18_ CLASS_II 16 mA 260 220 180 — — ————\n1 8  m A 2 7 0 2 2 0 1 8 0 ——————\n1.8V_HSTL_ CLASS_I 8 mA 260 220 180 260 220 180 260 220 180\n10 mA 300 250 210 300 250 210 300 250 210\n12 mA 320 270 220 320 270 220 320 270 220\n1.8V_HSTL_ CLASS_II 16 mA 230 190 160 — — ————\n1 8  m A 2 4 0 2 0 0 1 6 0 ——————\n2 0  m A 2 5 0 2 1 0 1 7 0 ——————\n1.5V_HSTL_ CLASS_I 8 mA 210 170 140 210 170 140 210 170 140\n1 0  m A 2 2 0 1 8 0 1 5 0 ——————\n1 2  m A 2 3 0 1 9 0 1 6 0 ——————\n1.5V_HSTL_ CLASS_II 16 mA 210 170 140 — — ————\nDIFFERENTIAL_\nSSTL_2_CLASS_I8 mA 400 340 280 400 340 280 400 340 280\n12 mA 400 340 280 400 340 280 400 340 280\nDIFFERENTIAL_\nSSTL_2_CLASS_II16 mA 350 290 240 350 290 240 350 290 240\n2 0  m A 4 0 0 3 4 0 2 8 0 ——————\n2 4  m A 4 0 0 3 4 0 2 8 0 ——————\nDIFFERENTIAL_\nSSTL_18_CLASS_I6 mA 260 220 180 260 220 180 260 220 180\n8 mA 260 220 180 260 220 180 260 220 180\n10 mA 270 220 180 270 220 180 270 220 1801 2  m A 2 8 0 2 3 0 1 9 0 ——————\nDIFFERENTIAL_SSTL\n_18_CLASS_II1 6  m A 2 6 0 2 2 0 1 8 0 ——————\n1 8  m A 2 7 0 2 2 0 1 8 0 ——————\n1.8V_ \nDIFFERENTIAL_HSTL_CLASS_I8 mA 260 220 180 260 220 180 260 220 180\n10 mA 300 250 210 300 250 210 300 250 210\n12 mA 320 270 220 320 270 220 320 270 220\n1.8V_ \nDIFFERENTIAL_HSTL_CLASS_II1 6  m A 2 3 0 1 9 0 1 6 0 ——————\n1 8  m A 2 4 0 2 0 0 1 6 0 ——————\n2 0  m A 2 5 0 2 1 0 1 7 0 ——————Table 5–45. Maximum Output Clock Toggle Rate  on Cyclone II Devices (Part 3 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate  on Cyclone II Devices (MHz)\nColumn I/O Pins (1) Row I/O Pins (1)Dedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nAltera Corporation 5–51\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\n1.5V_ \nDIFFERENTIAL_HSTL_CLASS_I8 mA 210 170 140 210 170 140 210 170 140\n1 0  m A 2 2 0 1 8 0 1 5 0 ——————\n1 2  m A 2 3 0 1 9 0 1 6 0 ——————\n1.5V_ \nDIFFERENTIAL_HSTL_CLASS_II1 6  m A 2 1 0 1 7 0 1 4 0 ——————\nLVDS — 400 340 280 400 340 280 400 340 280\nRSDS — 400 340 280 400 340 280 400 340 280\nMINI_LVDS — 400 340 280 400 340 280 400 340 280SIMPLE_RSDS — 380 320 260 380 320 260 380 320 260\n1 . 2 V _ H S T L — 8 08 08 0——————\n1.2V_ \nDIFFERENTIAL_HSTL— 8 08 08 0——————\nPCI — — — — 350 315 280 350 315 280\nPCI-X — — — — 350 315 280 350 315 280\nLVTTL OCT_25_\nOHMS360 300 250 360 300 250 360 300 250\nLVCMOS OCT_25_\nOHMS360 300 250 360 300 250 360 300 250\n2.5V OCT_50_\nOHMS240 200 160 240 200 160 240 200 160\n1.8V OCT_50_\nOHMS290 240 200 290 240 200 290 240 200\nSSTL_2_CLASS_I OCT_50_\nOHMS240 200 160 240 200 160 — — —\nSSTL_18_CLASS_I OCT_50_\nOHMS290 240 200 290 240 200 — — —\nNote to Table 5–45 :\n(1) This is based on single data rate I/Os.Table 5–45. Maximum Output Clock Toggle Rate  on Cyclone II Devices (Part 4 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate  on Cyclone II Devices (MHz)\nColumn I/O Pins (1) Row I/O Pins (1)Dedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\n5–52 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nTable 5–46. Maximum Output Clock Toggle Rate Derating Factors (Part 1 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O PinsDedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nLVTTL 4 mA 438 439 439 338 362 387 338 362 387\n8 mA 306 321 336 267 283 299 267 283 299\n12 mA 139 179 220 193 198 202 193 198 20216 mA 145 158 172 139 147 156 139 147 156\n20 mA 65 77 90 74 79 84 74 79 84\n24 mA 19 20 21 14 18 22 14 18 22\nLVCMOS 4 mA 298 305 313 197 205 214 197 205 214\n8 mA 190 205 219 112 118 125 112 118 12512 mA 43 72 101 27 31 35 27 31 35\n1 6  m A8 79 9 1 1 0 ——————\n2 0  m A3 64 65 6——————2 4  m A2 42 52 7——————\n2.5V 4 mA 228 233 237 270 306 343 270 306 343\n8 mA 173 177 180 191 199 208 191 199 2081 2  m A 1 1 9 1 2 1 1 2 3 ——————\n1 6  m A6 46 56 6——————\n1.8V 2 mA 452 457 461 332 367 403 332 367 403\n4 mA 321 347 373 244 291 337 244 291 337\n6 mA 227 255 283 178 222 266 178 222 266\n8 mA 37 118 199 58 133 207 58 133 20710 mA 41 72 103 46 85 123 46 85 123\n12 mA 7 8 10 13 28 44 13 28 44\n1.5V 2 mA 738 764 789 540 604 669 540 604 669\n4 mA 499 518 536 300 354 408 300 354 408\n6 mA 261 271 282 60 103 146 60 103 146\n8  m A 2 22 52 9——————\nSSTL_2_CLASS_I 8 mA 46 47 49 25 40 56 25 40 56\n12 mA 67 69 70 23 42 60 23 42 60\nAltera Corporation 5–53\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nSSTL_2_CLASS_II 16 mA 42 43 45 15 29 42 15 29 42\n2 0  m A4 14 24 4——————\n2 4  m A4 04 24 3——————\nSSTL_18_ \nCLASS_I6 mA 20 22 24 46 47 49 46 47 49\n8 mA 20 22 24 47 49 51 47 49 51\n10 mA 20 22 25 23 25 27 23 25 27\n1 2  m A1 92 32 6——————\nSSTL_18_ CLASS_II 16 mA 30 33 36 ——————\n1 8  m A2 92 92 9——————\n1.8V_HSTL_ CLASS_I 8 mA 26 28 29 59 61 63 59 61 63\n10 mA 46 47 48 65 66 68 65 66 68\n12 mA 67 67 67 71 71 72 71 71 72\n1.8V_HSTL_ CLASS_II 16 mA 62 65 68 ——————\n1 8  m A5 96 26 5——————\n2 0  m A5 75 96 2——————\n1.5V_HSTL_ CLASS_I 8 mA 40 40 41 28 32 36 28 32 36\n1 0  m A4 14 24 2——————\n1 2  m A4 34 34 3——————\n1.5V_HSTL_ CLASS_II 16 mA 18 20 21 ——————\nDIFFERENTIAL_SSTL_2\n_CLASS_I8 mA 46 47 49 25 40 56 25 40 56\n12 mA 67 69 70 23 42 60 23 42 60\nDIFFERENTIAL_SSTL_2\n_CLASS_II16 mA 42 43 45 15 29 42 15 29 42\n2 0  m A4 14 24 4——————\n2 4  m A4 04 24 3——————\nDIFFERENTIAL_SSTL_\n18_CLASS_I6 mA 20 22 24 46 47 49 46 47 49\n8 mA 20 22 24 47 49 51 47 49 51\n10 mA 20 22 25 23 25 27 23 25 271 2  m A1 92 32 6——————Table 5–46. Maximum Output Clock Toggle Rate Derating Factors (Part 2 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O PinsDedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\n5–54 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nDIFFERENTIAL_SSTL_\n18_CLASS_II1 6  m A3 03 33 6——————\n1 8  m A2 92 92 9——————\n1.8V_ \nDIFFERENTIAL_HSTL_\nCLASS_I8 mA 26 28 29 59 61 63 59 61 63\n10 mA 46 47 48 65 66 68 65 66 68\n12 mA 67 67 67 71 71 72 71 71 72\n1.8V_ \nDIFFERENTIAL_HSTL_CLASS_II1 6  m A6 26 56 8——————\n1 8  m A5 96 26 5——————\n2 0  m A5 75 96 2——————\n1.5V_ \nDIFFERENTIAL_HSTL_CLASS_I8 mA 40 40 41 28 32 36 28 32 36\n1 0  m A4 14 24 2——————\n1 2  m A4 34 34 3——————\n1.5V_ \nDIFFERENTIAL_HSTL_CLASS_II1 6  m A1 82 02 1——————\nL V D S — 1 11 31 61 11 31 51 11 31 5\nR S D S — 1 11 31 61 11 31 51 11 31 5\nMINI_LVDS — 11 13 16 11 13 15 11 13 15\nSIMPLE_RSDS — 15 19 23 15 19 23 15 19 231 . 2 V _ H S T L — 1 3 0 1 3 2 1 3 3 ——————\n1.2V_ \nDIFFERENTIAL_HSTL— 1 3 0 1 3 2 1 3 3 ——————\nPCI — — — — 99 120 142 99 120 142\nPCI-X — — — — 99 121 143 99 121 143LVTTL OCT_25\n_OHMS13 14 14 21 27 33 21 27 33\nLVCMOS OCT_25\n_OHMS13 14 14 21 27 33 21 27 33\n2.5V OCT_50\n_OHMS346 369 392 324 326 327 324 326 327\n1.8V OCT_50\n_OHMS198 203 209 202 203 204 202 203 204Table 5–46. Maximum Output Clock Toggle Rate Derating Factors (Part 3 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O PinsDedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nAltera Corporation 5–55\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nHigh Speed I/O Timing Specifications\nThe timing analysis for LVDS, mi ni-LVDS, and RSDS is different \ncompared to other I/O standards because the data communication is \nsource-synchronous.\nYou should also consider board skew, cable skew, and clock jitter in your \ncalculation. This section provides details on the timing parameters for high-speed I/O standards in Cyclone II devices.\nTable 5–47  defines the parameters of the timing diagram shown in \nFigure 5–3 .SSTL_2_CLASS_I OCT_50\n_OHMS67 69 70 25 42 60 25 42 60\nSSTL_18_CLASS_I OCT_50\n_OHMS30 33 36 47 49 51 47 49 51Table 5–46. Maximum Output Clock Toggle Rate Derating Factors (Part 4 of 4)\nI/O StandardDrive \nStrengthMaximum Output Clock Toggle Rate Derating Factors (ps/pF)\nColumn I/O Pins Row I/O PinsDedicated Clock \nOutputs\n–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade–6 \nSpeed \nGrade–7 \nSpeed \nGrade–8 \nSpeed \nGrade\nTable 5–47. High-Speed I/O Timing Definitions (Part 1 of 2)\nParameter Symbol Description\nHigh-speed clock f HSCKLK High-speed receiver and transmitte r input and output clock frequency.\nDuty cycle t DUTY Duty cycle on high-speed transmitter output clock.\nHigh-speed I/O data rate HSIODR High-speed receiv er and transmitter input and output data rate.\nTime unit interval TUI TUI = 1/HSIODR.\nChannel-to-channel skew TCCS The ti ming difference between the fastest and slowest output edges, \nincluding t CO variation and clock skew. The clock is included in the \nTCCS measurement.\nTCCS = TUI – SW – (2 × RSKM)\n5–56 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nFigure 5–3. High-Speed I/O Timing Diagram\nFigure 5–4  shows the high-speed I/O timing budget.Sampling window SW The period of time during wh ich the data must be valid in order for you \nto capture it correctly. Sampling window is the sum of the setup time, hold time, and jitter. The window of t\nSU + tH is expected to be centered \nin the sampling window.\nSW = TUI – TCCS – (2 × RSKM)\nReceiver input skew \nmarginRSKM RSKM is defined by the total margin left after accounting for the \nsampling window and TCCS. \nRSKM = (TUI – SW – TCCS) / 2\nInput jitter (peak to peak) — Peak-to- peak input jitter on high-speed PLLs.\nOutput jitter (peak to peak) — Peak-t o-peak output jitter on high-speed PLLs.\nSignal rise time t RISE Low-to-high transmission time.\nSignal fall time t FALL High-to-low transmission time.\nLock time t LOCK Lock time for high-speed trans mitter and receiver PLLs.Table 5–47. High-Speed I/O Timing Definitions (Part 2 of 2)\nParameter Symbol Description\nSampling Window (SW)Time Unit Interval (TUI)\nRSKM TCCS RSKM TCCSInternal ClockExternal \nInput Clock\nReceiver \nInput Data\nAltera Corporation 5–57\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nFigure 5–4. High-Speed I/O Timing Budget Note (1)\nNote to Figure 5–4 :\n(1) The equation for the high-speed I/O timing budget is: \nperiod = TCCS + RSKM + SW + RSKM.\nTable 5–48  shows the RSDS timing budg et for Cyclone II devices at \n311 Mbps. RSDS is supported for tran smitting from Cyclone II devices. \nCyclone II devices cannot receive RSDS data because the devices are \nintended for applications where they will be driving display drivers. \nCyclone II devices support a maximum RS DS data rate of 311 Mbps using \nDDIO registers. Cyclone II devices support RSDS only in the commercial \ntemperature range.Internal Clock Period\nRSKM      0.5 × TCCS RSKM      0.5 × TCCS SW\nTable 5–48. RSDS Transmitter Timi ng Specification (Part 1 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin Typ Max (1) Min Typ Max (1) Min Typ Max (1)\nfHSCLK  \n(input \nclock frequency)×10 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×8 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×7 10 — 155.5 10 — 155.5 10 — 155.5 MHz×4 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×2 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×1 10 — 311 10 — 311 10 — 311 MHz\nDevice \noperation in Mbps×10 100 — 311 100 — 311 100 — 311 Mbps\n×8 80 — 311 80 — 311 80 — 311 Mbps\n×7 70 — 311 70 — 311 70 — 311 Mbps×4 40 — 311 40 — 311 40 — 311 Mbps\n×2 20 — 311 20 — 311 20 — 311 Mbps\n×1 10 — 311 10 — 311 10 — 311 Mbps\nt\nDUTY — 45 — 55 45 — 55 45 — 55 %\n5–58 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nIn order to determine the transmitter timing requirements, RSDS receiver \ntiming requirements on the other end of the link must be taken into \nconsideration. RSDS receiver timing parameters are typically defined as \ntSU and t H requirements. Therefore, the transmitter timing parameter \nspecifications are t CO (minimum) and t CO (maximum). Refer to Figure 5–4  \nfor the timing budget.\nThe AC timing requirements  for RSDS are shown in Figure 5–5 .TCCS — — — 200 — —  200 — —  200 ps\nOutput \njitter (peak \nto peak)— — — 500 — — 500 — — 500 ps\ntRISE 20–80%, \nCLOAD  = 5 pF— 500 — — 500 — — 500 — ps\ntFALL 80–20%, \nCLOAD  = 5 pF— 500 — — 500 — — 500 — ps\ntLOCK — — 100 — 100 — — 100 μs\nNote to Table 5–48 :\n(1) These specifications are for a thre e-resistor RSDS implementation. For si ngle-resistor RSDS in ×10 through ×2 \nmodes, the maximum data rate is 170 Mbps and the co rresponding maximum input clock frequency is 85 MHz. \nFor single-resistor RSDS in ×1 mode, the maximum data rate is 170 Mbps, and the maximum input clock frequency \nis 170 MHz. For more information about the di fferent RSDS implementations, refer to the High-Speed Differential \nInterfaces in Cyclone II Devices  chapter of the Cyclon e II Device Handbook.Table 5–48. RSDS Transmitter Timi ng Specification (Part 2 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin Typ Max (1) Min Typ Max (1) Min Typ Max (1)\nAltera Corporation 5–59\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nFigure 5–5. RSDS Transmitter Cl ock to Data Relationship\nTable 5–49  shows the mini-LVDS transmitte r timing budget for Cyclone II \ndevices at 311 Mbps. Cyclone II devices cannot receive mini-LVDS data \nbecause the devices are intended for applications where they will be \ndriving display drivers. A maximum mini-LVDS data rate of 311 Mbps is supported for Cyclone II devices using DDIO registers. Cyclone II \ndevices support mini-LVDS only in the commercial temperature range.Transmitter\nValid\nDataTransmitter\nValid\nData\nValid\nData\nTotal\nSkewValid\nData\ntSU (2 ns)\ntH (2 ns)Channel-to-Channel\nSkew (1.68 ns)Transmitter\nClock (5.88 ns)\nAt transmitter\ntx_data[11..0]\nAt receiver\nrx_data[11..0]\nTable 5–49. Mini-LVDS Transmitter Ti ming Specification (Part 1 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nfHSCLK  \n(input \nclock frequency)×10 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×8 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×7 10 — 155.5 10 — 155.5 10 — 155.5 MHz×4 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×2 10 — 155.5 10 — 155.5 10 — 155.5 MHz\n×1 10 — 311 10 — 311 10 — 311 MHz\n5–60 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nIn order to determine the transmitte r timing requirements, mini-LVDS \nreceiver timing requirements on th e other end of the link must be taken \ninto consideration. The mini-LVDS receiver timing parameters are \ntypically defined as t SU and t H requirements. Therefore, the transmitter \ntiming parameter specifications are t CO (minimum) and t CO (maximum). \nRefer to Figure 5–4  for the timing budget.\nThe AC timing requirements for mini-LVDS are shown in Figure 5–6 .\nFigure 5–6. mini-LVDS Transmitte r AC Timing Specification\nNotes to Figure 5–6 :\n(1) The data setup time, t SU, is 0.225 × TUI.\n(2) The data hold time, t H, is 0.225 × TUI.Device \noperation in Mbps×10 100 — 311 100 — 311 100 — 311 Mbps\n×8 80 — 311 80 — 311 80 — 311 Mbps\n×7 70 — 311 70 — 311 70 — 311 Mbps×4 40 — 311 40 — 311 40 — 311 Mbps\n×2 20 — 311 20 — 311 20 — 311 Mbps\n×1 10 — 311 10 — 311 10 — 311 Mbps\nt\nDUTY — 45 — 55 45 — 55 45 — 55 %\nTCCS — — — 200 — —  200 — —  200 ps\nOutput \njitter (peak to peak)— — — 500 — — 500 — — 500 ps\nt\nRISE 20–80% — — 500 — — 500 — — 500 ps\ntFALL 80–20% — — 500 — — 500 — — 500 ps\ntLOCK — — 100 — — 100 — — 100 μsTable 5–49. Mini-LVDS Transmitter Ti ming Specification (Part 2 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin Typ Max Min Typ Max Min Typ Max\ntSU (1) tH (2)TUI\ntSU (1) tH (2)LVDSCLK[]n\nLVDSCLK[]p\nLVDS[]p\nLVDS[]n\nAltera Corporation 5–61\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTables 5–50  and 5–51  show the LVDS timing budget for Cyclone II \ndevices. Cyclone II devices support LV DS receivers at data rates up to \n805 Mbps, and LVDS transmitters at data rates up to 640 Mbps.\nTable 5–50. LVDS Transmitter Ti ming Specification (Part 1 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin TypMax \n(1)Max \n(2)Min TypMax \n(1)Max \n(2)Min TypMax \n(1)Max \n(2)\nfHSCLK  \n(input \nclockfre-\nquency)×10 10 — 320 320 10 — 275 320 10 — 155.5 \n(4)320 \n(6)MHz\n×8 10 — 320 320 10 — 275 320 10 — 155.5 \n(4)320 \n(6)MHz\n×7 10 — 320 320 10 — 275 320 10 — 155.5 \n(4)320 \n(6)MHz\n×4 10 — 320 320 10 — 275 320 10 — 155.5 \n(4)320 \n(6)MHz\n×2 10 — 320 320 10 — 275 320 10 — 155.5 \n(4)320 \n(6)MHz\n×1 10 — 402.5 402.5 10 — 402.5 402.5 10 — 402.5\n(8)402.5\n(8)MHz\nHSIODR ×10 100 — 640 640 100 — 550 640 100 — 311\n(5)550\n(7)Mbps\n×8 80 — 640 640 80 — 550 640 80 — 311\n(5)550\n(7)Mbps\n×7 70 — 640 640 70 — 550 640 70 — 311\n(5)550\n(7)Mbps\n×4 40 — 640 640 40 — 550 640 40 — 311\n(5)550\n(7)Mbps\n×2 20 — 640 640 20 — 550 640 20 — 311\n(5)550\n(7)Mbps\n×1 10 — 402.5 402.5 10 — 402.5 402.5 10 — 402.5\n(9)402.5\n(9)Mbps\ntDUTY — 45 — 55 — 45 — 55 — 45 — 55 — %\n— ——— 160 ——— 312.5 ——— 363.6 ps\nTCCS \n(3)—— — 200 ——  200 ——  200 ps\nOutput \njitter \n(peak to peak)—— —\n500 —— 500 —— 550 (10) ps\ntRISE20–80% 150 200 250 150 200 250 150 200 250 (11) ps\n5–62 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\ntFALL80–20% 150 200 250 150 200 250 150 200 250 (11) ps\ntLOCK —— — 100 —— 100 —— 100 (12) μs\nNotes to Table 5–50 :\n(1) The maximum data rate that complies  with duty cycle distortion of 45–55%.\n(2) The maximum data rate when taking duty cycle in abso lute ps into consideration that may not comply with 45–55% \nduty cycle distortion. If the downstream receiver can handle duty cycle distortion beyond the 45–55% range, you \nmay use the higher data rate values from this column. Yo u can calculate the duty cycle distortion as a percentage \nusing the absolute ps value. For example, for a data rate of 640 Mbps (UI = 1562.5 ps) and a t DUTY  of 250 ps, the \nduty cycle distortion is ± t DUTY /(UI*2) *100% = ± 250 ps/(1562.5 *2) * 100% = ± 8%, which gives you a duty cycle \ndistortion of 42–58%.\n(3) The TCCS specification applies to the entire bank of LVDS , as long as the SERDES logic is placed within the LAB \nadjacent to the output pins.\n(4) For extended temperature devices, the maximum input clock frequency for ×10 through ×2 modes is 137.5 MHz.\n(5) For extended temperature device s, the maximum data rate for ×10 through ×2 modes is 275 Mbps.\n(6) For extended temperatur e devices, the maximum input clock frequency for ×10 through ×2 modes is 200 MHz.\n(7) For extended temperature device s, the maximum data rate for ×10 through ×2 modes is 400 Mbps.\n(8) For extended temperature devi ces, the maximum input clock frequency for ×1 mode is 340 MHz.\n(9) For extended temperature de vices, the maximum data rate for ×1 mode is 340 Mbps.\n(10) For extended temperature de vices, the maximum output jitter (peak to peak) is 600 ps.\n(11) For extended temperature devices, the maximum t RISE  and t FALL  are 300 ps.\n(12) For extended temperat ure devices, the maximum lock time is 500 us.Table 5–50. LVDS Transmitter Ti ming Specification (Part 2 of 2)\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin TypMax \n(1)Max \n(2)Min TypMax \n(1)Max \n(2)Min TypMax \n(1)Max \n(2)\nAltera Corporation 5–63\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nExternal Memory Inte rface Specifications\nTable 5–52  shows the DQS bus clock skew adder specifications.Table 5–51. LVDS Receiver Timing Specification\nSymbol Conditions–6 Speed Grade –7 Speed Grade –8 Speed Grade\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nfHSCLK  \n(input clock \nfrequency)×10 10 — 402.5 10 — 320 10 — 320 (1) MHz\n×8 10 — 402.5 10 — 320 10 — 320 (1) MHz\n×7 10 — 402.5 10 — 320 10 — 320 (1) MHz\n×4 10 — 402.5 10 — 320 10 — 320 (1) MHz\n×2 10 — 402.5 10 — 320 10 — 320 (1) MHz\n×1 10 — 402.5 10 — 402.5 10 — 402.5 (3) MHz\nHSIODR  ×10 100 — 805 100 — 640 100 — 640 (2) Mbps\n×8 80 — 805 80 — 640 80 — 640 (2) Mbps\n×7 70 — 805 70 — 640 70 — 640 (2) Mbps\n×4 40 — 805 40 — 640 40 — 640 (2) Mbps\n×2 20 — 805 20 — 640 20 — 640 (2) Mbps\n×1 10 — 402.5 10 — 402.5 10 — 402.5 (4) Mbps\nSW — — — 300 — — 400 — — 400 ps\nInput jitter \ntolerance — — — 500 — — 500 — — 550 ps\ntLOCK — — — 100 — — 100 — — 100 (5) ps\nNotes to Table 5–51 :\n(1) For extended temperatur e devices, the maximum input clock frequency for x10 through x2 modes is 275 MHz.\n(2) For extended temperature device s, the maximum data rate for x10 through x2 modes is 550 Mbps.\n(3) For extended temperature devi ces, the maximum input clock frequency for x1 mode is 340 MHz.\n(4) For extended temperature de vices, the maximum data rate for x1 mode is 340 Mbps.\n(5) For extended temperat ure devices, the maximum lock time is 500 us.\nTable 5–52. DQS Bus Clock Skew  Adder Specifications \nMode DQS Clock Skew Adder Unit\n×9 155 ps\n×18 190 ps\nNote to Table 5–52 :\n(1) This skew specification is the absolute maximum and minimum skew. For \nexample, skew on a ×9 DQ group is 155 ps or ±77.5 ps.\n5–64 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nJTAG Timing Specifications\nFigure 5–7  shows the timing requirements for the JTAG signals.\nFigure 5–7. Cyclone II JTAG Waveform\nTDOTCK\ntJPZX tJPCOtJPH\ntJPXZ tJCP\n tJPSU  tJCL  tJCHTDITMS\nSignal\nto be\nCaptured\nSignal\nto be\nDriventJSZXtJSSU tJSH\ntJSCO tJSXZ\nAltera Corporation 5–65\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nTable 5–53  shows the JTAG timing parameters and values for Cyclone II \ndevices.\n1 Cyclone II devices must be within the first 17 devices in a JTAG \nchain. All of these devices have the same JTAG controller. If any of the Cyclone II devices are in th e 18th position or after they will \nfail configuration. This does not affect the SignalTap\n® II logic \nanalyzer.\nf For more information on JTAG, refer to the IEEE 1149.1 (JTAG) \nBoundary-Scan Testing for Cyclone II Devices  chapter in the Cyclone II \nHandbook .Table 5–53. Cyclone II JTAG Timing Parameters and Values\nSymbol Parameter Min Max Unit\ntJCP TCK clock period  40 — ns\ntJCH TCK clock high time 20 — ns\ntJCL TCK clock low time 20 — ns\ntJPSU JTAG port setup time (2) 5— n s\ntJPH JTAG port hold time 10 — ns\ntJPCO JTAG port clock to output (2) —1 3 n s\ntJPZX JTAG port high impedance to valid output (2) —1 3 n s\ntJPXZ JTAG port valid output to high impedance (2) —1 3 n s\ntJSSU Capture register setup time (2) 5— n s\ntJSH Capture register hold time 10 — ns\ntJSCO Update register clock to output — 25 ns\ntJSZX Update register high impedance to valid output — 25 ns\ntJSXZ Update register valid output to high impedance — 25 ns\nNotes to Table 5–53 :\n(1) This information is preliminary.\n(2) This specification is shown for 3.3-V LVTTL/LVCMOS an d 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For \n1.8-V LVTTL/LVCMOS and 1.5- V LVCMOS, the JTAG port and capture regi ster clock setup time is 3 ns and port \nclock to output time is 15 ns.\n5–66 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Timing Specifications\nPLL Timing Specifications\nTable 5–54  describes the Cyclone II PLL specifications when operating in \nthe commercial junction temperature range (0° to 85° C), the industrial \njunction temperature range (–40° to 100° C), the automotive junction \ntemperature range (–40° to 125° C), and the extended temperature range \n(–40° to 125° C). Follow the PLL specifications for –8 speed grade devices \nwhen operating in the industrial, automotive, or extended temperature \nrange. \nTable 5–54. PLL Specifications Note (1) (Part 1 of 2)\nSymbol Parameter Min Typ Max Unit\nfIN Input clock frequency (–6 speed grade) 10 — (4) MHz\nInput clock frequency (–7 speed grade) 10 — (4) MHz\nInput clock frequency (–8 speed grade) 10 — (4) MHz\nfINPFD PFD input frequency (–6 speed grade) 10 — 402.5 MHzPFD input frequency (–7 speed grade) 10 — 402.5 MHz\nPFD input frequency (–8 speed grade) 10 — 402.5 MHz\nf\nINDUTY Input clock duty cycle 40 — 60 %\ntINJITTER  (5) Input clock period jitter — 200 — ps\nfOUT_EXT  (external \nclock output)PLL output frequency (–6 speed grade) 10 — (4) MHz\nPLL output frequency (–7 speed grade) 10 — (4) MHz\nPLL output frequency (–8 speed grade) 10 — (4) MHz\nfOUT (to global clock) PLL output frequency (–6 speed grade) 10 — 500 MHz\nPLL output frequency (–7 speed grade) 10 — 450 MHz\nPLL output frequency (–8 speed grade) 10 — 402.5 MHz\ntOUTDUTY Duty cycle for external clock output (when \nset to 50%)45 — 55 %\ntJITTER  (p-p) (2) Period jitter for external clock output \nfOUT_EXT  > 100 MHz——  3 0 0 p s\nfOUT_EXT  ≤ 100 MHz — — 30 mUI\ntLOCK  Time required to lock from end of device \nconfiguration — — 100 (6) μs\ntPLL_PSERR Accuracy of PLL phase shift — — ±60 ps\nAltera Corporation 5–67\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nDuty Cycle \nDistortionDuty cycle distortion (DCD) describe s how much the falling edge of a \nclock is off from its idea l position. The ideal position is when both the \nclock high time (CLKH) and the clock low time (CLKL) equal half of the \nclock period (T), as shown in Figure 5–8 . DCD is the deviation of the \nnon-ideal falling edge from the ideal falling edge, such as D1 for the falling edge A and D2 for the falling edge B ( Figure 5–8 ). The maximum \nDCD for a clock is the larger value of D1 and D2.\nFigure 5–8. Duty Cycle Distortion\nDCD expressed in absolution deriva tion, for example, D1 or D2 in \nFigure 5–8 , is clock-period independent. DCD can also be expressed as a \npercentage, and the percentage number  is clock-period dependent. DCD \nas a percentage is defined as:fVCO (3) PLL internal VCO operating range 300 — 1,000 MHz\ntARESET Minimum pulse width on areset  signal. 10 — — ns\nNotes to Table 5–54 :\n(1) These numbers are preliminary an d pending silicon characterization.\n(2) The t JITTER  specification for the PLL[4..1]_OUT  pins are dependent on the I/O pins in its VCCIO  bank, how many \nof them are switching outputs, how much they toggle, an d whether or not they use programmable current strength.\n(3) If the VCO post-scale counter = 2, a 300- to 500-MHz internal VCO frequency is available.(4) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency \nis different for each I/O standard.\n(5) Cyclone II PLLs can track a spread-spectrum input clock that has an input jitter within ±200 ps.\n(6) For extended temperat ure devices, the maximum lock time is 500 us.Table 5–54. PLL Specifications Note (1) (Part 2 of 2)\nSymbol Parameter Min Typ Max Unit\nCLKH = T/2 CLKL = T/2\nD1 D2\nFalling Edge AIdeal Falling Edge\nClock Period (T)Falling Edge B\n5–68 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Duty Cycle Distortion\n(T/2 – D1) / T (the low percentage boundary)\n(T/2 + D2) / T (the high percentage boundary)\nDCD Measurement Techniques\nDCD is measured at an FPGA output pin driven by registers inside the \ncorresponding I/O element (IOE) block. When the ou tput is a single data \nrate signal (non-DDIO), on ly one edge of the regist er input clock (positive \nor negative) triggers output transitions ( Figure 5–9 ). Therefore, any DCD \npresent on the input clock signal, or caused by the clock input buffer, or \ndifferent input I/O standard, does not transfer to the output signal.\nFigure 5–9. DCD Measurement Technique for Non-DDIO (Single-Da ta Rate) Outputs\nHowever, when the output is a doub le data rate input/output (DDIO) \nsignal, both edges of the input clock signal (posit ive and negative) trigger \noutput transitions ( Figure 5–10 ). Therefore, any dist ortion on the input \nclock and the input clock buff er affect the output DCD.DQDFF\nclkoutputIOE\nAltera Corporation 5–69\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nFigure 5–10. DCD Measurement Technique for DDIO (Double-Data Rate) Outputs\nWhen an FPGA PLL generates the inte rnal clock, the PLL output clocks \nthe IOE block. As the PLL only monitors the positive  edge of the reference \nclock input and internally re-creates  the output cloc k signal, any DCD \npresent on the reference clock is filt ered out. Therefore, the DCD for a \nDDIO output with PLL in the clock path is better than the DCD for a \nDDIO output without PLL in the clock path.\nTables 5–55  through 5–58  give the maximum DCD in absolution \nderivation for different I/O standard s on Cyclone II devices. Examples \nare also provided that show how to calculate DCD as a percentage.DQPRN\nCLRNDFF\nINPUT\nVCCclk\noutput\nDQPRN\nCLRNDFF VCCGND\n1\n0\nTable 5–55. Maximum DCD for Single Data Outputs (SDR) on Row I/O \nPins Notes (1) , (2) (Part 1 of 2)\nRow I/O Output Standard C6 C7 C8 Unit\nLVCMOS 165 230 230 ps\nLVTTL 195 255 255 ps2.5-V 120 120 135 ps\n1.8-V 115 115 175 ps\n1.5-V 130 130 135 ps\nSSTL-2 Class I 60 90 90 ps\nSSTL-2 Class II 65 75 75 psSSTL-18 Class I 90 165 165 ps\nHSTL-15 Class I 145 145 205 ps\nHSTL-18 Class I 85 155 155 ps\n5–70 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Duty Cycle Distortion\nHere is an example for calculating the DCD as a percentage for an SDR \noutput on a row I/O on a –6 device:\nIf the SDR output I/O standard is SSTL-2 Class II, the maximum DCD is \n65 ps (refer to Table 5–55 ). If the clock frequency is 167 MHz, the clock \nperiod T is:\nT = 1/ f = 1 / 167 MHz = 6 ns = 6000 ps\nTo calculate the DCD as a percentage:\n(T/2 – DCD) / T = (6000 ps/2 – 65 ps) / 6000 ps = 48.91% (for low \nboundary)\n(T/2 + DCD) / T = (6000 ps/2 + 65 ps) / 6000ps = 51.08% (for high \nboundaryDifferential SSTL-2 Class I 60 90 90 ps\nDifferential SSTL-2 Class II 65 75 75 psDifferential SSTL-18 Class I 90 165 165 ps\nDifferential HSTL-18 Class I 85 155 155 ps\nDifferential HSTL-15 Class I 145 145 205 psLVDS 60 60 60 ps\nSimple RSDS 60 60 60 ps\nMini LVDS 60 60 60 psPCI 195 255 255 ps\nPCI-X 195 255 255 ps\nNotes to Table 5–55 :\n(1) The DCD specification is characterized using the maximum drive strength \navailable for each I/O standard.\n(2) Numbers are applicable for commercial, industrial, and automotive devices.\nTable 5–56. Maximum DCD for SDR Output on Column I/O Notes (1) , (2) \n(Part 1 of 2)\nColumn I/O Output Standard C6 C7 C8 Unit\nLVCMOS 195 285 285 ps\nLVTTL 210 305 305 psTable 5–55. Maximum DCD for Single Data Outputs (SDR) on Row I/O \nPins Notes (1) , (2) (Part 2 of 2)\nRow I/O Output Standard C6 C7 C8 Unit\nAltera Corporation 5–71\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\n2.5-V 140 140 155 ps\n1.8-V 115 115 165 ps1.5-V 745 745 770 ps\nSSTL-2 Class I 60 60 75 ps\nSSTL-2 Class II 60 60 80 psSSTL-18 Class I 60 130 130 ps\nSSTL-18 Class II 60 135 135 ps\nHSTL-18 Class I 60 115 115 psHSTL-18 Class II 75 75 100 ps\nHSTL-15 Class I 150 150 150 ps\nHSTL-15 Class II 135 135 155 ps\nDifferential SSTL-2 Class I 60 60 75 ps\nDifferential SSTL-2 Class II 60 60 80 psDifferential SSTL-18 Class I 60 130 130 ps\nDifferential SSTL-18 Class II 60 135 135 ps\nDifferential HSTL-18 Class I 60 115 115 psDifferential HSTL-18 Class II 75 75 100 ps\nDifferential HSTL-15 Class I 150 150 150 ps\nDifferential HSTL-15 Class II 135 135 155 psLVDS 60 60 60 ps\nSimple RSDS 60 70 70 ps\nMini-LVDS 60 60 60 ps\nNotes to Table 5–56 :\n(1) The DCD specification is characterized using the maximum drive strength \navailable for each I/O standard. \n(2) Numbers are applicable for commercial, industrial, and automotive devices. \nTable 5–57. Maximum for DDIO Output on Row Pins with PLL in the Clock \nPath  Notes (1) , (2) (Part 1 of 2)\nRow Pins with PLL in the Clock Path C6 C7 C8 Unit\nLVCMOS 270 310 310 ps\nLVTTL 285 305 335 ps2.5-V 180 180 220 ps\n1.8-V 165 175 205 psTable 5–56. Maximum DCD for SDR Output on Column I/O Notes (1) , (2) \n(Part 2 of 2)\nColumn I/O Output Standard C6 C7 C8 Unit\n5–72 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Duty Cycle Distortion\nFor DDIO outputs, you can calculat e actual half period from the \nfollowing equation:\nActual half period = ideal half period – maximum DCD\nFor example, if the DDR output I/ O standard is SSTL-2 Class II, the \nmaximum DCD for a –5 devi ce is 155 ps (refer to Table 5–57 ). If the clock \nfrequency is 167 MHz, the half-clock period T/2 is:\nT/2 = 1/(2* f )= 1 /(2*167 MHz) = 3 ns = 3000 ps1.5-V 280 280 280 ps\nSSTL-2 Class I 150 190 230 psSSTL-2 Class II 155 200 230 ps\nSSTL-18 Class I 180 240 260 ps\nHSTL-18 Class I 180 235 235 psHSTL-15 Class I 205 220 220 ps\nDifferential SSTL-2 Class I 150 190 230 ps\nDifferential SSTL-2 Class II 155 200 230 psDifferential SSTL-18 Class I 180 240 260 ps\nDifferential HSTL-18 Class I 180 235 235 ps\nDifferential HSTL-15 Class I 205 220 220 ps\nLVDS 95 110 120 ps\nSimple RSDS 100 155 155 psMini LVDS 95 110 120 ps\nPCI 285 305 335 ps\nPCI-X 285 305 335 ps\nNotes to Table 5–57 :\n(1) The DCD specification is characterized using the maximum drive strength \navailable for each I/O standard. \n(2) Numbers are applicable for commercial, industrial, and automotive devices. Table 5–57. Maximum for DDIO Output on Row Pins with PLL in the Clock \nPath  Notes (1) , (2) (Part 2 of 2)\nRow Pins with PLL in the Clock Path C6 C7 C8 Unit\nAltera Corporation 5–73\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nThe actual half period is then = 3000 ps – 155 ps = 2845 ps\nTable 5–58. Maximum DCD for DDIO Output on Column I/O Pins with PLL in \nthe Clock Path Notes (1) , (2)\nColumn I/O Pins in the Clock Path C6 C7 C8 Unit\nLVCMOS 285 400 445 ps\nLVTTL 305 405 460 ps\n2.5-V 175 195 285 ps1.8-V 190 205 260 ps\n1.5-V 605 645 645 ps\nSSTL-2 Class I 125 210 245 psSSTL-2 Class II 195 195 195 ps\nSSTL-18 Class I 130 240 245 ps\nSSTL-18 Class II 135 270 330 ps\nHSTL-18 Class I 135 240 240 ps\nHSTL-18 Class II 165 240 285 psHSTL-15 Class I 220 335 335 ps\nHSTL-15 Class II 190 210 375 ps\nDifferential SSTL-2 Class I 125 210 245 psDifferential SSTL-2 Class II 195 195 195 ps\nDifferential SSTL-18 Class I 130 240 245 ps\nDifferential SSTL-18 Class II 132 270 330 psDifferential HSTL-18 Class I 135 240 240 ps\nDifferential HSTL-18 Class II 165 240 285 ps\nDifferential HSTL-15 Class I 220 335 335 psDifferential HSTL-15 Class II 190 210 375 ps\nLVDS 110 120 125 ps\nSimple RSDS 125 125 275 psMini-LVDS 110 120 125 ps\nNotes to Table 5–58 :\n(1) The DCD specification is characterized using the maximum drive strength \navailable for each I/O standard. \n(2) Numbers are applicable for commercial, industrial, and automotive devices. \n5–74 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Referenced Documents\nReferenced \nDocumentsThis chapter references the following documents:\n■ Cyclone II Architecture  chapter in Cyclone II Device Handbook\n■ High-Speed Differential Int erfaces in Cyclone II Devices  chapter of the \nCyclone II Devi ce Handbook\n■ IEEE 1149.1 (JTAG) Boun dary-Scan Testing for Cyclone II Devices  \nchapter in the Cyclone II Handbook\n■ Operating Requirements for Altera Devices Data Sheet\n■ PowerPlay Early Power Estimator User Guide\n■ PowerPlay Power Analysis  chapters in volume 3 of the Quartus II \nHandbook\nDocument \nRevision HistoryTable 5–59  shows the revision history for this document.\nTable 5–59. Document Revision History\nDate and \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2008\nv4.0●Updated the following tables with I/O timing numbers for automotive-grade devices:\nTables 5–2 , 5–12 , 5–13 , 5–15 , 5–16 , 5–17 , 5–18 , \n5–19 , 5–21 , 5–22 , 5–23 , 5–25 , 5–26 , 5–27 , 5–28 , \n5–36 , 5–37 , 5–40 , 5–41 , 5–42 , 5–43 , 5–55 , 5–56 , \n5–57 , and 5–58 .\n●Added “Referenced Documents” .Added I/O timing numbers for \nautomotive-grade devices.\nApril 2007\nv3.2●Updated Table 5–3 . Updated R CONF typical and maximum \nvalues in Table 5–3 .\nAltera Corporation 5–75\nFebruary 2008 Cyclone II Device Handbook, Volume 1DC Characteristics and Timing Specifications\nFebruary 2007 \nv3.1●Added document revision history.\n●Added V CCA minimum and maximum limitations in \nTable 5–1 .\n●Updated Note (1)  in Table 5–2 .\n●Updated the maximum V CC rise time for Cyclone II \n“A” devices in Table 5–2 .\n●Updated R CONF information in Table 5–3 .\n●Changed V I to Ii in Table 5–3 .\n●Updated LVPECL clock inputs in Note (6)  to \nTable 5–8 .\n●Updated Note (1)  to Table 5–12 .\n●Updated C VREF  capacitance description in \nTable 5–13 .\n●Updated “Timing Specifications”  section.\n●Updated Table 5–45 .\n●Added Table 5–46  with information on toggle rate \nderating factors.\n●Corrected calculation of the period based on a \n640 Mbps data rate as 1562.5 ps in Note (2)  to \nTable 5–50 . \n●Updated “PLL Timing Specifications”  section.\n●Updated V CO range of 300–500 MHz in Note (3)  to \nTable 5–54 .\n●Updated chapter with extended temperature \ninformation.—\nDecember 2005 \nv2.2Updated PLL Timing Specifications —\nNovember 2005 \nv2.1Updated technical content throughout. —\nJuly 2005\nv2.0Updated technical content throughout. —\nNovember 2004 \nv1.1Updated the “Differential I/O Standards”  section.\nUpdated Table 5–54 .—\nJune 2004\nv1.0Added document to the Cyclone II Device Handbook. —\n5–76 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2008Document Revision History\nAltera Corporation  6–1\nFebruary 2007\n6. Reference & Ordering\nInformation\nSoftware Cyclone®II devices are supported by the Altera® Quartus®II design \nsoftware, which provides a co mprehensive environment for \nsystem-on-a-programmable-chip (SOPC)  design. The Quartus II software \nincludes HDL and schematic design entry, compilation and logic \nsynthesis, full simulation and adva nced timing anal ysis, SignalTap® II \nlogic analyzer, and device configuration. See the Quartus II Handbook  for \nmore information on the Quartus II software features.\nThe free Quartus II Web Edit ion software, available at www.Altera.com , \nsupports Microsoft Window s XP and Windows 2000. The full version of \nQuartus II software is available thro ugh the Altera subscription program. \nThe full version of Quartus II software supports all Altera devices, is \navailable for Windows XP , Windows 2000, Sun Solaris, and Red Hat Linux operating systems, and includes a free suite of popular IP \nMegaCore\n® functions for DSP applications  and interfacing to external \nmemory devices. Quartus II soft ware and Quartus II Web Edition \nsoftware support seamless integration with your favorite third party \nEDA tools.\nDevice Pin-OutsDevice pin-outs for Cyclone II devices are available on the Altera web site \n(www.altera.com ). For more information co ntact Altera Applications.\nOrdering \nInformationFigure 6–1  describes the ordering codes for Cyclone II devices. For more \ninformation on a specific packag e, contact Altera Applications.CII51006-1.4\n6–2 Altera Corporation\nCyclone II Device Handbook, Volume 1 February 2007Document Revision History\nFigure 6–1. Cyclone II Device Pa ckaging Ordering Information\nDocument \nRevision HistoryTable 6–1  shows the revision history for this document.Device Type\nPacka ge Type6, 7, or 8, with 6 being the fastest\nNumber of pins for a partic ular packageES:\nT:\nQ:F:U:Thin quad flat pack (TQFP)\nPlastic quad flat pack (PQFP)\nFineLine BGAUltra FineLine BGAEP2C: Cyclone II\n5\n81520355070\nC: Commercial temperat ure (t\nJ = 0° C to 85° C)\nIndustrial temperat ure (tJ = -40 ° C to 100 ° C)Optional Suffix Family Si gnature\nOperatin g TemperatureSpeed Grade\nPin CountEngineering sample7 EP2C 70 C 324 FE S\nIndicates specific de vice options or \nshipment method.\nN: Lead-free de vices\nI:A\nFast-On\nIndicates de vices with fast \nPOR (Po wer on Reset) time.\nTable 6–1. Document Revision History\nDate & \nDocument \nVersionChanges Made Summary of Changes\nFebruary 2007 \nv1.5●Added document revision history.\n●Updated Figure 6–1 .●Added Ultra FineLine BGA \ndetail in UBGA Package information in Figure 6–1 .\nNovember 2005 \nv1.2Updated software introduction.\nNovember 2004 \nv1.1Updated Figure 6–1 .\nJune 2004 v1.0 Added document to the Cyclone II Device Handbook.\n'}]
!==============================================================================!
### Component Summary: EP2C20F256I8N (Altera Cyclone II FPGA)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Logic Supply Voltage): 1.15V to 1.25V
  - VCCIO (Output Supply Voltage): 
    - 3.3V: 3.135V to 3.465V
    - 2.5V: 2.375V to 2.625V
    - 1.8V: 1.71V to 1.89V
    - 1.5V: 1.425V to 1.575V

- **Current Ratings:**
  - Maximum DC output current per pin: 40 mA
  - Supply current (standby) varies by device and conditions, e.g., EP2C20 typically around 0.037 A.

- **Power Consumption:**
  - Power consumption varies based on configuration and usage, with specific values provided in the datasheet.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Automotive: -40°C to 125°C

- **Package Type:**
  - 256-Pin FineLine BGA (Ball Grid Array)

- **Special Features:**
  - Supports hot socketing and power-on reset (POR).
  - Integrated support for various I/O standards including LVTTL, LVCMOS, SSTL, HSTL, and differential signaling (LVDS, RSDS).
  - Up to 150 embedded 18x18 multipliers and 1.1 Mbits of embedded memory.
  - Fast-On feature for quicker power-on reset times.

- **Moisture Sensitive Level (MSL):**
  - MSL is typically classified according to JEDEC J-STD-020E standards, specific details can be found in the datasheet.

#### Description:
The **EP2C20F256I8N** is a member of the **Cyclone II FPGA family** from Altera (now part of Intel). It is a low-cost, high-performance field-programmable gate array (FPGA) designed for a variety of applications. The device features a high-density architecture with up to **18,752 logic elements (LEs)**, making it suitable for implementing complex digital systems.

#### Typical Applications:
- **Digital Signal Processing (DSP):** The FPGA can be used as a DSP co-processor, leveraging its embedded multipliers and memory for efficient processing.
- **Embedded Processing:** Supports the Nios II embedded processor, allowing for custom embedded solutions.
- **Automotive and Consumer Electronics:** Ideal for applications requiring low power consumption and high performance.
- **Communications:** Suitable for various communication protocols and interfaces.
- **Video Processing:** Can be utilized in video processing applications due to its high-speed capabilities and memory resources.
- **Test and Measurement Equipment:** The flexibility of FPGAs makes them suitable for custom test setups and measurement devices.

This FPGA is particularly advantageous in applications where cost and power efficiency are critical, while still providing the necessary performance and flexibility for complex designs.