
Implement a hardware module named TopModule with the following interface.
All input and output ports are one bit unless otherwise specified.

 - input  clk
 - input  reset
 - input  en
 - input  ld
 - input  pin  (8 bits)
 - input  op
 - output pout (8 bits)

The module should implement an 8-bit bi-directional shift register
active-high synchronous reset and an enable. When the input ld is high
(regardless of the value of the input en), then the parallel input (pin)
should be loaded into the shift register. When the input en is high, then
the shift register should shift all of its values by one bit either left
or right always shifting in a zero. The input op specifies what kind of
shift to perform using the following encoding:

 - 0 : shift left  logical (shift in zeros)
 - 1 : shift right logical (shift in zeros)

All eight bits of the shift register should be connected to the output
pout. The shift register should be reset to zero when the reset input is
one. Assume all sequential logic is triggered on the positive edge of the
clock.

