
MCU_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002edc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002fe8  08002fe8  00012fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800300c  0800300c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  0800300c  0800300c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800300c  0800300c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800300c  0800300c  0001300c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003010  08003010  00013010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003014  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000005c  08003070  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  08003070  000201f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008b46  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001df6  00000000  00000000  00028c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af8  00000000  00000000  0002aa08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000084f  00000000  00000000  0002b500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000170af  00000000  00000000  0002bd4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d374  00000000  00000000  00042dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000824da  00000000  00000000  00050172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002aa0  00000000  00000000  000d264c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000d50ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fd0 	.word	0x08002fd0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002fd0 	.word	0x08002fd0

0800014c <isButtonPressed>:
int KeyReg3[NUM_BUTTON]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};

int TimeOutForKeyPress[NUM_BUTTON] =  {200,200,200};
int button_flag[NUM_BUTTON] = {0,0,0};

int isButtonPressed(int num){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[num] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[num] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000078 	.word	0x20000078

08000180 <subKeyProcess>:

void subKeyProcess(int num){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[num]=1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000078 	.word	0x20000078

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_BUTTON; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e069      	b.n	8000280 <getKeyInput+0xe0>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a38      	ldr	r2, [pc, #224]	; (8000290 <getKeyInput+0xf0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4937      	ldr	r1, [pc, #220]	; (8000294 <getKeyInput+0xf4>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a36      	ldr	r2, [pc, #216]	; (8000298 <getKeyInput+0xf8>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4932      	ldr	r1, [pc, #200]	; (8000290 <getKeyInput+0xf0>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, mode[i]);
 80001cc:	4a33      	ldr	r2, [pc, #204]	; (800029c <getKeyInput+0xfc>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001d4:	4619      	mov	r1, r3
 80001d6:	4832      	ldr	r0, [pc, #200]	; (80002a0 <getKeyInput+0x100>)
 80001d8:	f001 fec0 	bl	8001f5c <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	4a2d      	ldr	r2, [pc, #180]	; (8000298 <getKeyInput+0xf8>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001e8:	4a29      	ldr	r2, [pc, #164]	; (8000290 <getKeyInput+0xf0>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f0:	4929      	ldr	r1, [pc, #164]	; (8000298 <getKeyInput+0xf8>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	d13e      	bne.n	800027a <getKeyInput+0xda>
 80001fc:	4a24      	ldr	r2, [pc, #144]	; (8000290 <getKeyInput+0xf0>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000204:	4923      	ldr	r1, [pc, #140]	; (8000294 <getKeyInput+0xf4>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020c:	429a      	cmp	r2, r3
 800020e:	d134      	bne.n	800027a <getKeyInput+0xda>
			if (KeyReg2[i] != KeyReg3[i]){
 8000210:	4a20      	ldr	r2, [pc, #128]	; (8000294 <getKeyInput+0xf4>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000218:	4922      	ldr	r1, [pc, #136]	; (80002a4 <getKeyInput+0x104>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000220:	429a      	cmp	r2, r3
 8000222:	d016      	beq.n	8000252 <getKeyInput+0xb2>
				KeyReg3[i] = KeyReg2[i];
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <getKeyInput+0xf4>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	491d      	ldr	r1, [pc, #116]	; (80002a4 <getKeyInput+0x104>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 8000234:	4a1b      	ldr	r2, [pc, #108]	; (80002a4 <getKeyInput+0x104>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d11c      	bne.n	800027a <getKeyInput+0xda>
					TimeOutForKeyPress[i] = 200;
 8000240:	4a19      	ldr	r2, [pc, #100]	; (80002a8 <getKeyInput+0x108>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	21c8      	movs	r1, #200	; 0xc8
 8000246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ff98 	bl	8000180 <subKeyProcess>
 8000250:	e013      	b.n	800027a <getKeyInput+0xda>
				}
			}

			else{
				TimeOutForKeyPress[i]--;
 8000252:	4a15      	ldr	r2, [pc, #84]	; (80002a8 <getKeyInput+0x108>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025a:	1e5a      	subs	r2, r3, #1
 800025c:	4912      	ldr	r1, [pc, #72]	; (80002a8 <getKeyInput+0x108>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 8000264:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <getKeyInput+0x108>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d104      	bne.n	800027a <getKeyInput+0xda>
					KeyReg3[i] = NORMAL_STATE;
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <getKeyInput+0x104>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2101      	movs	r1, #1
 8000276:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<NUM_BUTTON; i++){
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	3301      	adds	r3, #1
 800027e:	607b      	str	r3, [r7, #4]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b02      	cmp	r3, #2
 8000284:	dd92      	ble.n	80001ac <getKeyInput+0xc>
				}

			}
		}
	}
}
 8000286:	bf00      	nop
 8000288:	bf00      	nop
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000014 	.word	0x20000014
 8000294:	20000020 	.word	0x20000020
 8000298:	20000008 	.word	0x20000008
 800029c:	20000000 	.word	0x20000000
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	2000002c 	.word	0x2000002c
 80002a8:	20000038 	.word	0x20000038

080002ac <resetButton>:

void resetButton(){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTON; i++){
 80002b2:	2300      	movs	r3, #0
 80002b4:	607b      	str	r3, [r7, #4]
 80002b6:	e005      	b.n	80002c4 <resetButton+0x18>
		isButtonPressed(i);
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f7ff ff47 	bl	800014c <isButtonPressed>
	for (int i = 0; i < NUM_BUTTON; i++){
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	3301      	adds	r3, #1
 80002c2:	607b      	str	r3, [r7, #4]
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2b02      	cmp	r3, #2
 80002c8:	ddf6      	ble.n	80002b8 <resetButton+0xc>
	}
}
 80002ca:	bf00      	nop
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <clearSignal>:
 */


#include "display7SEG.h"

void clearSignal(){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,SET);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002de:	480b      	ldr	r0, [pc, #44]	; (800030c <clearSignal+0x38>)
 80002e0:	f001 fe53 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ea:	4808      	ldr	r0, [pc, #32]	; (800030c <clearSignal+0x38>)
 80002ec:	f001 fe4d 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,SET);
 80002f0:	2201      	movs	r2, #1
 80002f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002f6:	4805      	ldr	r0, [pc, #20]	; (800030c <clearSignal+0x38>)
 80002f8:	f001 fe47 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,SET);
 80002fc:	2201      	movs	r2, #1
 80002fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000302:	4802      	ldr	r0, [pc, #8]	; (800030c <clearSignal+0x38>)
 8000304:	f001 fe41 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000308:	bf00      	nop
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40010800 	.word	0x40010800

08000310 <display7SEG>:

void display7SEG(int num){
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	if (num==0){
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d123      	bne.n	8000366 <display7SEG+0x56>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	2101      	movs	r1, #1
 8000322:	48c2      	ldr	r0, [pc, #776]	; (800062c <display7SEG+0x31c>)
 8000324:	f001 fe31 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	2102      	movs	r1, #2
 800032c:	48bf      	ldr	r0, [pc, #764]	; (800062c <display7SEG+0x31c>)
 800032e:	f001 fe2c 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000332:	2200      	movs	r2, #0
 8000334:	2104      	movs	r1, #4
 8000336:	48bd      	ldr	r0, [pc, #756]	; (800062c <display7SEG+0x31c>)
 8000338:	f001 fe27 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2108      	movs	r1, #8
 8000340:	48ba      	ldr	r0, [pc, #744]	; (800062c <display7SEG+0x31c>)
 8000342:	f001 fe22 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 8000346:	2200      	movs	r2, #0
 8000348:	2110      	movs	r1, #16
 800034a:	48b8      	ldr	r0, [pc, #736]	; (800062c <display7SEG+0x31c>)
 800034c:	f001 fe1d 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2120      	movs	r1, #32
 8000354:	48b5      	ldr	r0, [pc, #724]	; (800062c <display7SEG+0x31c>)
 8000356:	f001 fe18 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 800035a:	2201      	movs	r2, #1
 800035c:	2140      	movs	r1, #64	; 0x40
 800035e:	48b3      	ldr	r0, [pc, #716]	; (800062c <display7SEG+0x31c>)
 8000360:	f001 fe13 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
	}
}
 8000364:	e15d      	b.n	8000622 <display7SEG+0x312>
	else if (num==1){
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	2b01      	cmp	r3, #1
 800036a:	d123      	bne.n	80003b4 <display7SEG+0xa4>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,SET);
 800036c:	2201      	movs	r2, #1
 800036e:	2101      	movs	r1, #1
 8000370:	48ae      	ldr	r0, [pc, #696]	; (800062c <display7SEG+0x31c>)
 8000372:	f001 fe0a 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	2102      	movs	r1, #2
 800037a:	48ac      	ldr	r0, [pc, #688]	; (800062c <display7SEG+0x31c>)
 800037c:	f001 fe05 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000380:	2200      	movs	r2, #0
 8000382:	2104      	movs	r1, #4
 8000384:	48a9      	ldr	r0, [pc, #676]	; (800062c <display7SEG+0x31c>)
 8000386:	f001 fe00 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 800038a:	2201      	movs	r2, #1
 800038c:	2108      	movs	r1, #8
 800038e:	48a7      	ldr	r0, [pc, #668]	; (800062c <display7SEG+0x31c>)
 8000390:	f001 fdfb 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2110      	movs	r1, #16
 8000398:	48a4      	ldr	r0, [pc, #656]	; (800062c <display7SEG+0x31c>)
 800039a:	f001 fdf6 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 800039e:	2201      	movs	r2, #1
 80003a0:	2120      	movs	r1, #32
 80003a2:	48a2      	ldr	r0, [pc, #648]	; (800062c <display7SEG+0x31c>)
 80003a4:	f001 fdf1 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 80003a8:	2201      	movs	r2, #1
 80003aa:	2140      	movs	r1, #64	; 0x40
 80003ac:	489f      	ldr	r0, [pc, #636]	; (800062c <display7SEG+0x31c>)
 80003ae:	f001 fdec 	bl	8001f8a <HAL_GPIO_WritePin>
}
 80003b2:	e136      	b.n	8000622 <display7SEG+0x312>
	else if (num==2){
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d123      	bne.n	8000402 <display7SEG+0xf2>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	489b      	ldr	r0, [pc, #620]	; (800062c <display7SEG+0x31c>)
 80003c0:	f001 fde3 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2102      	movs	r1, #2
 80003c8:	4898      	ldr	r0, [pc, #608]	; (800062c <display7SEG+0x31c>)
 80003ca:	f001 fdde 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,SET);
 80003ce:	2201      	movs	r2, #1
 80003d0:	2104      	movs	r1, #4
 80003d2:	4896      	ldr	r0, [pc, #600]	; (800062c <display7SEG+0x31c>)
 80003d4:	f001 fdd9 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2108      	movs	r1, #8
 80003dc:	4893      	ldr	r0, [pc, #588]	; (800062c <display7SEG+0x31c>)
 80003de:	f001 fdd4 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2110      	movs	r1, #16
 80003e6:	4891      	ldr	r0, [pc, #580]	; (800062c <display7SEG+0x31c>)
 80003e8:	f001 fdcf 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 80003ec:	2201      	movs	r2, #1
 80003ee:	2120      	movs	r1, #32
 80003f0:	488e      	ldr	r0, [pc, #568]	; (800062c <display7SEG+0x31c>)
 80003f2:	f001 fdca 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2140      	movs	r1, #64	; 0x40
 80003fa:	488c      	ldr	r0, [pc, #560]	; (800062c <display7SEG+0x31c>)
 80003fc:	f001 fdc5 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000400:	e10f      	b.n	8000622 <display7SEG+0x312>
	else if (num==3){
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	2b03      	cmp	r3, #3
 8000406:	d123      	bne.n	8000450 <display7SEG+0x140>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 8000408:	2200      	movs	r2, #0
 800040a:	2101      	movs	r1, #1
 800040c:	4887      	ldr	r0, [pc, #540]	; (800062c <display7SEG+0x31c>)
 800040e:	f001 fdbc 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2102      	movs	r1, #2
 8000416:	4885      	ldr	r0, [pc, #532]	; (800062c <display7SEG+0x31c>)
 8000418:	f001 fdb7 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	2104      	movs	r1, #4
 8000420:	4882      	ldr	r0, [pc, #520]	; (800062c <display7SEG+0x31c>)
 8000422:	f001 fdb2 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 8000426:	2200      	movs	r2, #0
 8000428:	2108      	movs	r1, #8
 800042a:	4880      	ldr	r0, [pc, #512]	; (800062c <display7SEG+0x31c>)
 800042c:	f001 fdad 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000430:	2201      	movs	r2, #1
 8000432:	2110      	movs	r1, #16
 8000434:	487d      	ldr	r0, [pc, #500]	; (800062c <display7SEG+0x31c>)
 8000436:	f001 fda8 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 800043a:	2201      	movs	r2, #1
 800043c:	2120      	movs	r1, #32
 800043e:	487b      	ldr	r0, [pc, #492]	; (800062c <display7SEG+0x31c>)
 8000440:	f001 fda3 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 8000444:	2200      	movs	r2, #0
 8000446:	2140      	movs	r1, #64	; 0x40
 8000448:	4878      	ldr	r0, [pc, #480]	; (800062c <display7SEG+0x31c>)
 800044a:	f001 fd9e 	bl	8001f8a <HAL_GPIO_WritePin>
}
 800044e:	e0e8      	b.n	8000622 <display7SEG+0x312>
	else if (num==4){
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	2b04      	cmp	r3, #4
 8000454:	d123      	bne.n	800049e <display7SEG+0x18e>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2101      	movs	r1, #1
 800045a:	4874      	ldr	r0, [pc, #464]	; (800062c <display7SEG+0x31c>)
 800045c:	f001 fd95 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	2102      	movs	r1, #2
 8000464:	4871      	ldr	r0, [pc, #452]	; (800062c <display7SEG+0x31c>)
 8000466:	f001 fd90 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 800046a:	2200      	movs	r2, #0
 800046c:	2104      	movs	r1, #4
 800046e:	486f      	ldr	r0, [pc, #444]	; (800062c <display7SEG+0x31c>)
 8000470:	f001 fd8b 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2108      	movs	r1, #8
 8000478:	486c      	ldr	r0, [pc, #432]	; (800062c <display7SEG+0x31c>)
 800047a:	f001 fd86 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 800047e:	2201      	movs	r2, #1
 8000480:	2110      	movs	r1, #16
 8000482:	486a      	ldr	r0, [pc, #424]	; (800062c <display7SEG+0x31c>)
 8000484:	f001 fd81 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2120      	movs	r1, #32
 800048c:	4867      	ldr	r0, [pc, #412]	; (800062c <display7SEG+0x31c>)
 800048e:	f001 fd7c 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 8000492:	2200      	movs	r2, #0
 8000494:	2140      	movs	r1, #64	; 0x40
 8000496:	4865      	ldr	r0, [pc, #404]	; (800062c <display7SEG+0x31c>)
 8000498:	f001 fd77 	bl	8001f8a <HAL_GPIO_WritePin>
}
 800049c:	e0c1      	b.n	8000622 <display7SEG+0x312>
	else if (num==5){
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	2b05      	cmp	r3, #5
 80004a2:	d123      	bne.n	80004ec <display7SEG+0x1dc>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2101      	movs	r1, #1
 80004a8:	4860      	ldr	r0, [pc, #384]	; (800062c <display7SEG+0x31c>)
 80004aa:	f001 fd6e 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,SET);
 80004ae:	2201      	movs	r2, #1
 80004b0:	2102      	movs	r1, #2
 80004b2:	485e      	ldr	r0, [pc, #376]	; (800062c <display7SEG+0x31c>)
 80004b4:	f001 fd69 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2104      	movs	r1, #4
 80004bc:	485b      	ldr	r0, [pc, #364]	; (800062c <display7SEG+0x31c>)
 80004be:	f001 fd64 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	2108      	movs	r1, #8
 80004c6:	4859      	ldr	r0, [pc, #356]	; (800062c <display7SEG+0x31c>)
 80004c8:	f001 fd5f 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 80004cc:	2201      	movs	r2, #1
 80004ce:	2110      	movs	r1, #16
 80004d0:	4856      	ldr	r0, [pc, #344]	; (800062c <display7SEG+0x31c>)
 80004d2:	f001 fd5a 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2120      	movs	r1, #32
 80004da:	4854      	ldr	r0, [pc, #336]	; (800062c <display7SEG+0x31c>)
 80004dc:	f001 fd55 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2140      	movs	r1, #64	; 0x40
 80004e4:	4851      	ldr	r0, [pc, #324]	; (800062c <display7SEG+0x31c>)
 80004e6:	f001 fd50 	bl	8001f8a <HAL_GPIO_WritePin>
}
 80004ea:	e09a      	b.n	8000622 <display7SEG+0x312>
	else if (num==6){
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2b06      	cmp	r3, #6
 80004f0:	d123      	bne.n	800053a <display7SEG+0x22a>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2101      	movs	r1, #1
 80004f6:	484d      	ldr	r0, [pc, #308]	; (800062c <display7SEG+0x31c>)
 80004f8:	f001 fd47 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,SET);
 80004fc:	2201      	movs	r2, #1
 80004fe:	2102      	movs	r1, #2
 8000500:	484a      	ldr	r0, [pc, #296]	; (800062c <display7SEG+0x31c>)
 8000502:	f001 fd42 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2104      	movs	r1, #4
 800050a:	4848      	ldr	r0, [pc, #288]	; (800062c <display7SEG+0x31c>)
 800050c:	f001 fd3d 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	2108      	movs	r1, #8
 8000514:	4845      	ldr	r0, [pc, #276]	; (800062c <display7SEG+0x31c>)
 8000516:	f001 fd38 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 800051a:	2200      	movs	r2, #0
 800051c:	2110      	movs	r1, #16
 800051e:	4843      	ldr	r0, [pc, #268]	; (800062c <display7SEG+0x31c>)
 8000520:	f001 fd33 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	4840      	ldr	r0, [pc, #256]	; (800062c <display7SEG+0x31c>)
 800052a:	f001 fd2e 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2140      	movs	r1, #64	; 0x40
 8000532:	483e      	ldr	r0, [pc, #248]	; (800062c <display7SEG+0x31c>)
 8000534:	f001 fd29 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000538:	e073      	b.n	8000622 <display7SEG+0x312>
	else if (num==7){
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b07      	cmp	r3, #7
 800053e:	d123      	bne.n	8000588 <display7SEG+0x278>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2101      	movs	r1, #1
 8000544:	4839      	ldr	r0, [pc, #228]	; (800062c <display7SEG+0x31c>)
 8000546:	f001 fd20 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 800054a:	2200      	movs	r2, #0
 800054c:	2102      	movs	r1, #2
 800054e:	4837      	ldr	r0, [pc, #220]	; (800062c <display7SEG+0x31c>)
 8000550:	f001 fd1b 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2104      	movs	r1, #4
 8000558:	4834      	ldr	r0, [pc, #208]	; (800062c <display7SEG+0x31c>)
 800055a:	f001 fd16 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 800055e:	2201      	movs	r2, #1
 8000560:	2108      	movs	r1, #8
 8000562:	4832      	ldr	r0, [pc, #200]	; (800062c <display7SEG+0x31c>)
 8000564:	f001 fd11 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000568:	2201      	movs	r2, #1
 800056a:	2110      	movs	r1, #16
 800056c:	482f      	ldr	r0, [pc, #188]	; (800062c <display7SEG+0x31c>)
 800056e:	f001 fd0c 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 8000572:	2201      	movs	r2, #1
 8000574:	2120      	movs	r1, #32
 8000576:	482d      	ldr	r0, [pc, #180]	; (800062c <display7SEG+0x31c>)
 8000578:	f001 fd07 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 800057c:	2201      	movs	r2, #1
 800057e:	2140      	movs	r1, #64	; 0x40
 8000580:	482a      	ldr	r0, [pc, #168]	; (800062c <display7SEG+0x31c>)
 8000582:	f001 fd02 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000586:	e04c      	b.n	8000622 <display7SEG+0x312>
	else if (num==8){
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b08      	cmp	r3, #8
 800058c:	d123      	bne.n	80005d6 <display7SEG+0x2c6>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2101      	movs	r1, #1
 8000592:	4826      	ldr	r0, [pc, #152]	; (800062c <display7SEG+0x31c>)
 8000594:	f001 fcf9 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2102      	movs	r1, #2
 800059c:	4823      	ldr	r0, [pc, #140]	; (800062c <display7SEG+0x31c>)
 800059e:	f001 fcf4 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	2104      	movs	r1, #4
 80005a6:	4821      	ldr	r0, [pc, #132]	; (800062c <display7SEG+0x31c>)
 80005a8:	f001 fcef 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2108      	movs	r1, #8
 80005b0:	481e      	ldr	r0, [pc, #120]	; (800062c <display7SEG+0x31c>)
 80005b2:	f001 fcea 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2110      	movs	r1, #16
 80005ba:	481c      	ldr	r0, [pc, #112]	; (800062c <display7SEG+0x31c>)
 80005bc:	f001 fce5 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2120      	movs	r1, #32
 80005c4:	4819      	ldr	r0, [pc, #100]	; (800062c <display7SEG+0x31c>)
 80005c6:	f001 fce0 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2140      	movs	r1, #64	; 0x40
 80005ce:	4817      	ldr	r0, [pc, #92]	; (800062c <display7SEG+0x31c>)
 80005d0:	f001 fcdb 	bl	8001f8a <HAL_GPIO_WritePin>
}
 80005d4:	e025      	b.n	8000622 <display7SEG+0x312>
	else if (num==9){
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b09      	cmp	r3, #9
 80005da:	d122      	bne.n	8000622 <display7SEG+0x312>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2101      	movs	r1, #1
 80005e0:	4812      	ldr	r0, [pc, #72]	; (800062c <display7SEG+0x31c>)
 80005e2:	f001 fcd2 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2102      	movs	r1, #2
 80005ea:	4810      	ldr	r0, [pc, #64]	; (800062c <display7SEG+0x31c>)
 80005ec:	f001 fccd 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2104      	movs	r1, #4
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <display7SEG+0x31c>)
 80005f6:	f001 fcc8 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2108      	movs	r1, #8
 80005fe:	480b      	ldr	r0, [pc, #44]	; (800062c <display7SEG+0x31c>)
 8000600:	f001 fcc3 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000604:	2201      	movs	r2, #1
 8000606:	2110      	movs	r1, #16
 8000608:	4808      	ldr	r0, [pc, #32]	; (800062c <display7SEG+0x31c>)
 800060a:	f001 fcbe 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2120      	movs	r1, #32
 8000612:	4806      	ldr	r0, [pc, #24]	; (800062c <display7SEG+0x31c>)
 8000614:	f001 fcb9 	bl	8001f8a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2140      	movs	r1, #64	; 0x40
 800061c:	4803      	ldr	r0, [pc, #12]	; (800062c <display7SEG+0x31c>)
 800061e:	f001 fcb4 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40010c00 	.word	0x40010c00

08000630 <displaySignal>:

void displaySignal(){
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	clearSignal();
 8000634:	f7ff fe4e 	bl	80002d4 <clearSignal>
	display7SEG(led_buffer[index_led]);
 8000638:	4b21      	ldr	r3, [pc, #132]	; (80006c0 <displaySignal+0x90>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a21      	ldr	r2, [pc, #132]	; (80006c4 <displaySignal+0x94>)
 800063e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff fe64 	bl	8000310 <display7SEG>
	switch(index_led){
 8000648:	4b1d      	ldr	r3, [pc, #116]	; (80006c0 <displaySignal+0x90>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	2b03      	cmp	r3, #3
 800064e:	d827      	bhi.n	80006a0 <displaySignal+0x70>
 8000650:	a201      	add	r2, pc, #4	; (adr r2, 8000658 <displaySignal+0x28>)
 8000652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000656:	bf00      	nop
 8000658:	08000669 	.word	0x08000669
 800065c:	08000677 	.word	0x08000677
 8000660:	08000685 	.word	0x08000685
 8000664:	08000693 	.word	0x08000693
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066e:	4816      	ldr	r0, [pc, #88]	; (80006c8 <displaySignal+0x98>)
 8000670:	f001 fc8b 	bl	8001f8a <HAL_GPIO_WritePin>
		break;
 8000674:	e015      	b.n	80006a2 <displaySignal+0x72>
	case 1:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	f44f 7100 	mov.w	r1, #512	; 0x200
 800067c:	4812      	ldr	r0, [pc, #72]	; (80006c8 <displaySignal+0x98>)
 800067e:	f001 fc84 	bl	8001f8a <HAL_GPIO_WritePin>
		break;
 8000682:	e00e      	b.n	80006a2 <displaySignal+0x72>
	case 2:
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800068a:	480f      	ldr	r0, [pc, #60]	; (80006c8 <displaySignal+0x98>)
 800068c:	f001 fc7d 	bl	8001f8a <HAL_GPIO_WritePin>
		break;
 8000690:	e007      	b.n	80006a2 <displaySignal+0x72>
	case 3:
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000698:	480b      	ldr	r0, [pc, #44]	; (80006c8 <displaySignal+0x98>)
 800069a:	f001 fc76 	bl	8001f8a <HAL_GPIO_WritePin>
		break;
 800069e:	e000      	b.n	80006a2 <displaySignal+0x72>
	default:
		break;
 80006a0:	bf00      	nop
	}
	index_led++;
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <displaySignal+0x90>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	3301      	adds	r3, #1
 80006a8:	4a05      	ldr	r2, [pc, #20]	; (80006c0 <displaySignal+0x90>)
 80006aa:	6013      	str	r3, [r2, #0]
	if (index_led >= 4) index_led=0;
 80006ac:	4b04      	ldr	r3, [pc, #16]	; (80006c0 <displaySignal+0x90>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2b03      	cmp	r3, #3
 80006b2:	dd02      	ble.n	80006ba <displaySignal+0x8a>
 80006b4:	4b02      	ldr	r3, [pc, #8]	; (80006c0 <displaySignal+0x90>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000098 	.word	0x20000098
 80006c4:	20000088 	.word	0x20000088
 80006c8:	40010800 	.word	0x40010800

080006cc <fsm_automatic>:
 */

#include "fsm_automatic.h"


void fsm_automatic(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	switch(led_status){
 80006d0:	4ba3      	ldr	r3, [pc, #652]	; (8000960 <fsm_automatic+0x294>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b04      	cmp	r3, #4
 80006d6:	f200 8140 	bhi.w	800095a <fsm_automatic+0x28e>
 80006da:	a201      	add	r2, pc, #4	; (adr r2, 80006e0 <fsm_automatic+0x14>)
 80006dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e0:	080006f5 	.word	0x080006f5
 80006e4:	08000717 	.word	0x08000717
 80006e8:	080007a1 	.word	0x080007a1
 80006ec:	0800083b 	.word	0x0800083b
 80006f0:	080008c3 	.word	0x080008c3
	case INIT:
		offALL();
 80006f4:	f000 fb3e 	bl	8000d74 <offALL>

		led_status = RED_GREEN;
 80006f8:	4b99      	ldr	r3, [pc, #612]	; (8000960 <fsm_automatic+0x294>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
		setTimer1(g_val*100);
 80006fe:	4b99      	ldr	r3, [pc, #612]	; (8000964 <fsm_automatic+0x298>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2264      	movs	r2, #100	; 0x64
 8000704:	fb02 f303 	mul.w	r3, r2, r3
 8000708:	4618      	mov	r0, r3
 800070a:	f000 ffa5 	bl	8001658 <setTimer1>
		setTimer2(100);
 800070e:	2064      	movs	r0, #100	; 0x64
 8000710:	f000 ffb6 	bl	8001680 <setTimer2>
		break;
 8000714:	e13b      	b.n	800098e <fsm_automatic+0x2c2>
	case RED_GREEN:
		onRED1();
 8000716:	f000 faa9 	bl	8000c6c <onRED1>
		onGREEN2();
 800071a:	f000 fb15 	bl	8000d48 <onGREEN2>

		if (timer2_flag == 1){
 800071e:	4b92      	ldr	r3, [pc, #584]	; (8000968 <fsm_automatic+0x29c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d114      	bne.n	8000750 <fsm_automatic+0x84>
			setTimer2(100);
 8000726:	2064      	movs	r0, #100	; 0x64
 8000728:	f000 ffaa 	bl	8001680 <setTimer2>
			timerRoad1--;
 800072c:	4b8f      	ldr	r3, [pc, #572]	; (800096c <fsm_automatic+0x2a0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	3b01      	subs	r3, #1
 8000732:	4a8e      	ldr	r2, [pc, #568]	; (800096c <fsm_automatic+0x2a0>)
 8000734:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 8000736:	4b8e      	ldr	r3, [pc, #568]	; (8000970 <fsm_automatic+0x2a4>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3b01      	subs	r3, #1
 800073c:	4a8c      	ldr	r2, [pc, #560]	; (8000970 <fsm_automatic+0x2a4>)
 800073e:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = y_val;
 8000740:	4b8b      	ldr	r3, [pc, #556]	; (8000970 <fsm_automatic+0x2a4>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	dc03      	bgt.n	8000750 <fsm_automatic+0x84>
 8000748:	4b8a      	ldr	r3, [pc, #552]	; (8000974 <fsm_automatic+0x2a8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a88      	ldr	r2, [pc, #544]	; (8000970 <fsm_automatic+0x2a4>)
 800074e:	6013      	str	r3, [r2, #0]
		}

		if (timer1_flag == 1){
 8000750:	4b89      	ldr	r3, [pc, #548]	; (8000978 <fsm_automatic+0x2ac>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d10a      	bne.n	800076e <fsm_automatic+0xa2>
			setTimer1(y_val*100);
 8000758:	4b86      	ldr	r3, [pc, #536]	; (8000974 <fsm_automatic+0x2a8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2264      	movs	r2, #100	; 0x64
 800075e:	fb02 f303 	mul.w	r3, r2, r3
 8000762:	4618      	mov	r0, r3
 8000764:	f000 ff78 	bl	8001658 <setTimer1>
			led_status = RED_YELLOW;
 8000768:	4b7d      	ldr	r3, [pc, #500]	; (8000960 <fsm_automatic+0x294>)
 800076a:	2202      	movs	r2, #2
 800076c:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1 ){
 800076e:	2000      	movs	r0, #0
 8000770:	f7ff fcec 	bl	800014c <isButtonPressed>
 8000774:	4603      	mov	r3, r0
 8000776:	2b01      	cmp	r3, #1
 8000778:	f040 8102 	bne.w	8000980 <fsm_automatic+0x2b4>
			offALL();
 800077c:	f000 fafa 	bl	8000d74 <offALL>
			led_status = RED_MAN;
 8000780:	4b77      	ldr	r3, [pc, #476]	; (8000960 <fsm_automatic+0x294>)
 8000782:	220c      	movs	r2, #12
 8000784:	601a      	str	r2, [r3, #0]
			setTimer5(1);
 8000786:	2001      	movs	r0, #1
 8000788:	f000 ffb6 	bl	80016f8 <setTimer5>

			timerRoad1 = r_val;
 800078c:	4b7b      	ldr	r3, [pc, #492]	; (800097c <fsm_automatic+0x2b0>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a76      	ldr	r2, [pc, #472]	; (800096c <fsm_automatic+0x2a0>)
 8000792:	6013      	str	r3, [r2, #0]
			timerRoad2 = 2;
 8000794:	4b76      	ldr	r3, [pc, #472]	; (8000970 <fsm_automatic+0x2a4>)
 8000796:	2202      	movs	r2, #2
 8000798:	601a      	str	r2, [r3, #0]

			resetButton();
 800079a:	f7ff fd87 	bl	80002ac <resetButton>
		}
		break;
 800079e:	e0ef      	b.n	8000980 <fsm_automatic+0x2b4>
	case RED_YELLOW:
		onRED1();
 80007a0:	f000 fa64 	bl	8000c6c <onRED1>
		onYELLOW2();
 80007a4:	f000 faba 	bl	8000d1c <onYELLOW2>

		if (timer2_flag == 1){
 80007a8:	4b6f      	ldr	r3, [pc, #444]	; (8000968 <fsm_automatic+0x29c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d11c      	bne.n	80007ea <fsm_automatic+0x11e>
			setTimer2(100);
 80007b0:	2064      	movs	r0, #100	; 0x64
 80007b2:	f000 ff65 	bl	8001680 <setTimer2>
			timerRoad1--;
 80007b6:	4b6d      	ldr	r3, [pc, #436]	; (800096c <fsm_automatic+0x2a0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	4a6b      	ldr	r2, [pc, #428]	; (800096c <fsm_automatic+0x2a0>)
 80007be:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = g_val;
 80007c0:	4b6a      	ldr	r3, [pc, #424]	; (800096c <fsm_automatic+0x2a0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	dc03      	bgt.n	80007d0 <fsm_automatic+0x104>
 80007c8:	4b66      	ldr	r3, [pc, #408]	; (8000964 <fsm_automatic+0x298>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a67      	ldr	r2, [pc, #412]	; (800096c <fsm_automatic+0x2a0>)
 80007ce:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 80007d0:	4b67      	ldr	r3, [pc, #412]	; (8000970 <fsm_automatic+0x2a4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	3b01      	subs	r3, #1
 80007d6:	4a66      	ldr	r2, [pc, #408]	; (8000970 <fsm_automatic+0x2a4>)
 80007d8:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = r_val;
 80007da:	4b65      	ldr	r3, [pc, #404]	; (8000970 <fsm_automatic+0x2a4>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dc03      	bgt.n	80007ea <fsm_automatic+0x11e>
 80007e2:	4b66      	ldr	r3, [pc, #408]	; (800097c <fsm_automatic+0x2b0>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a62      	ldr	r2, [pc, #392]	; (8000970 <fsm_automatic+0x2a4>)
 80007e8:	6013      	str	r3, [r2, #0]
		}

		if(timer1_flag == 1){
 80007ea:	4b63      	ldr	r3, [pc, #396]	; (8000978 <fsm_automatic+0x2ac>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d10a      	bne.n	8000808 <fsm_automatic+0x13c>
			setTimer1(g_val*100);
 80007f2:	4b5c      	ldr	r3, [pc, #368]	; (8000964 <fsm_automatic+0x298>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2264      	movs	r2, #100	; 0x64
 80007f8:	fb02 f303 	mul.w	r3, r2, r3
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 ff2b 	bl	8001658 <setTimer1>
			led_status = GREEN_RED;
 8000802:	4b57      	ldr	r3, [pc, #348]	; (8000960 <fsm_automatic+0x294>)
 8000804:	2203      	movs	r2, #3
 8000806:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1 ){
 8000808:	2000      	movs	r0, #0
 800080a:	f7ff fc9f 	bl	800014c <isButtonPressed>
 800080e:	4603      	mov	r3, r0
 8000810:	2b01      	cmp	r3, #1
 8000812:	f040 80b7 	bne.w	8000984 <fsm_automatic+0x2b8>
			offALL();
 8000816:	f000 faad 	bl	8000d74 <offALL>
			led_status = RED_MAN;
 800081a:	4b51      	ldr	r3, [pc, #324]	; (8000960 <fsm_automatic+0x294>)
 800081c:	220c      	movs	r2, #12
 800081e:	601a      	str	r2, [r3, #0]
			setTimer5(1);
 8000820:	2001      	movs	r0, #1
 8000822:	f000 ff69 	bl	80016f8 <setTimer5>

			timerRoad1 = r_val;
 8000826:	4b55      	ldr	r3, [pc, #340]	; (800097c <fsm_automatic+0x2b0>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a50      	ldr	r2, [pc, #320]	; (800096c <fsm_automatic+0x2a0>)
 800082c:	6013      	str	r3, [r2, #0]
			timerRoad2 = 2;
 800082e:	4b50      	ldr	r3, [pc, #320]	; (8000970 <fsm_automatic+0x2a4>)
 8000830:	2202      	movs	r2, #2
 8000832:	601a      	str	r2, [r3, #0]

			resetButton();
 8000834:	f7ff fd3a 	bl	80002ac <resetButton>
		}
		break;
 8000838:	e0a4      	b.n	8000984 <fsm_automatic+0x2b8>
	case GREEN_RED:
		onGREEN1();
 800083a:	f000 fa43 	bl	8000cc4 <onGREEN1>
		onRED2();
 800083e:	f000 fa57 	bl	8000cf0 <onRED2>

		if (timer2_flag == 1){
 8000842:	4b49      	ldr	r3, [pc, #292]	; (8000968 <fsm_automatic+0x29c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d114      	bne.n	8000874 <fsm_automatic+0x1a8>
			setTimer2(100);
 800084a:	2064      	movs	r0, #100	; 0x64
 800084c:	f000 ff18 	bl	8001680 <setTimer2>
			timerRoad1--;
 8000850:	4b46      	ldr	r3, [pc, #280]	; (800096c <fsm_automatic+0x2a0>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	3b01      	subs	r3, #1
 8000856:	4a45      	ldr	r2, [pc, #276]	; (800096c <fsm_automatic+0x2a0>)
 8000858:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = y_val;
 800085a:	4b44      	ldr	r3, [pc, #272]	; (800096c <fsm_automatic+0x2a0>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2b00      	cmp	r3, #0
 8000860:	dc03      	bgt.n	800086a <fsm_automatic+0x19e>
 8000862:	4b44      	ldr	r3, [pc, #272]	; (8000974 <fsm_automatic+0x2a8>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a41      	ldr	r2, [pc, #260]	; (800096c <fsm_automatic+0x2a0>)
 8000868:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 800086a:	4b41      	ldr	r3, [pc, #260]	; (8000970 <fsm_automatic+0x2a4>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	3b01      	subs	r3, #1
 8000870:	4a3f      	ldr	r2, [pc, #252]	; (8000970 <fsm_automatic+0x2a4>)
 8000872:	6013      	str	r3, [r2, #0]
		}

		if(timer1_flag == 1){
 8000874:	4b40      	ldr	r3, [pc, #256]	; (8000978 <fsm_automatic+0x2ac>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b01      	cmp	r3, #1
 800087a:	d10a      	bne.n	8000892 <fsm_automatic+0x1c6>
			setTimer1(y_val*100);
 800087c:	4b3d      	ldr	r3, [pc, #244]	; (8000974 <fsm_automatic+0x2a8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2264      	movs	r2, #100	; 0x64
 8000882:	fb02 f303 	mul.w	r3, r2, r3
 8000886:	4618      	mov	r0, r3
 8000888:	f000 fee6 	bl	8001658 <setTimer1>
			led_status = YELLOW_RED;
 800088c:	4b34      	ldr	r3, [pc, #208]	; (8000960 <fsm_automatic+0x294>)
 800088e:	2204      	movs	r2, #4
 8000890:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1 ){
 8000892:	2000      	movs	r0, #0
 8000894:	f7ff fc5a 	bl	800014c <isButtonPressed>
 8000898:	4603      	mov	r3, r0
 800089a:	2b01      	cmp	r3, #1
 800089c:	d174      	bne.n	8000988 <fsm_automatic+0x2bc>
			offALL();
 800089e:	f000 fa69 	bl	8000d74 <offALL>
			led_status = RED_MAN;
 80008a2:	4b2f      	ldr	r3, [pc, #188]	; (8000960 <fsm_automatic+0x294>)
 80008a4:	220c      	movs	r2, #12
 80008a6:	601a      	str	r2, [r3, #0]
			setTimer5(1);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f000 ff25 	bl	80016f8 <setTimer5>

			timerRoad1 = r_val;
 80008ae:	4b33      	ldr	r3, [pc, #204]	; (800097c <fsm_automatic+0x2b0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a2e      	ldr	r2, [pc, #184]	; (800096c <fsm_automatic+0x2a0>)
 80008b4:	6013      	str	r3, [r2, #0]
			timerRoad2 = 2;
 80008b6:	4b2e      	ldr	r3, [pc, #184]	; (8000970 <fsm_automatic+0x2a4>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	601a      	str	r2, [r3, #0]

			resetButton();
 80008bc:	f7ff fcf6 	bl	80002ac <resetButton>
		}
		break;
 80008c0:	e062      	b.n	8000988 <fsm_automatic+0x2bc>
	case YELLOW_RED:
		onYELLOW1();
 80008c2:	f000 f9e9 	bl	8000c98 <onYELLOW1>
		onRED2();
 80008c6:	f000 fa13 	bl	8000cf0 <onRED2>

		if (timer2_flag == 1){
 80008ca:	4b27      	ldr	r3, [pc, #156]	; (8000968 <fsm_automatic+0x29c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d11c      	bne.n	800090c <fsm_automatic+0x240>
			setTimer2(100);
 80008d2:	2064      	movs	r0, #100	; 0x64
 80008d4:	f000 fed4 	bl	8001680 <setTimer2>
			timerRoad1--;
 80008d8:	4b24      	ldr	r3, [pc, #144]	; (800096c <fsm_automatic+0x2a0>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	3b01      	subs	r3, #1
 80008de:	4a23      	ldr	r2, [pc, #140]	; (800096c <fsm_automatic+0x2a0>)
 80008e0:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = r_val;
 80008e2:	4b22      	ldr	r3, [pc, #136]	; (800096c <fsm_automatic+0x2a0>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	dc03      	bgt.n	80008f2 <fsm_automatic+0x226>
 80008ea:	4b24      	ldr	r3, [pc, #144]	; (800097c <fsm_automatic+0x2b0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a1f      	ldr	r2, [pc, #124]	; (800096c <fsm_automatic+0x2a0>)
 80008f0:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 80008f2:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <fsm_automatic+0x2a4>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	4a1d      	ldr	r2, [pc, #116]	; (8000970 <fsm_automatic+0x2a4>)
 80008fa:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = g_val;
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <fsm_automatic+0x2a4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	dc03      	bgt.n	800090c <fsm_automatic+0x240>
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <fsm_automatic+0x298>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a19      	ldr	r2, [pc, #100]	; (8000970 <fsm_automatic+0x2a4>)
 800090a:	6013      	str	r3, [r2, #0]
		}

		if (timer1_flag == 1){
 800090c:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <fsm_automatic+0x2ac>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b01      	cmp	r3, #1
 8000912:	d10a      	bne.n	800092a <fsm_automatic+0x25e>
			setTimer1(g_val*100);
 8000914:	4b13      	ldr	r3, [pc, #76]	; (8000964 <fsm_automatic+0x298>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2264      	movs	r2, #100	; 0x64
 800091a:	fb02 f303 	mul.w	r3, r2, r3
 800091e:	4618      	mov	r0, r3
 8000920:	f000 fe9a 	bl	8001658 <setTimer1>
			led_status = RED_GREEN;
 8000924:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <fsm_automatic+0x294>)
 8000926:	2201      	movs	r2, #1
 8000928:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1 ){
 800092a:	2000      	movs	r0, #0
 800092c:	f7ff fc0e 	bl	800014c <isButtonPressed>
 8000930:	4603      	mov	r3, r0
 8000932:	2b01      	cmp	r3, #1
 8000934:	d12a      	bne.n	800098c <fsm_automatic+0x2c0>
			offALL();
 8000936:	f000 fa1d 	bl	8000d74 <offALL>
			led_status = RED_MAN;
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <fsm_automatic+0x294>)
 800093c:	220c      	movs	r2, #12
 800093e:	601a      	str	r2, [r3, #0]
			setTimer5(1);
 8000940:	2001      	movs	r0, #1
 8000942:	f000 fed9 	bl	80016f8 <setTimer5>

			timerRoad1 = r_val;
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <fsm_automatic+0x2b0>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <fsm_automatic+0x2a0>)
 800094c:	6013      	str	r3, [r2, #0]
			timerRoad2 = 2;
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <fsm_automatic+0x2a4>)
 8000950:	2202      	movs	r2, #2
 8000952:	601a      	str	r2, [r3, #0]

			resetButton();
 8000954:	f7ff fcaa 	bl	80002ac <resetButton>
		}
		break;
 8000958:	e018      	b.n	800098c <fsm_automatic+0x2c0>
	default:
		break;
 800095a:	bf00      	nop
 800095c:	e017      	b.n	800098e <fsm_automatic+0x2c2>
 800095e:	bf00      	nop
 8000960:	20000084 	.word	0x20000084
 8000964:	2000004c 	.word	0x2000004c
 8000968:	200001c8 	.word	0x200001c8
 800096c:	2000009c 	.word	0x2000009c
 8000970:	200000a0 	.word	0x200000a0
 8000974:	20000048 	.word	0x20000048
 8000978:	200001c0 	.word	0x200001c0
 800097c:	20000044 	.word	0x20000044
		break;
 8000980:	bf00      	nop
 8000982:	e004      	b.n	800098e <fsm_automatic+0x2c2>
		break;
 8000984:	bf00      	nop
 8000986:	e002      	b.n	800098e <fsm_automatic+0x2c2>
		break;
 8000988:	bf00      	nop
 800098a:	e000      	b.n	800098e <fsm_automatic+0x2c2>
		break;
 800098c:	bf00      	nop
	}
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop

08000994 <fsm_manual_run>:
 */


#include"fsm_manual.h"

void fsm_manual_run(){
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
	switch(led_status){
 8000998:	4b77      	ldr	r3, [pc, #476]	; (8000b78 <fsm_manual_run+0x1e4>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b0e      	cmp	r3, #14
 800099e:	d046      	beq.n	8000a2e <fsm_manual_run+0x9a>
 80009a0:	2b0e      	cmp	r3, #14
 80009a2:	f300 80df 	bgt.w	8000b64 <fsm_manual_run+0x1d0>
 80009a6:	2b0c      	cmp	r3, #12
 80009a8:	d002      	beq.n	80009b0 <fsm_manual_run+0x1c>
 80009aa:	2b0d      	cmp	r3, #13
 80009ac:	d07c      	beq.n	8000aa8 <fsm_manual_run+0x114>
			g_val = timerRoad1;
			y_val = r_val-g_val;
		}
		break;
	default:
		break;
 80009ae:	e0d9      	b.n	8000b64 <fsm_manual_run+0x1d0>
		if (timer5_flag == 1){
 80009b0:	4b72      	ldr	r3, [pc, #456]	; (8000b7c <fsm_manual_run+0x1e8>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d104      	bne.n	80009c2 <fsm_manual_run+0x2e>
				toggleRed();
 80009b8:	f000 f94a 	bl	8000c50 <toggleRed>
				setTimer5(25);
 80009bc:	2019      	movs	r0, #25
 80009be:	f000 fe9b 	bl	80016f8 <setTimer5>
		if (isButtonPressed(1) == 1){
 80009c2:	2001      	movs	r0, #1
 80009c4:	f7ff fbc2 	bl	800014c <isButtonPressed>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d10e      	bne.n	80009ec <fsm_manual_run+0x58>
			timerRoad1++;
 80009ce:	4b6c      	ldr	r3, [pc, #432]	; (8000b80 <fsm_manual_run+0x1ec>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3301      	adds	r3, #1
 80009d4:	4a6a      	ldr	r2, [pc, #424]	; (8000b80 <fsm_manual_run+0x1ec>)
 80009d6:	6013      	str	r3, [r2, #0]
			if (timerRoad1++ >= 100) timerRoad1 = 2;
 80009d8:	4b69      	ldr	r3, [pc, #420]	; (8000b80 <fsm_manual_run+0x1ec>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	1c5a      	adds	r2, r3, #1
 80009de:	4968      	ldr	r1, [pc, #416]	; (8000b80 <fsm_manual_run+0x1ec>)
 80009e0:	600a      	str	r2, [r1, #0]
 80009e2:	2b63      	cmp	r3, #99	; 0x63
 80009e4:	dd02      	ble.n	80009ec <fsm_manual_run+0x58>
 80009e6:	4b66      	ldr	r3, [pc, #408]	; (8000b80 <fsm_manual_run+0x1ec>)
 80009e8:	2202      	movs	r2, #2
 80009ea:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 80009ec:	2000      	movs	r0, #0
 80009ee:	f7ff fbad 	bl	800014c <isButtonPressed>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d10e      	bne.n	8000a16 <fsm_manual_run+0x82>
			setTimer5(1);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f000 fe7d 	bl	80016f8 <setTimer5>
			led_status = YELLOW_MAN;
 80009fe:	4b5e      	ldr	r3, [pc, #376]	; (8000b78 <fsm_manual_run+0x1e4>)
 8000a00:	220e      	movs	r2, #14
 8000a02:	601a      	str	r2, [r3, #0]
			timerRoad1 = y_val;
 8000a04:	4b5f      	ldr	r3, [pc, #380]	; (8000b84 <fsm_manual_run+0x1f0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a5d      	ldr	r2, [pc, #372]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a0a:	6013      	str	r3, [r2, #0]
			timerRoad2 = 3;
 8000a0c:	4b5e      	ldr	r3, [pc, #376]	; (8000b88 <fsm_manual_run+0x1f4>)
 8000a0e:	2203      	movs	r2, #3
 8000a10:	601a      	str	r2, [r3, #0]
			resetButton();
 8000a12:	f7ff fc4b 	bl	80002ac <resetButton>
		if (isButtonPressed(2) == 1){
 8000a16:	2002      	movs	r0, #2
 8000a18:	f7ff fb98 	bl	800014c <isButtonPressed>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	f040 80a2 	bne.w	8000b68 <fsm_manual_run+0x1d4>
			r_val = timerRoad1;
 8000a24:	4b56      	ldr	r3, [pc, #344]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a58      	ldr	r2, [pc, #352]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000a2a:	6013      	str	r3, [r2, #0]
		break;
 8000a2c:	e09c      	b.n	8000b68 <fsm_manual_run+0x1d4>
		if (timer5_flag == 1){
 8000a2e:	4b53      	ldr	r3, [pc, #332]	; (8000b7c <fsm_manual_run+0x1e8>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d104      	bne.n	8000a40 <fsm_manual_run+0xac>
				toggleYellow();
 8000a36:	f000 f8ef 	bl	8000c18 <toggleYellow>
				setTimer5(25);
 8000a3a:	2019      	movs	r0, #25
 8000a3c:	f000 fe5c 	bl	80016f8 <setTimer5>
		if (isButtonPressed(1) == 1){
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff fb83 	bl	800014c <isButtonPressed>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d10d      	bne.n	8000a68 <fsm_manual_run+0xd4>
			timerRoad1++;
 8000a4c:	4b4c      	ldr	r3, [pc, #304]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	4a4b      	ldr	r2, [pc, #300]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a54:	6013      	str	r3, [r2, #0]
			if (timerRoad1 >= r_val) timerRoad1 = 1;
 8000a56:	4b4a      	ldr	r3, [pc, #296]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	4b4c      	ldr	r3, [pc, #304]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	db02      	blt.n	8000a68 <fsm_manual_run+0xd4>
 8000a62:	4b47      	ldr	r3, [pc, #284]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f7ff fb6f 	bl	800014c <isButtonPressed>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d10e      	bne.n	8000a92 <fsm_manual_run+0xfe>
			setTimer5(1);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f000 fe3f 	bl	80016f8 <setTimer5>
			led_status = GREEN_MAN;
 8000a7a:	4b3f      	ldr	r3, [pc, #252]	; (8000b78 <fsm_manual_run+0x1e4>)
 8000a7c:	220d      	movs	r2, #13
 8000a7e:	601a      	str	r2, [r3, #0]
			timerRoad1 = g_val;
 8000a80:	4b43      	ldr	r3, [pc, #268]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a3e      	ldr	r2, [pc, #248]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000a86:	6013      	str	r3, [r2, #0]
			timerRoad2 = 4;
 8000a88:	4b3f      	ldr	r3, [pc, #252]	; (8000b88 <fsm_manual_run+0x1f4>)
 8000a8a:	2204      	movs	r2, #4
 8000a8c:	601a      	str	r2, [r3, #0]
			resetButton();
 8000a8e:	f7ff fc0d 	bl	80002ac <resetButton>
		if (isButtonPressed(2) == 1){
 8000a92:	2002      	movs	r0, #2
 8000a94:	f7ff fb5a 	bl	800014c <isButtonPressed>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d166      	bne.n	8000b6c <fsm_manual_run+0x1d8>
			y_val=timerRoad1;
 8000a9e:	4b38      	ldr	r3, [pc, #224]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a38      	ldr	r2, [pc, #224]	; (8000b84 <fsm_manual_run+0x1f0>)
 8000aa4:	6013      	str	r3, [r2, #0]
		break;
 8000aa6:	e061      	b.n	8000b6c <fsm_manual_run+0x1d8>
		if (timer5_flag == 1){
 8000aa8:	4b34      	ldr	r3, [pc, #208]	; (8000b7c <fsm_manual_run+0x1e8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d104      	bne.n	8000aba <fsm_manual_run+0x126>
				toggleGreen();
 8000ab0:	f000 f8c0 	bl	8000c34 <toggleGreen>
				setTimer5(25);
 8000ab4:	2019      	movs	r0, #25
 8000ab6:	f000 fe1f 	bl	80016f8 <setTimer5>
		if (isButtonPressed(1) == 1){
 8000aba:	2001      	movs	r0, #1
 8000abc:	f7ff fb46 	bl	800014c <isButtonPressed>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d10d      	bne.n	8000ae2 <fsm_manual_run+0x14e>
			timerRoad1++;
 8000ac6:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	3301      	adds	r3, #1
 8000acc:	4a2c      	ldr	r2, [pc, #176]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000ace:	6013      	str	r3, [r2, #0]
			if (timerRoad1 >= r_val) timerRoad1 = 1;
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b2d      	ldr	r3, [pc, #180]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	db02      	blt.n	8000ae2 <fsm_manual_run+0x14e>
 8000adc:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff fb32 	bl	800014c <isButtonPressed>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d128      	bne.n	8000b40 <fsm_manual_run+0x1ac>
			led_status = RED_GREEN;
 8000aee:	4b22      	ldr	r3, [pc, #136]	; (8000b78 <fsm_manual_run+0x1e4>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	601a      	str	r2, [r3, #0]
			g_val = r_val-y_val;
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	4b22      	ldr	r3, [pc, #136]	; (8000b84 <fsm_manual_run+0x1f0>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	4a24      	ldr	r2, [pc, #144]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000b00:	6013      	str	r3, [r2, #0]
			timerRoad1 = r_val;
 8000b02:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a1e      	ldr	r2, [pc, #120]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000b08:	6013      	str	r3, [r2, #0]
			timerRoad2 = g_val;
 8000b0a:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <fsm_manual_run+0x1f4>)
 8000b10:	6013      	str	r3, [r2, #0]
			updateLedBuffer();
 8000b12:	f000 f841 	bl	8000b98 <updateLedBuffer>
			setTimer1(g_val*100);
 8000b16:	4b1e      	ldr	r3, [pc, #120]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2264      	movs	r2, #100	; 0x64
 8000b1c:	fb02 f303 	mul.w	r3, r2, r3
 8000b20:	4618      	mov	r0, r3
 8000b22:	f000 fd99 	bl	8001658 <setTimer1>
			setTimer2(100);
 8000b26:	2064      	movs	r0, #100	; 0x64
 8000b28:	f000 fdaa 	bl	8001680 <setTimer2>
			setTimer4(1);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 fdcf 	bl	80016d0 <setTimer4>
			index_led=0;
 8000b32:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <fsm_manual_run+0x200>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
			clearSignal();
 8000b38:	f7ff fbcc 	bl	80002d4 <clearSignal>
			resetButton();
 8000b3c:	f7ff fbb6 	bl	80002ac <resetButton>
		if (isButtonPressed(2) == 1){
 8000b40:	2002      	movs	r0, #2
 8000b42:	f7ff fb03 	bl	800014c <isButtonPressed>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d111      	bne.n	8000b70 <fsm_manual_run+0x1dc>
			g_val = timerRoad1;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <fsm_manual_run+0x1ec>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000b52:	6013      	str	r3, [r2, #0]
			y_val = r_val-g_val;
 8000b54:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <fsm_manual_run+0x1f8>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <fsm_manual_run+0x1fc>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	4a09      	ldr	r2, [pc, #36]	; (8000b84 <fsm_manual_run+0x1f0>)
 8000b60:	6013      	str	r3, [r2, #0]
		break;
 8000b62:	e005      	b.n	8000b70 <fsm_manual_run+0x1dc>
		break;
 8000b64:	bf00      	nop
 8000b66:	e004      	b.n	8000b72 <fsm_manual_run+0x1de>
		break;
 8000b68:	bf00      	nop
 8000b6a:	e002      	b.n	8000b72 <fsm_manual_run+0x1de>
		break;
 8000b6c:	bf00      	nop
 8000b6e:	e000      	b.n	8000b72 <fsm_manual_run+0x1de>
		break;
 8000b70:	bf00      	nop
	}
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000084 	.word	0x20000084
 8000b7c:	200001e0 	.word	0x200001e0
 8000b80:	2000009c 	.word	0x2000009c
 8000b84:	20000048 	.word	0x20000048
 8000b88:	200000a0 	.word	0x200000a0
 8000b8c:	20000044 	.word	0x20000044
 8000b90:	2000004c 	.word	0x2000004c
 8000b94:	20000098 	.word	0x20000098

08000b98 <updateLedBuffer>:
//int g_inc=0;
//int y_inc=0;

//int toogleFlag = 0;

void updateLedBuffer(){
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
	led_buffer[0] = timerRoad1 / 10;
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <updateLedBuffer+0x70>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a1a      	ldr	r2, [pc, #104]	; (8000c0c <updateLedBuffer+0x74>)
 8000ba2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba6:	1092      	asrs	r2, r2, #2
 8000ba8:	17db      	asrs	r3, r3, #31
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	4a18      	ldr	r2, [pc, #96]	; (8000c10 <updateLedBuffer+0x78>)
 8000bae:	6013      	str	r3, [r2, #0]
	led_buffer[1] = timerRoad1 % 10;
 8000bb0:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <updateLedBuffer+0x70>)
 8000bb2:	6819      	ldr	r1, [r3, #0]
 8000bb4:	4b15      	ldr	r3, [pc, #84]	; (8000c0c <updateLedBuffer+0x74>)
 8000bb6:	fb83 2301 	smull	r2, r3, r3, r1
 8000bba:	109a      	asrs	r2, r3, #2
 8000bbc:	17cb      	asrs	r3, r1, #31
 8000bbe:	1ad2      	subs	r2, r2, r3
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	4413      	add	r3, r2
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	1aca      	subs	r2, r1, r3
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <updateLedBuffer+0x78>)
 8000bcc:	605a      	str	r2, [r3, #4]
	led_buffer[2] = timerRoad2 / 10;
 8000bce:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <updateLedBuffer+0x7c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a0e      	ldr	r2, [pc, #56]	; (8000c0c <updateLedBuffer+0x74>)
 8000bd4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bd8:	1092      	asrs	r2, r2, #2
 8000bda:	17db      	asrs	r3, r3, #31
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	4a0c      	ldr	r2, [pc, #48]	; (8000c10 <updateLedBuffer+0x78>)
 8000be0:	6093      	str	r3, [r2, #8]
	led_buffer[3] = timerRoad2 % 10;
 8000be2:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <updateLedBuffer+0x7c>)
 8000be4:	6819      	ldr	r1, [r3, #0]
 8000be6:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <updateLedBuffer+0x74>)
 8000be8:	fb83 2301 	smull	r2, r3, r3, r1
 8000bec:	109a      	asrs	r2, r3, #2
 8000bee:	17cb      	asrs	r3, r1, #31
 8000bf0:	1ad2      	subs	r2, r2, r3
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	4413      	add	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	1aca      	subs	r2, r1, r3
 8000bfc:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <updateLedBuffer+0x78>)
 8000bfe:	60da      	str	r2, [r3, #12]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	2000009c 	.word	0x2000009c
 8000c0c:	66666667 	.word	0x66666667
 8000c10:	20000088 	.word	0x20000088
 8000c14:	200000a0 	.word	0x200000a0

08000c18 <toggleYellow>:
 */


#include "led.h"

void toggleYellow(){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8000c1c:	2110      	movs	r1, #16
 8000c1e:	4804      	ldr	r0, [pc, #16]	; (8000c30 <toggleYellow+0x18>)
 8000c20:	f001 f9cb 	bl	8001fba <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 8000c24:	2180      	movs	r1, #128	; 0x80
 8000c26:	4802      	ldr	r0, [pc, #8]	; (8000c30 <toggleYellow+0x18>)
 8000c28:	f001 f9c7 	bl	8001fba <HAL_GPIO_TogglePin>
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40010800 	.word	0x40010800

08000c34 <toggleGreen>:
void toggleGreen(){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8000c38:	2108      	movs	r1, #8
 8000c3a:	4804      	ldr	r0, [pc, #16]	; (8000c4c <toggleGreen+0x18>)
 8000c3c:	f001 f9bd 	bl	8001fba <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8000c40:	2140      	movs	r1, #64	; 0x40
 8000c42:	4802      	ldr	r0, [pc, #8]	; (8000c4c <toggleGreen+0x18>)
 8000c44:	f001 f9b9 	bl	8001fba <HAL_GPIO_TogglePin>
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40010800 	.word	0x40010800

08000c50 <toggleRed>:
void toggleRed(){
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8000c54:	2104      	movs	r1, #4
 8000c56:	4804      	ldr	r0, [pc, #16]	; (8000c68 <toggleRed+0x18>)
 8000c58:	f001 f9af 	bl	8001fba <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8000c5c:	2120      	movs	r1, #32
 8000c5e:	4802      	ldr	r0, [pc, #8]	; (8000c68 <toggleRed+0x18>)
 8000c60:	f001 f9ab 	bl	8001fba <HAL_GPIO_TogglePin>
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40010800 	.word	0x40010800

08000c6c <onRED1>:

void onRED1(){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2104      	movs	r1, #4
 8000c74:	4807      	ldr	r0, [pc, #28]	; (8000c94 <onRED1+0x28>)
 8000c76:	f001 f988 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	4805      	ldr	r0, [pc, #20]	; (8000c94 <onRED1+0x28>)
 8000c80:	f001 f983 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	2110      	movs	r1, #16
 8000c88:	4802      	ldr	r0, [pc, #8]	; (8000c94 <onRED1+0x28>)
 8000c8a:	f001 f97e 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40010800 	.word	0x40010800

08000c98 <onYELLOW1>:
void onYELLOW1(){
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2104      	movs	r1, #4
 8000ca0:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <onYELLOW1+0x28>)
 8000ca2:	f001 f972 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2108      	movs	r1, #8
 8000caa:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <onYELLOW1+0x28>)
 8000cac:	f001 f96d 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2110      	movs	r1, #16
 8000cb4:	4802      	ldr	r0, [pc, #8]	; (8000cc0 <onYELLOW1+0x28>)
 8000cb6:	f001 f968 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40010800 	.word	0x40010800

08000cc4 <onGREEN1>:
void onGREEN1(){
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000cc8:	2201      	movs	r2, #1
 8000cca:	2104      	movs	r1, #4
 8000ccc:	4807      	ldr	r0, [pc, #28]	; (8000cec <onGREEN1+0x28>)
 8000cce:	f001 f95c 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2108      	movs	r1, #8
 8000cd6:	4805      	ldr	r0, [pc, #20]	; (8000cec <onGREEN1+0x28>)
 8000cd8:	f001 f957 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2110      	movs	r1, #16
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <onGREEN1+0x28>)
 8000ce2:	f001 f952 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40010800 	.word	0x40010800

08000cf0 <onRED2>:

void onRED2(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2120      	movs	r1, #32
 8000cf8:	4807      	ldr	r0, [pc, #28]	; (8000d18 <onRED2+0x28>)
 8000cfa:	f001 f946 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2140      	movs	r1, #64	; 0x40
 8000d02:	4805      	ldr	r0, [pc, #20]	; (8000d18 <onRED2+0x28>)
 8000d04:	f001 f941 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	2180      	movs	r1, #128	; 0x80
 8000d0c:	4802      	ldr	r0, [pc, #8]	; (8000d18 <onRED2+0x28>)
 8000d0e:	f001 f93c 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40010800 	.word	0x40010800

08000d1c <onYELLOW2>:
void onYELLOW2(){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000d20:	2201      	movs	r2, #1
 8000d22:	2120      	movs	r1, #32
 8000d24:	4807      	ldr	r0, [pc, #28]	; (8000d44 <onYELLOW2+0x28>)
 8000d26:	f001 f930 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2140      	movs	r1, #64	; 0x40
 8000d2e:	4805      	ldr	r0, [pc, #20]	; (8000d44 <onYELLOW2+0x28>)
 8000d30:	f001 f92b 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2180      	movs	r1, #128	; 0x80
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <onYELLOW2+0x28>)
 8000d3a:	f001 f926 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40010800 	.word	0x40010800

08000d48 <onGREEN2>:
void onGREEN2(){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	2120      	movs	r1, #32
 8000d50:	4807      	ldr	r0, [pc, #28]	; (8000d70 <onGREEN2+0x28>)
 8000d52:	f001 f91a 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2140      	movs	r1, #64	; 0x40
 8000d5a:	4805      	ldr	r0, [pc, #20]	; (8000d70 <onGREEN2+0x28>)
 8000d5c:	f001 f915 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2180      	movs	r1, #128	; 0x80
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <onGREEN2+0x28>)
 8000d66:	f001 f910 	bl	8001f8a <HAL_GPIO_WritePin>
};
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40010800 	.word	0x40010800

08000d74 <offALL>:

void offALL(){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	480e      	ldr	r0, [pc, #56]	; (8000db8 <offALL+0x44>)
 8000d7e:	f001 f904 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000d82:	2201      	movs	r2, #1
 8000d84:	2108      	movs	r1, #8
 8000d86:	480c      	ldr	r0, [pc, #48]	; (8000db8 <offALL+0x44>)
 8000d88:	f001 f8ff 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2110      	movs	r1, #16
 8000d90:	4809      	ldr	r0, [pc, #36]	; (8000db8 <offALL+0x44>)
 8000d92:	f001 f8fa 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	2120      	movs	r1, #32
 8000d9a:	4807      	ldr	r0, [pc, #28]	; (8000db8 <offALL+0x44>)
 8000d9c:	f001 f8f5 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	2140      	movs	r1, #64	; 0x40
 8000da4:	4804      	ldr	r0, [pc, #16]	; (8000db8 <offALL+0x44>)
 8000da6:	f001 f8f0 	bl	8001f8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2180      	movs	r1, #128	; 0x80
 8000dae:	4802      	ldr	r0, [pc, #8]	; (8000db8 <offALL+0x44>)
 8000db0:	f001 f8eb 	bl	8001f8a <HAL_GPIO_WritePin>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40010800 	.word	0x40010800

08000dbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc0:	f000 fde0 	bl	8001984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc4:	f000 f852 	bl	8000e6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc8:	f000 f8d8 	bl	8000f7c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000dcc:	f000 f88a 	bl	8000ee4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000dd0:	481b      	ldr	r0, [pc, #108]	; (8000e40 <main+0x84>)
 8000dd2:	f001 fd39 	bl	8002848 <HAL_TIM_Base_Start_IT>
  setTimer3(1);
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	f000 fc66 	bl	80016a8 <setTimer3>
  setTimer4(1);
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f000 fc77 	bl	80016d0 <setTimer4>
  setTimer5(25);
 8000de2:	2019      	movs	r0, #25
 8000de4:	f000 fc88 	bl	80016f8 <setTimer5>
  timerRoad1 = r_val;
 8000de8:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <main+0x88>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a16      	ldr	r2, [pc, #88]	; (8000e48 <main+0x8c>)
 8000dee:	6013      	str	r3, [r2, #0]
  timerRoad2 = g_val;
 8000df0:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <main+0x90>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a16      	ldr	r2, [pc, #88]	; (8000e50 <main+0x94>)
 8000df6:	6013      	str	r3, [r2, #0]
//  r_inc=r_val;
//  g_inc=g_val;
//  y_inc=y_val;
  /* USER CODE END 2 */
  SCH_Init();
 8000df8:	f000 f936 	bl	8001068 <SCH_Init>
  SCH_Add_Task(timerRun, 0, 1);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4814      	ldr	r0, [pc, #80]	; (8000e54 <main+0x98>)
 8000e02:	f000 f99f 	bl	8001144 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 1);
 8000e06:	2201      	movs	r2, #1
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4813      	ldr	r0, [pc, #76]	; (8000e58 <main+0x9c>)
 8000e0c:	f000 f99a 	bl	8001144 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2100      	movs	r1, #0
 8000e14:	4811      	ldr	r0, [pc, #68]	; (8000e5c <main+0xa0>)
 8000e16:	f000 f995 	bl	8001144 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic, 0, 1);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4810      	ldr	r0, [pc, #64]	; (8000e60 <main+0xa4>)
 8000e20:	f000 f990 	bl	8001144 <SCH_Add_Task>
  SCH_Add_Task(updateLedBuffer,1,10);
 8000e24:	220a      	movs	r2, #10
 8000e26:	2101      	movs	r1, #1
 8000e28:	480e      	ldr	r0, [pc, #56]	; (8000e64 <main+0xa8>)
 8000e2a:	f000 f98b 	bl	8001144 <SCH_Add_Task>
  SCH_Add_Task(displaySignal, 1, 25);
 8000e2e:	2219      	movs	r2, #25
 8000e30:	2101      	movs	r1, #1
 8000e32:	480d      	ldr	r0, [pc, #52]	; (8000e68 <main+0xac>)
 8000e34:	f000 f986 	bl	8001144 <SCH_Add_Task>
//		  displaySignal(index_led++);
//		  if (index_led >= 4) index_led=0;
//	  }
//	  fsm_automatic();
//	  fsm_manual_run();
	  SCH_Dispatch_Tasks();
 8000e38:	f000 fbce 	bl	80015d8 <SCH_Dispatch_Tasks>
  {
 8000e3c:	e7fc      	b.n	8000e38 <main+0x7c>
 8000e3e:	bf00      	nop
 8000e40:	200000a4 	.word	0x200000a4
 8000e44:	20000044 	.word	0x20000044
 8000e48:	2000009c 	.word	0x2000009c
 8000e4c:	2000004c 	.word	0x2000004c
 8000e50:	200000a0 	.word	0x200000a0
 8000e54:	08001721 	.word	0x08001721
 8000e58:	080001a1 	.word	0x080001a1
 8000e5c:	08000995 	.word	0x08000995
 8000e60:	080006cd 	.word	0x080006cd
 8000e64:	08000b99 	.word	0x08000b99
 8000e68:	08000631 	.word	0x08000631

08000e6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b090      	sub	sp, #64	; 0x40
 8000e70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e72:	f107 0318 	add.w	r3, r7, #24
 8000e76:	2228      	movs	r2, #40	; 0x28
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f002 f87c 	bl	8002f78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e92:	2301      	movs	r3, #1
 8000e94:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e96:	2310      	movs	r3, #16
 8000e98:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 0318 	add.w	r3, r7, #24
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 f8a2 	bl	8001fec <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000eae:	f000 f8d5 	bl	800105c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fb10 	bl	80024f0 <HAL_RCC_ClockConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ed6:	f000 f8c1 	bl	800105c <Error_Handler>
  }
}
 8000eda:	bf00      	nop
 8000edc:	3740      	adds	r7, #64	; 0x40
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	463b      	mov	r3, r7
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f00:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f08:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f0a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f16:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f18:	2209      	movs	r2, #9
 8000f1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f22:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f28:	4813      	ldr	r0, [pc, #76]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f2a:	f001 fc3d 	bl	80027a8 <HAL_TIM_Base_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f34:	f000 f892 	bl	800105c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f3e:	f107 0308 	add.w	r3, r7, #8
 8000f42:	4619      	mov	r1, r3
 8000f44:	480c      	ldr	r0, [pc, #48]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f46:	f001 fdd3 	bl	8002af0 <HAL_TIM_ConfigClockSource>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f50:	f000 f884 	bl	800105c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f54:	2300      	movs	r3, #0
 8000f56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4805      	ldr	r0, [pc, #20]	; (8000f78 <MX_TIM2_Init+0x94>)
 8000f62:	f001 ff9f 	bl	8002ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f6c:	f000 f876 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	200000a4 	.word	0x200000a4

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f90:	4b2a      	ldr	r3, [pc, #168]	; (800103c <MX_GPIO_Init+0xc0>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	4a29      	ldr	r2, [pc, #164]	; (800103c <MX_GPIO_Init+0xc0>)
 8000f96:	f043 0304 	orr.w	r3, r3, #4
 8000f9a:	6193      	str	r3, [r2, #24]
 8000f9c:	4b27      	ldr	r3, [pc, #156]	; (800103c <MX_GPIO_Init+0xc0>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	f003 0304 	and.w	r3, r3, #4
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa8:	4b24      	ldr	r3, [pc, #144]	; (800103c <MX_GPIO_Init+0xc0>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a23      	ldr	r2, [pc, #140]	; (800103c <MX_GPIO_Init+0xc0>)
 8000fae:	f043 0308 	orr.w	r3, r3, #8
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b21      	ldr	r3, [pc, #132]	; (800103c <MX_GPIO_Init+0xc0>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0308 	and.w	r3, r3, #8
 8000fbc:	603b      	str	r3, [r7, #0]
 8000fbe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|GREEN1_Pin|YELLOW1_Pin|GREEN2_Pin
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f640 71dc 	movw	r1, #4060	; 0xfdc
 8000fc6:	481e      	ldr	r0, [pc, #120]	; (8001040 <MX_GPIO_Init+0xc4>)
 8000fc8:	f000 ffdf 	bl	8001f8a <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|EN0_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2120      	movs	r1, #32
 8000fd0:	481b      	ldr	r0, [pc, #108]	; (8001040 <MX_GPIO_Init+0xc4>)
 8000fd2:	f000 ffda 	bl	8001f8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	217f      	movs	r1, #127	; 0x7f
 8000fda:	481a      	ldr	r0, [pc, #104]	; (8001044 <MX_GPIO_Init+0xc8>)
 8000fdc:	f000 ffd5 	bl	8001f8a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin RED2_Pin
                           GREEN2_Pin YELLOW2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 8000fe0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000fe4:	60bb      	str	r3, [r7, #8]
                          |GREEN2_Pin|YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f107 0308 	add.w	r3, r7, #8
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4811      	ldr	r0, [pc, #68]	; (8001040 <MX_GPIO_Init+0xc4>)
 8000ffa:	f000 fe33 	bl	8001c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000ffe:	237f      	movs	r3, #127	; 0x7f
 8001000:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2302      	movs	r3, #2
 800100c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0308 	add.w	r3, r7, #8
 8001012:	4619      	mov	r1, r3
 8001014:	480b      	ldr	r0, [pc, #44]	; (8001044 <MX_GPIO_Init+0xc8>)
 8001016:	f000 fe25 	bl	8001c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_MODE_Pin INC_Pin SET_VAL_Pin */
  GPIO_InitStruct.Pin = SET_MODE_Pin|INC_Pin|SET_VAL_Pin;
 800101a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800101e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001024:	2301      	movs	r3, #1
 8001026:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	4619      	mov	r1, r3
 800102e:	4805      	ldr	r0, [pc, #20]	; (8001044 <MX_GPIO_Init+0xc8>)
 8001030:	f000 fe18 	bl	8001c64 <HAL_GPIO_Init>

}
 8001034:	bf00      	nop
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40021000 	.word	0x40021000
 8001040:	40010800 	.word	0x40010800
 8001044:	40010c00 	.word	0x40010c00

08001048 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
//	timerRun();
//	getKeyInput();
	SCH_Update();
 8001050:	f000 f850 	bl	80010f4 <SCH_Update>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001060:	b672      	cpsid	i
}
 8001062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001064:	e7fe      	b.n	8001064 <Error_Handler+0x8>
	...

08001068 <SCH_Init>:

static sTask SCH_tasks_G[SCH_MAX_TASKS];
static uint32_t newTaskID = 0;
static uint32_t count_SCH_Update = 0;

void SCH_Init(void){
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
    for (int i=0; i<SCH_MAX_TASKS; i++){
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	e034      	b.n	80010de <SCH_Init+0x76>
        SCH_tasks_G[i].pTask = 0;
 8001074:	491e      	ldr	r1, [pc, #120]	; (80010f0 <SCH_Init+0x88>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	4613      	mov	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	440b      	add	r3, r1
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 8001086:	491a      	ldr	r1, [pc, #104]	; (80010f0 <SCH_Init+0x88>)
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	4613      	mov	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	440b      	add	r3, r1
 8001094:	3304      	adds	r3, #4
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 800109a:	4915      	ldr	r1, [pc, #84]	; (80010f0 <SCH_Init+0x88>)
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4613      	mov	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	440b      	add	r3, r1
 80010a8:	3308      	adds	r3, #8
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 80010ae:	4910      	ldr	r1, [pc, #64]	; (80010f0 <SCH_Init+0x88>)
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	4613      	mov	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	440b      	add	r3, r1
 80010bc:	330c      	adds	r3, #12
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]

        SCH_tasks_G[i].TaskID = -1;
 80010c2:	490b      	ldr	r1, [pc, #44]	; (80010f0 <SCH_Init+0x88>)
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	4613      	mov	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	440b      	add	r3, r1
 80010d0:	3310      	adds	r3, #16
 80010d2:	f04f 32ff 	mov.w	r2, #4294967295
 80010d6:	601a      	str	r2, [r3, #0]
    for (int i=0; i<SCH_MAX_TASKS; i++){
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3301      	adds	r3, #1
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b09      	cmp	r3, #9
 80010e2:	ddc7      	ble.n	8001074 <SCH_Init+0xc>
    }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	200000ec 	.word	0x200000ec

080010f4 <SCH_Update>:

void SCH_Update(void) {
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
	count_SCH_Update++;
 80010f8:	4b10      	ldr	r3, [pc, #64]	; (800113c <SCH_Update+0x48>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3301      	adds	r3, #1
 80010fe:	4a0f      	ldr	r2, [pc, #60]	; (800113c <SCH_Update+0x48>)
 8001100:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0) {
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <SCH_Update+0x4c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d013      	beq.n	8001132 <SCH_Update+0x3e>
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <SCH_Update+0x4c>)
 800110c:	7b1b      	ldrb	r3, [r3, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10f      	bne.n	8001132 <SCH_Update+0x3e>
		if(SCH_tasks_G[0].Delay > 0){
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <SCH_Update+0x4c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d004      	beq.n	8001124 <SCH_Update+0x30>
			SCH_tasks_G[0].Delay -= 1;
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <SCH_Update+0x4c>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	3b01      	subs	r3, #1
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <SCH_Update+0x4c>)
 8001122:	6053      	str	r3, [r2, #4]
		}
		if (SCH_tasks_G[0].Delay == 0) {
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <SCH_Update+0x4c>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <SCH_Update+0x3e>
			SCH_tasks_G[0].RunMe = 1;
 800112c:	4b04      	ldr	r3, [pc, #16]	; (8001140 <SCH_Update+0x4c>)
 800112e:	2201      	movs	r2, #1
 8001130:	731a      	strb	r2, [r3, #12]
		}
	}
}
 8001132:	bf00      	nop
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200001b8 	.word	0x200001b8
 8001140:	200000ec 	.word	0x200000ec

08001144 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b089      	sub	sp, #36	; 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
	uint8_t newTaskIndex = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	77fb      	strb	r3, [r7, #31]
	uint32_t sumDelay = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
	uint32_t newDelay = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]

	for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 800115c:	2300      	movs	r3, #0
 800115e:	77fb      	strb	r3, [r7, #31]
 8001160:	e133      	b.n	80013ca <SCH_Add_Task+0x286>
		sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 8001162:	7ffa      	ldrb	r2, [r7, #31]
 8001164:	49a1      	ldr	r1, [pc, #644]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001166:	4613      	mov	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	440b      	add	r3, r1
 8001170:	3304      	adds	r3, #4
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4413      	add	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
		if (sumDelay > DELAY) {
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	429a      	cmp	r2, r3
 8001180:	f240 80c1 	bls.w	8001306 <SCH_Add_Task+0x1c2>
			newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 8001184:	7ffa      	ldrb	r2, [r7, #31]
 8001186:	4999      	ldr	r1, [pc, #612]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	440b      	add	r3, r1
 8001192:	3304      	adds	r3, #4
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	68ba      	ldr	r2, [r7, #8]
 800119c:	4413      	add	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
			SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 80011a0:	7ffa      	ldrb	r2, [r7, #31]
 80011a2:	69b9      	ldr	r1, [r7, #24]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1ac9      	subs	r1, r1, r3
 80011a8:	4890      	ldr	r0, [pc, #576]	; (80013ec <SCH_Add_Task+0x2a8>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4403      	add	r3, r0
 80011b4:	3304      	adds	r3, #4
 80011b6:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 80011b8:	2309      	movs	r3, #9
 80011ba:	75fb      	strb	r3, [r7, #23]
 80011bc:	e04c      	b.n	8001258 <SCH_Add_Task+0x114>
				SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 80011be:	7dfb      	ldrb	r3, [r7, #23]
 80011c0:	1e59      	subs	r1, r3, #1
 80011c2:	7dfa      	ldrb	r2, [r7, #23]
 80011c4:	4889      	ldr	r0, [pc, #548]	; (80013ec <SCH_Add_Task+0x2a8>)
 80011c6:	460b      	mov	r3, r1
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	440b      	add	r3, r1
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4403      	add	r3, r0
 80011d0:	6819      	ldr	r1, [r3, #0]
 80011d2:	4886      	ldr	r0, [pc, #536]	; (80013ec <SCH_Add_Task+0x2a8>)
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4403      	add	r3, r0
 80011de:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 80011e0:	7dfb      	ldrb	r3, [r7, #23]
 80011e2:	1e59      	subs	r1, r3, #1
 80011e4:	7dfa      	ldrb	r2, [r7, #23]
 80011e6:	4881      	ldr	r0, [pc, #516]	; (80013ec <SCH_Add_Task+0x2a8>)
 80011e8:	460b      	mov	r3, r1
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	440b      	add	r3, r1
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	4403      	add	r3, r0
 80011f2:	3308      	adds	r3, #8
 80011f4:	6819      	ldr	r1, [r3, #0]
 80011f6:	487d      	ldr	r0, [pc, #500]	; (80013ec <SCH_Add_Task+0x2a8>)
 80011f8:	4613      	mov	r3, r2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4403      	add	r3, r0
 8001202:	3308      	adds	r3, #8
 8001204:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	1e59      	subs	r1, r3, #1
 800120a:	7dfa      	ldrb	r2, [r7, #23]
 800120c:	4877      	ldr	r0, [pc, #476]	; (80013ec <SCH_Add_Task+0x2a8>)
 800120e:	460b      	mov	r3, r1
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	440b      	add	r3, r1
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4403      	add	r3, r0
 8001218:	3304      	adds	r3, #4
 800121a:	6819      	ldr	r1, [r3, #0]
 800121c:	4873      	ldr	r0, [pc, #460]	; (80013ec <SCH_Add_Task+0x2a8>)
 800121e:	4613      	mov	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4403      	add	r3, r0
 8001228:	3304      	adds	r3, #4
 800122a:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	1e59      	subs	r1, r3, #1
 8001230:	7dfa      	ldrb	r2, [r7, #23]
 8001232:	486e      	ldr	r0, [pc, #440]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001234:	460b      	mov	r3, r1
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	440b      	add	r3, r1
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4403      	add	r3, r0
 800123e:	3310      	adds	r3, #16
 8001240:	6819      	ldr	r1, [r3, #0]
 8001242:	486a      	ldr	r0, [pc, #424]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4403      	add	r3, r0
 800124e:	3310      	adds	r3, #16
 8001250:	6019      	str	r1, [r3, #0]
			for(uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i --){
 8001252:	7dfb      	ldrb	r3, [r7, #23]
 8001254:	3b01      	subs	r3, #1
 8001256:	75fb      	strb	r3, [r7, #23]
 8001258:	7dfa      	ldrb	r2, [r7, #23]
 800125a:	7ffb      	ldrb	r3, [r7, #31]
 800125c:	429a      	cmp	r2, r3
 800125e:	d8ae      	bhi.n	80011be <SCH_Add_Task+0x7a>
			}
			SCH_tasks_G[newTaskIndex].pTask = pFunction;
 8001260:	7ffa      	ldrb	r2, [r7, #31]
 8001262:	4962      	ldr	r1, [pc, #392]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001264:	4613      	mov	r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4413      	add	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Delay = newDelay;
 8001272:	7ffa      	ldrb	r2, [r7, #31]
 8001274:	495d      	ldr	r1, [pc, #372]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	3304      	adds	r3, #4
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001286:	7ffa      	ldrb	r2, [r7, #31]
 8001288:	4958      	ldr	r1, [pc, #352]	; (80013ec <SCH_Add_Task+0x2a8>)
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	440b      	add	r3, r1
 8001294:	3308      	adds	r3, #8
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	601a      	str	r2, [r3, #0]
			if (SCH_tasks_G[newTaskIndex].Delay == 0) {
 800129a:	7ffa      	ldrb	r2, [r7, #31]
 800129c:	4953      	ldr	r1, [pc, #332]	; (80013ec <SCH_Add_Task+0x2a8>)
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	440b      	add	r3, r1
 80012a8:	3304      	adds	r3, #4
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d10a      	bne.n	80012c6 <SCH_Add_Task+0x182>
				SCH_tasks_G[newTaskIndex].RunMe = 1;
 80012b0:	7ffa      	ldrb	r2, [r7, #31]
 80012b2:	494e      	ldr	r1, [pc, #312]	; (80013ec <SCH_Add_Task+0x2a8>)
 80012b4:	4613      	mov	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	440b      	add	r3, r1
 80012be:	330c      	adds	r3, #12
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	e009      	b.n	80012da <SCH_Add_Task+0x196>
			} else {
				SCH_tasks_G[newTaskIndex].RunMe = 0;
 80012c6:	7ffa      	ldrb	r2, [r7, #31]
 80012c8:	4948      	ldr	r1, [pc, #288]	; (80013ec <SCH_Add_Task+0x2a8>)
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	330c      	adds	r3, #12
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
			}
			SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80012da:	7ffc      	ldrb	r4, [r7, #31]
 80012dc:	f000 f9a4 	bl	8001628 <Get_New_Task_ID>
 80012e0:	4602      	mov	r2, r0
 80012e2:	4942      	ldr	r1, [pc, #264]	; (80013ec <SCH_Add_Task+0x2a8>)
 80012e4:	4623      	mov	r3, r4
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	4423      	add	r3, r4
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	440b      	add	r3, r1
 80012ee:	3310      	adds	r3, #16
 80012f0:	601a      	str	r2, [r3, #0]
			return SCH_tasks_G[newTaskIndex].TaskID;
 80012f2:	7ffa      	ldrb	r2, [r7, #31]
 80012f4:	493d      	ldr	r1, [pc, #244]	; (80013ec <SCH_Add_Task+0x2a8>)
 80012f6:	4613      	mov	r3, r2
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	4413      	add	r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	440b      	add	r3, r1
 8001300:	3310      	adds	r3, #16
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	e06e      	b.n	80013e4 <SCH_Add_Task+0x2a0>
		} else {
			if(SCH_tasks_G[newTaskIndex].pTask == 0x0000){
 8001306:	7ffa      	ldrb	r2, [r7, #31]
 8001308:	4938      	ldr	r1, [pc, #224]	; (80013ec <SCH_Add_Task+0x2a8>)
 800130a:	4613      	mov	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4413      	add	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	440b      	add	r3, r1
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d154      	bne.n	80013c4 <SCH_Add_Task+0x280>
				SCH_tasks_G[newTaskIndex].pTask = pFunction;
 800131a:	7ffa      	ldrb	r2, [r7, #31]
 800131c:	4933      	ldr	r1, [pc, #204]	; (80013ec <SCH_Add_Task+0x2a8>)
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	440b      	add	r3, r1
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 800132c:	7ffa      	ldrb	r2, [r7, #31]
 800132e:	68b9      	ldr	r1, [r7, #8]
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	1ac9      	subs	r1, r1, r3
 8001334:	482d      	ldr	r0, [pc, #180]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001336:	4613      	mov	r3, r2
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4403      	add	r3, r0
 8001340:	3304      	adds	r3, #4
 8001342:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001344:	7ffa      	ldrb	r2, [r7, #31]
 8001346:	4929      	ldr	r1, [pc, #164]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	440b      	add	r3, r1
 8001352:	3308      	adds	r3, #8
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	601a      	str	r2, [r3, #0]
				if(SCH_tasks_G[newTaskIndex].Delay == 0){
 8001358:	7ffa      	ldrb	r2, [r7, #31]
 800135a:	4924      	ldr	r1, [pc, #144]	; (80013ec <SCH_Add_Task+0x2a8>)
 800135c:	4613      	mov	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	4413      	add	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	3304      	adds	r3, #4
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10a      	bne.n	8001384 <SCH_Add_Task+0x240>
					SCH_tasks_G[newTaskIndex].RunMe = 1;
 800136e:	7ffa      	ldrb	r2, [r7, #31]
 8001370:	491e      	ldr	r1, [pc, #120]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001372:	4613      	mov	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	440b      	add	r3, r1
 800137c:	330c      	adds	r3, #12
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
 8001382:	e009      	b.n	8001398 <SCH_Add_Task+0x254>
				} else {
					SCH_tasks_G[newTaskIndex].RunMe = 0;
 8001384:	7ffa      	ldrb	r2, [r7, #31]
 8001386:	4919      	ldr	r1, [pc, #100]	; (80013ec <SCH_Add_Task+0x2a8>)
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	330c      	adds	r3, #12
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
				}
				SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 8001398:	7ffc      	ldrb	r4, [r7, #31]
 800139a:	f000 f945 	bl	8001628 <Get_New_Task_ID>
 800139e:	4602      	mov	r2, r0
 80013a0:	4912      	ldr	r1, [pc, #72]	; (80013ec <SCH_Add_Task+0x2a8>)
 80013a2:	4623      	mov	r3, r4
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4423      	add	r3, r4
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	440b      	add	r3, r1
 80013ac:	3310      	adds	r3, #16
 80013ae:	601a      	str	r2, [r3, #0]
				return SCH_tasks_G[newTaskIndex].TaskID;
 80013b0:	7ffa      	ldrb	r2, [r7, #31]
 80013b2:	490e      	ldr	r1, [pc, #56]	; (80013ec <SCH_Add_Task+0x2a8>)
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	3310      	adds	r3, #16
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	e00f      	b.n	80013e4 <SCH_Add_Task+0x2a0>
	for (newTaskIndex = 0; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++) {
 80013c4:	7ffb      	ldrb	r3, [r7, #31]
 80013c6:	3301      	adds	r3, #1
 80013c8:	77fb      	strb	r3, [r7, #31]
 80013ca:	7ffb      	ldrb	r3, [r7, #31]
 80013cc:	2b09      	cmp	r3, #9
 80013ce:	f67f aec8 	bls.w	8001162 <SCH_Add_Task+0x1e>
			}
		}
	}
	return SCH_tasks_G[newTaskIndex].TaskID;
 80013d2:	7ffa      	ldrb	r2, [r7, #31]
 80013d4:	4905      	ldr	r1, [pc, #20]	; (80013ec <SCH_Add_Task+0x2a8>)
 80013d6:	4613      	mov	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	440b      	add	r3, r1
 80013e0:	3310      	adds	r3, #16
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3724      	adds	r7, #36	; 0x24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd90      	pop	{r4, r7, pc}
 80013ec:	200000ec 	.word	0x200000ec

080013f0 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t taskID){
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	uint8_t Return_code  = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	737b      	strb	r3, [r7, #13]
	uint8_t taskIndex;
	uint8_t j;
	if(taskID != NO_TASK_ID){
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80e2 	beq.w	80015c8 <SCH_Delete_Task+0x1d8>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
 8001408:	e0da      	b.n	80015c0 <SCH_Delete_Task+0x1d0>
			if(SCH_tasks_G[taskIndex].TaskID == taskID){
 800140a:	7bfa      	ldrb	r2, [r7, #15]
 800140c:	4971      	ldr	r1, [pc, #452]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	440b      	add	r3, r1
 8001418:	3310      	adds	r3, #16
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	429a      	cmp	r2, r3
 8001420:	f040 80cb 	bne.w	80015ba <SCH_Delete_Task+0x1ca>
				Return_code = 1;
 8001424:	2301      	movs	r3, #1
 8001426:	737b      	strb	r3, [r7, #13]
				if(taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1){
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d02b      	beq.n	8001486 <SCH_Delete_Task+0x96>
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	2b08      	cmp	r3, #8
 8001432:	d828      	bhi.n	8001486 <SCH_Delete_Task+0x96>
					if(SCH_tasks_G[taskIndex+1].pTask != 0x0000){
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	4966      	ldr	r1, [pc, #408]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	440b      	add	r3, r1
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d01d      	beq.n	8001486 <SCH_Delete_Task+0x96>
						SCH_tasks_G[taskIndex+1].Delay += SCH_tasks_G[taskIndex].Delay;
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	4961      	ldr	r1, [pc, #388]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	440b      	add	r3, r1
 800145a:	3304      	adds	r3, #4
 800145c:	6819      	ldr	r1, [r3, #0]
 800145e:	7bfa      	ldrb	r2, [r7, #15]
 8001460:	485c      	ldr	r0, [pc, #368]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001462:	4613      	mov	r3, r2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	4413      	add	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4403      	add	r3, r0
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	7bfa      	ldrb	r2, [r7, #15]
 8001472:	3201      	adds	r2, #1
 8001474:	4419      	add	r1, r3
 8001476:	4857      	ldr	r0, [pc, #348]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001478:	4613      	mov	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4403      	add	r3, r0
 8001482:	3304      	adds	r3, #4
 8001484:	6019      	str	r1, [r3, #0]
					}
				}

				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	73bb      	strb	r3, [r7, #14]
 800148a:	e060      	b.n	800154e <SCH_Delete_Task+0x15e>
					SCH_tasks_G[j].pTask = SCH_tasks_G[j+1].pTask;
 800148c:	7bbb      	ldrb	r3, [r7, #14]
 800148e:	1c59      	adds	r1, r3, #1
 8001490:	7bba      	ldrb	r2, [r7, #14]
 8001492:	4850      	ldr	r0, [pc, #320]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001494:	460b      	mov	r3, r1
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4403      	add	r3, r0
 800149e:	6819      	ldr	r1, [r3, #0]
 80014a0:	484c      	ldr	r0, [pc, #304]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80014a2:	4613      	mov	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4403      	add	r3, r0
 80014ac:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Period = SCH_tasks_G[j+1].Period;
 80014ae:	7bbb      	ldrb	r3, [r7, #14]
 80014b0:	1c59      	adds	r1, r3, #1
 80014b2:	7bba      	ldrb	r2, [r7, #14]
 80014b4:	4847      	ldr	r0, [pc, #284]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80014b6:	460b      	mov	r3, r1
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4403      	add	r3, r0
 80014c0:	3308      	adds	r3, #8
 80014c2:	6819      	ldr	r1, [r3, #0]
 80014c4:	4843      	ldr	r0, [pc, #268]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80014c6:	4613      	mov	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	4413      	add	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4403      	add	r3, r0
 80014d0:	3308      	adds	r3, #8
 80014d2:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].Delay = SCH_tasks_G[j+1].Delay;
 80014d4:	7bbb      	ldrb	r3, [r7, #14]
 80014d6:	1c59      	adds	r1, r3, #1
 80014d8:	7bba      	ldrb	r2, [r7, #14]
 80014da:	483e      	ldr	r0, [pc, #248]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80014dc:	460b      	mov	r3, r1
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	440b      	add	r3, r1
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4403      	add	r3, r0
 80014e6:	3304      	adds	r3, #4
 80014e8:	6819      	ldr	r1, [r3, #0]
 80014ea:	483a      	ldr	r0, [pc, #232]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4403      	add	r3, r0
 80014f6:	3304      	adds	r3, #4
 80014f8:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[j].RunMe = SCH_tasks_G[j+1].RunMe;
 80014fa:	7bbb      	ldrb	r3, [r7, #14]
 80014fc:	1c59      	adds	r1, r3, #1
 80014fe:	7bba      	ldrb	r2, [r7, #14]
 8001500:	4834      	ldr	r0, [pc, #208]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001502:	460b      	mov	r3, r1
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	440b      	add	r3, r1
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4403      	add	r3, r0
 800150c:	330c      	adds	r3, #12
 800150e:	7818      	ldrb	r0, [r3, #0]
 8001510:	4930      	ldr	r1, [pc, #192]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	330c      	adds	r3, #12
 800151e:	4602      	mov	r2, r0
 8001520:	701a      	strb	r2, [r3, #0]
					SCH_tasks_G[j].TaskID = SCH_tasks_G[j+1].TaskID;
 8001522:	7bbb      	ldrb	r3, [r7, #14]
 8001524:	1c59      	adds	r1, r3, #1
 8001526:	7bba      	ldrb	r2, [r7, #14]
 8001528:	482a      	ldr	r0, [pc, #168]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800152a:	460b      	mov	r3, r1
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4403      	add	r3, r0
 8001534:	3310      	adds	r3, #16
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	4826      	ldr	r0, [pc, #152]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4403      	add	r3, r0
 8001544:	3310      	adds	r3, #16
 8001546:	6019      	str	r1, [r3, #0]
				for( j = taskIndex; j < SCH_MAX_TASKS - 1; j ++){
 8001548:	7bbb      	ldrb	r3, [r7, #14]
 800154a:	3301      	adds	r3, #1
 800154c:	73bb      	strb	r3, [r7, #14]
 800154e:	7bbb      	ldrb	r3, [r7, #14]
 8001550:	2b08      	cmp	r3, #8
 8001552:	d99b      	bls.n	800148c <SCH_Delete_Task+0x9c>
				}
				SCH_tasks_G[j].pTask = 0;
 8001554:	7bba      	ldrb	r2, [r7, #14]
 8001556:	491f      	ldr	r1, [pc, #124]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001558:	4613      	mov	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	440b      	add	r3, r1
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Period = 0;
 8001566:	7bba      	ldrb	r2, [r7, #14]
 8001568:	491a      	ldr	r1, [pc, #104]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	3308      	adds	r3, #8
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].Delay = 0;
 800157a:	7bba      	ldrb	r2, [r7, #14]
 800157c:	4915      	ldr	r1, [pc, #84]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	440b      	add	r3, r1
 8001588:	3304      	adds	r3, #4
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
				SCH_tasks_G[j].RunMe = 0;
 800158e:	7bba      	ldrb	r2, [r7, #14]
 8001590:	4910      	ldr	r1, [pc, #64]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	440b      	add	r3, r1
 800159c:	330c      	adds	r3, #12
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[j].TaskID = 0;
 80015a2:	7bba      	ldrb	r2, [r7, #14]
 80015a4:	490b      	ldr	r1, [pc, #44]	; (80015d4 <SCH_Delete_Task+0x1e4>)
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	3310      	adds	r3, #16
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
				return Return_code;
 80015b6:	7b7b      	ldrb	r3, [r7, #13]
 80015b8:	e007      	b.n	80015ca <SCH_Delete_Task+0x1da>
		for(taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex ++){
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	3301      	adds	r3, #1
 80015be:	73fb      	strb	r3, [r7, #15]
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	2b09      	cmp	r3, #9
 80015c4:	f67f af21 	bls.w	800140a <SCH_Delete_Task+0x1a>
			}
		}
	}
	return Return_code;
 80015c8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	200000ec 	.word	0x200000ec

080015d8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0) {
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <SCH_Dispatch_Tasks+0x4c>)
 80015e0:	7b1b      	ldrb	r3, [r3, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d019      	beq.n	800161a <SCH_Dispatch_Tasks+0x42>
		(*SCH_tasks_G[0].pTask)();
 80015e6:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <SCH_Dispatch_Tasks+0x4c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4798      	blx	r3
		SCH_tasks_G[0].RunMe = 0;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <SCH_Dispatch_Tasks+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	731a      	strb	r2, [r3, #12]
		sTask temtask = SCH_tasks_G[0];
 80015f2:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <SCH_Dispatch_Tasks+0x4c>)
 80015f4:	1d3c      	adds	r4, r7, #4
 80015f6:	461d      	mov	r5, r3
 80015f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015fc:	682b      	ldr	r3, [r5, #0]
 80015fe:	6023      	str	r3, [r4, #0]
		SCH_Delete_Task(temtask.TaskID);
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fef4 	bl	80013f0 <SCH_Delete_Task>
		if (temtask.Period != 0) {
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d005      	beq.n	800161a <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68f9      	ldr	r1, [r7, #12]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fd95 	bl	8001144 <SCH_Add_Task>
		}
	}
}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bdb0      	pop	{r4, r5, r7, pc}
 8001622:	bf00      	nop
 8001624:	200000ec 	.word	0x200000ec

08001628 <Get_New_Task_ID>:

static uint32_t Get_New_Task_ID(void){
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
	newTaskID++;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <Get_New_Task_ID+0x2c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	4a08      	ldr	r2, [pc, #32]	; (8001654 <Get_New_Task_ID+0x2c>)
 8001634:	6013      	str	r3, [r2, #0]
	if(newTaskID == NO_TASK_ID){
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <Get_New_Task_ID+0x2c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d104      	bne.n	8001648 <Get_New_Task_ID+0x20>
		newTaskID++;
 800163e:	4b05      	ldr	r3, [pc, #20]	; (8001654 <Get_New_Task_ID+0x2c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a03      	ldr	r2, [pc, #12]	; (8001654 <Get_New_Task_ID+0x2c>)
 8001646:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 8001648:	4b02      	ldr	r3, [pc, #8]	; (8001654 <Get_New_Task_ID+0x2c>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr
 8001654:	200001b4 	.word	0x200001b4

08001658 <setTimer1>:

int timer6_counter=0;
int timer6_flag=0;


void setTimer1(int duration){
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	timer1_counter=duration;
 8001660:	4a05      	ldr	r2, [pc, #20]	; (8001678 <setTimer1+0x20>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 8001666:	4b05      	ldr	r3, [pc, #20]	; (800167c <setTimer1+0x24>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	200001bc 	.word	0x200001bc
 800167c:	200001c0 	.word	0x200001c0

08001680 <setTimer2>:

void setTimer2(int duration){
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	timer2_counter=duration;
 8001688:	4a05      	ldr	r2, [pc, #20]	; (80016a0 <setTimer2+0x20>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <setTimer2+0x24>)
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	200001c4 	.word	0x200001c4
 80016a4:	200001c8 	.word	0x200001c8

080016a8 <setTimer3>:

void setTimer3(int duration){
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	timer3_counter=duration;
 80016b0:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <setTimer3+0x20>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 80016b6:	4b05      	ldr	r3, [pc, #20]	; (80016cc <setTimer3+0x24>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	200001cc 	.word	0x200001cc
 80016cc:	200001d0 	.word	0x200001d0

080016d0 <setTimer4>:

void setTimer4(int duration){
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	timer4_counter=duration;
 80016d8:	4a05      	ldr	r2, [pc, #20]	; (80016f0 <setTimer4+0x20>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 80016de:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <setTimer4+0x24>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	200001d4 	.word	0x200001d4
 80016f4:	200001d8 	.word	0x200001d8

080016f8 <setTimer5>:

void setTimer5(int duration){
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	timer5_counter=duration;
 8001700:	4a05      	ldr	r2, [pc, #20]	; (8001718 <setTimer5+0x20>)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6013      	str	r3, [r2, #0]
	timer5_flag=0;
 8001706:	4b05      	ldr	r3, [pc, #20]	; (800171c <setTimer5+0x24>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	200001dc 	.word	0x200001dc
 800171c:	200001e0 	.word	0x200001e0

08001720 <timerRun>:
	timer6_counter=duration;
	timer6_flag=0;
}


void timerRun(){
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 8001724:	4b31      	ldr	r3, [pc, #196]	; (80017ec <timerRun+0xcc>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	dd0b      	ble.n	8001744 <timerRun+0x24>
		timer1_counter--;
 800172c:	4b2f      	ldr	r3, [pc, #188]	; (80017ec <timerRun+0xcc>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	3b01      	subs	r3, #1
 8001732:	4a2e      	ldr	r2, [pc, #184]	; (80017ec <timerRun+0xcc>)
 8001734:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 8001736:	4b2d      	ldr	r3, [pc, #180]	; (80017ec <timerRun+0xcc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	dc02      	bgt.n	8001744 <timerRun+0x24>
			timer1_flag=1;
 800173e:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <timerRun+0xd0>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 8001744:	4b2b      	ldr	r3, [pc, #172]	; (80017f4 <timerRun+0xd4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	dd0b      	ble.n	8001764 <timerRun+0x44>
		timer2_counter--;
 800174c:	4b29      	ldr	r3, [pc, #164]	; (80017f4 <timerRun+0xd4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	3b01      	subs	r3, #1
 8001752:	4a28      	ldr	r2, [pc, #160]	; (80017f4 <timerRun+0xd4>)
 8001754:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 8001756:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <timerRun+0xd4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	dc02      	bgt.n	8001764 <timerRun+0x44>
			timer2_flag=1;
 800175e:	4b26      	ldr	r3, [pc, #152]	; (80017f8 <timerRun+0xd8>)
 8001760:	2201      	movs	r2, #1
 8001762:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 8001764:	4b25      	ldr	r3, [pc, #148]	; (80017fc <timerRun+0xdc>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	dd0b      	ble.n	8001784 <timerRun+0x64>
		timer3_counter--;
 800176c:	4b23      	ldr	r3, [pc, #140]	; (80017fc <timerRun+0xdc>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	3b01      	subs	r3, #1
 8001772:	4a22      	ldr	r2, [pc, #136]	; (80017fc <timerRun+0xdc>)
 8001774:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0){
 8001776:	4b21      	ldr	r3, [pc, #132]	; (80017fc <timerRun+0xdc>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	dc02      	bgt.n	8001784 <timerRun+0x64>
			timer3_flag=1;
 800177e:	4b20      	ldr	r3, [pc, #128]	; (8001800 <timerRun+0xe0>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0){
 8001784:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <timerRun+0xe4>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	dd0b      	ble.n	80017a4 <timerRun+0x84>
		timer4_counter--;
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <timerRun+0xe4>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3b01      	subs	r3, #1
 8001792:	4a1c      	ldr	r2, [pc, #112]	; (8001804 <timerRun+0xe4>)
 8001794:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0){
 8001796:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <timerRun+0xe4>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	dc02      	bgt.n	80017a4 <timerRun+0x84>
			timer4_flag=1;
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <timerRun+0xe8>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0){
 80017a4:	4b19      	ldr	r3, [pc, #100]	; (800180c <timerRun+0xec>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	dd0b      	ble.n	80017c4 <timerRun+0xa4>
		timer5_counter--;
 80017ac:	4b17      	ldr	r3, [pc, #92]	; (800180c <timerRun+0xec>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	4a16      	ldr	r2, [pc, #88]	; (800180c <timerRun+0xec>)
 80017b4:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0){
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <timerRun+0xec>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	dc02      	bgt.n	80017c4 <timerRun+0xa4>
			timer5_flag=1;
 80017be:	4b14      	ldr	r3, [pc, #80]	; (8001810 <timerRun+0xf0>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer6_counter > 0){
 80017c4:	4b13      	ldr	r3, [pc, #76]	; (8001814 <timerRun+0xf4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	dd0b      	ble.n	80017e4 <timerRun+0xc4>
		timer6_counter--;
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <timerRun+0xf4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <timerRun+0xf4>)
 80017d4:	6013      	str	r3, [r2, #0]
		if (timer6_counter <= 0){
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <timerRun+0xf4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	dc02      	bgt.n	80017e4 <timerRun+0xc4>
			timer6_flag=1;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <timerRun+0xf8>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	200001bc 	.word	0x200001bc
 80017f0:	200001c0 	.word	0x200001c0
 80017f4:	200001c4 	.word	0x200001c4
 80017f8:	200001c8 	.word	0x200001c8
 80017fc:	200001cc 	.word	0x200001cc
 8001800:	200001d0 	.word	0x200001d0
 8001804:	200001d4 	.word	0x200001d4
 8001808:	200001d8 	.word	0x200001d8
 800180c:	200001dc 	.word	0x200001dc
 8001810:	200001e0 	.word	0x200001e0
 8001814:	200001e4 	.word	0x200001e4
 8001818:	200001e8 	.word	0x200001e8

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_MspInit+0x5c>)
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4a14      	ldr	r2, [pc, #80]	; (8001878 <HAL_MspInit+0x5c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6193      	str	r3, [r2, #24]
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_MspInit+0x5c>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x5c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_MspInit+0x5c>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001844:	61d3      	str	r3, [r2, #28]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x5c>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_MspInit+0x60>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HAL_MspInit+0x60>)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000
 800187c:	40010000 	.word	0x40010000

08001880 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001890:	d113      	bne.n	80018ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	61d3      	str	r3, [r2, #28]
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_TIM_Base_MspInit+0x44>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	201c      	movs	r0, #28
 80018b0:	f000 f9a1 	bl	8001bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018b4:	201c      	movs	r0, #28
 80018b6:	f000 f9ba 	bl	8001c2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40021000 	.word	0x40021000

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018cc:	e7fe      	b.n	80018cc <NMI_Handler+0x4>

080018ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d2:	e7fe      	b.n	80018d2 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <MemManage_Handler+0x4>

080018da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <BusFault_Handler+0x4>

080018e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800190e:	f000 f87f 	bl	8001a10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <TIM2_IRQHandler+0x10>)
 800191e:	f000 ffdf 	bl	80028e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200000a4 	.word	0x200000a4

0800192c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001938:	f7ff fff8 	bl	800192c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800193c:	480b      	ldr	r0, [pc, #44]	; (800196c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800193e:	490c      	ldr	r1, [pc, #48]	; (8001970 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001940:	4a0c      	ldr	r2, [pc, #48]	; (8001974 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001944:	e002      	b.n	800194c <LoopCopyDataInit>

08001946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194a:	3304      	adds	r3, #4

0800194c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800194c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800194e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001950:	d3f9      	bcc.n	8001946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001952:	4a09      	ldr	r2, [pc, #36]	; (8001978 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001954:	4c09      	ldr	r4, [pc, #36]	; (800197c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001958:	e001      	b.n	800195e <LoopFillZerobss>

0800195a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800195c:	3204      	adds	r2, #4

0800195e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800195e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001960:	d3fb      	bcc.n	800195a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001962:	f001 fb11 	bl	8002f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001966:	f7ff fa29 	bl	8000dbc <main>
  bx lr
 800196a:	4770      	bx	lr
  ldr r0, =_sdata
 800196c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001970:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001974:	08003014 	.word	0x08003014
  ldr r2, =_sbss
 8001978:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800197c:	200001f0 	.word	0x200001f0

08001980 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001980:	e7fe      	b.n	8001980 <ADC1_2_IRQHandler>
	...

08001984 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001988:	4b08      	ldr	r3, [pc, #32]	; (80019ac <HAL_Init+0x28>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a07      	ldr	r2, [pc, #28]	; (80019ac <HAL_Init+0x28>)
 800198e:	f043 0310 	orr.w	r3, r3, #16
 8001992:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001994:	2003      	movs	r0, #3
 8001996:	f000 f923 	bl	8001be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800199a:	200f      	movs	r0, #15
 800199c:	f000 f808 	bl	80019b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019a0:	f7ff ff3c 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40022000 	.word	0x40022000

080019b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <HAL_InitTick+0x54>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_InitTick+0x58>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	4619      	mov	r1, r3
 80019c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 f93b 	bl	8001c4a <HAL_SYSTICK_Config>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e00e      	b.n	80019fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b0f      	cmp	r3, #15
 80019e2:	d80a      	bhi.n	80019fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e4:	2200      	movs	r2, #0
 80019e6:	6879      	ldr	r1, [r7, #4]
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ec:	f000 f903 	bl	8001bf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019f0:	4a06      	ldr	r2, [pc, #24]	; (8001a0c <HAL_InitTick+0x5c>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	e000      	b.n	80019fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000050 	.word	0x20000050
 8001a08:	20000058 	.word	0x20000058
 8001a0c:	20000054 	.word	0x20000054

08001a10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <HAL_IncTick+0x1c>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <HAL_IncTick+0x20>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4413      	add	r3, r2
 8001a20:	4a03      	ldr	r2, [pc, #12]	; (8001a30 <HAL_IncTick+0x20>)
 8001a22:	6013      	str	r3, [r2, #0]
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr
 8001a2c:	20000058 	.word	0x20000058
 8001a30:	200001ec 	.word	0x200001ec

08001a34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return uwTick;
 8001a38:	4b02      	ldr	r3, [pc, #8]	; (8001a44 <HAL_GetTick+0x10>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	200001ec 	.word	0x200001ec

08001a48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a58:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <__NVIC_SetPriorityGrouping+0x44>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a64:	4013      	ands	r3, r2
 8001a66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a7a:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <__NVIC_SetPriorityGrouping+0x44>)
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	60d3      	str	r3, [r2, #12]
}
 8001a80:	bf00      	nop
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	f003 0307 	and.w	r3, r3, #7
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bc80      	pop	{r7}
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	db0b      	blt.n	8001ad6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	f003 021f 	and.w	r2, r3, #31
 8001ac4:	4906      	ldr	r1, [pc, #24]	; (8001ae0 <__NVIC_EnableIRQ+0x34>)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	095b      	lsrs	r3, r3, #5
 8001acc:	2001      	movs	r0, #1
 8001ace:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	db0a      	blt.n	8001b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	490c      	ldr	r1, [pc, #48]	; (8001b30 <__NVIC_SetPriority+0x4c>)
 8001afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b02:	0112      	lsls	r2, r2, #4
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	440b      	add	r3, r1
 8001b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b0c:	e00a      	b.n	8001b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4908      	ldr	r1, [pc, #32]	; (8001b34 <__NVIC_SetPriority+0x50>)
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	3b04      	subs	r3, #4
 8001b1c:	0112      	lsls	r2, r2, #4
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	440b      	add	r3, r1
 8001b22:	761a      	strb	r2, [r3, #24]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000e100 	.word	0xe000e100
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b089      	sub	sp, #36	; 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f1c3 0307 	rsb	r3, r3, #7
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	bf28      	it	cs
 8001b56:	2304      	movcs	r3, #4
 8001b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	2b06      	cmp	r3, #6
 8001b60:	d902      	bls.n	8001b68 <NVIC_EncodePriority+0x30>
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3b03      	subs	r3, #3
 8001b66:	e000      	b.n	8001b6a <NVIC_EncodePriority+0x32>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43da      	mvns	r2, r3
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b80:	f04f 31ff 	mov.w	r1, #4294967295
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8a:	43d9      	mvns	r1, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b90:	4313      	orrs	r3, r2
         );
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3724      	adds	r7, #36	; 0x24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bac:	d301      	bcc.n	8001bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00f      	b.n	8001bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bb2:	4a0a      	ldr	r2, [pc, #40]	; (8001bdc <SysTick_Config+0x40>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bba:	210f      	movs	r1, #15
 8001bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc0:	f7ff ff90 	bl	8001ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <SysTick_Config+0x40>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bca:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <SysTick_Config+0x40>)
 8001bcc:	2207      	movs	r2, #7
 8001bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	e000e010 	.word	0xe000e010

08001be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7ff ff2d 	bl	8001a48 <__NVIC_SetPriorityGrouping>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
 8001c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c08:	f7ff ff42 	bl	8001a90 <__NVIC_GetPriorityGrouping>
 8001c0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	6978      	ldr	r0, [r7, #20]
 8001c14:	f7ff ff90 	bl	8001b38 <NVIC_EncodePriority>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff ff5f 	bl	8001ae4 <__NVIC_SetPriority>
}
 8001c26:	bf00      	nop
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff35 	bl	8001aac <__NVIC_EnableIRQ>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b082      	sub	sp, #8
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff ffa2 	bl	8001b9c <SysTick_Config>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b08b      	sub	sp, #44	; 0x2c
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c76:	e161      	b.n	8001f3c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c78:	2201      	movs	r2, #1
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	69fa      	ldr	r2, [r7, #28]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	f040 8150 	bne.w	8001f36 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4a97      	ldr	r2, [pc, #604]	; (8001ef8 <HAL_GPIO_Init+0x294>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d05e      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
 8001ca0:	4a95      	ldr	r2, [pc, #596]	; (8001ef8 <HAL_GPIO_Init+0x294>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d875      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001ca6:	4a95      	ldr	r2, [pc, #596]	; (8001efc <HAL_GPIO_Init+0x298>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d058      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
 8001cac:	4a93      	ldr	r2, [pc, #588]	; (8001efc <HAL_GPIO_Init+0x298>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d86f      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001cb2:	4a93      	ldr	r2, [pc, #588]	; (8001f00 <HAL_GPIO_Init+0x29c>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d052      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
 8001cb8:	4a91      	ldr	r2, [pc, #580]	; (8001f00 <HAL_GPIO_Init+0x29c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d869      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001cbe:	4a91      	ldr	r2, [pc, #580]	; (8001f04 <HAL_GPIO_Init+0x2a0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d04c      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
 8001cc4:	4a8f      	ldr	r2, [pc, #572]	; (8001f04 <HAL_GPIO_Init+0x2a0>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d863      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001cca:	4a8f      	ldr	r2, [pc, #572]	; (8001f08 <HAL_GPIO_Init+0x2a4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d046      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
 8001cd0:	4a8d      	ldr	r2, [pc, #564]	; (8001f08 <HAL_GPIO_Init+0x2a4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d85d      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001cd6:	2b12      	cmp	r3, #18
 8001cd8:	d82a      	bhi.n	8001d30 <HAL_GPIO_Init+0xcc>
 8001cda:	2b12      	cmp	r3, #18
 8001cdc:	d859      	bhi.n	8001d92 <HAL_GPIO_Init+0x12e>
 8001cde:	a201      	add	r2, pc, #4	; (adr r2, 8001ce4 <HAL_GPIO_Init+0x80>)
 8001ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce4:	08001d5f 	.word	0x08001d5f
 8001ce8:	08001d39 	.word	0x08001d39
 8001cec:	08001d4b 	.word	0x08001d4b
 8001cf0:	08001d8d 	.word	0x08001d8d
 8001cf4:	08001d93 	.word	0x08001d93
 8001cf8:	08001d93 	.word	0x08001d93
 8001cfc:	08001d93 	.word	0x08001d93
 8001d00:	08001d93 	.word	0x08001d93
 8001d04:	08001d93 	.word	0x08001d93
 8001d08:	08001d93 	.word	0x08001d93
 8001d0c:	08001d93 	.word	0x08001d93
 8001d10:	08001d93 	.word	0x08001d93
 8001d14:	08001d93 	.word	0x08001d93
 8001d18:	08001d93 	.word	0x08001d93
 8001d1c:	08001d93 	.word	0x08001d93
 8001d20:	08001d93 	.word	0x08001d93
 8001d24:	08001d93 	.word	0x08001d93
 8001d28:	08001d41 	.word	0x08001d41
 8001d2c:	08001d55 	.word	0x08001d55
 8001d30:	4a76      	ldr	r2, [pc, #472]	; (8001f0c <HAL_GPIO_Init+0x2a8>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d013      	beq.n	8001d5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d36:	e02c      	b.n	8001d92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	623b      	str	r3, [r7, #32]
          break;
 8001d3e:	e029      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	3304      	adds	r3, #4
 8001d46:	623b      	str	r3, [r7, #32]
          break;
 8001d48:	e024      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	3308      	adds	r3, #8
 8001d50:	623b      	str	r3, [r7, #32]
          break;
 8001d52:	e01f      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	330c      	adds	r3, #12
 8001d5a:	623b      	str	r3, [r7, #32]
          break;
 8001d5c:	e01a      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d102      	bne.n	8001d6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d66:	2304      	movs	r3, #4
 8001d68:	623b      	str	r3, [r7, #32]
          break;
 8001d6a:	e013      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d105      	bne.n	8001d80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d74:	2308      	movs	r3, #8
 8001d76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69fa      	ldr	r2, [r7, #28]
 8001d7c:	611a      	str	r2, [r3, #16]
          break;
 8001d7e:	e009      	b.n	8001d94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d80:	2308      	movs	r3, #8
 8001d82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	615a      	str	r2, [r3, #20]
          break;
 8001d8a:	e003      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	623b      	str	r3, [r7, #32]
          break;
 8001d90:	e000      	b.n	8001d94 <HAL_GPIO_Init+0x130>
          break;
 8001d92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	2bff      	cmp	r3, #255	; 0xff
 8001d98:	d801      	bhi.n	8001d9e <HAL_GPIO_Init+0x13a>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	e001      	b.n	8001da2 <HAL_GPIO_Init+0x13e>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	3304      	adds	r3, #4
 8001da2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	2bff      	cmp	r3, #255	; 0xff
 8001da8:	d802      	bhi.n	8001db0 <HAL_GPIO_Init+0x14c>
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	e002      	b.n	8001db6 <HAL_GPIO_Init+0x152>
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	3b08      	subs	r3, #8
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	210f      	movs	r1, #15
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	6a39      	ldr	r1, [r7, #32]
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 80a9 	beq.w	8001f36 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001de4:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <HAL_GPIO_Init+0x2ac>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	4a49      	ldr	r2, [pc, #292]	; (8001f10 <HAL_GPIO_Init+0x2ac>)
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	6193      	str	r3, [r2, #24]
 8001df0:	4b47      	ldr	r3, [pc, #284]	; (8001f10 <HAL_GPIO_Init+0x2ac>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dfc:	4a45      	ldr	r2, [pc, #276]	; (8001f14 <HAL_GPIO_Init+0x2b0>)
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	089b      	lsrs	r3, r3, #2
 8001e02:	3302      	adds	r3, #2
 8001e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	220f      	movs	r2, #15
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a3d      	ldr	r2, [pc, #244]	; (8001f18 <HAL_GPIO_Init+0x2b4>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d00d      	beq.n	8001e44 <HAL_GPIO_Init+0x1e0>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a3c      	ldr	r2, [pc, #240]	; (8001f1c <HAL_GPIO_Init+0x2b8>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d007      	beq.n	8001e40 <HAL_GPIO_Init+0x1dc>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a3b      	ldr	r2, [pc, #236]	; (8001f20 <HAL_GPIO_Init+0x2bc>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d101      	bne.n	8001e3c <HAL_GPIO_Init+0x1d8>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e004      	b.n	8001e46 <HAL_GPIO_Init+0x1e2>
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e002      	b.n	8001e46 <HAL_GPIO_Init+0x1e2>
 8001e40:	2301      	movs	r3, #1
 8001e42:	e000      	b.n	8001e46 <HAL_GPIO_Init+0x1e2>
 8001e44:	2300      	movs	r3, #0
 8001e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e48:	f002 0203 	and.w	r2, r2, #3
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	4093      	lsls	r3, r2
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e56:	492f      	ldr	r1, [pc, #188]	; (8001f14 <HAL_GPIO_Init+0x2b0>)
 8001e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5a:	089b      	lsrs	r3, r3, #2
 8001e5c:	3302      	adds	r3, #2
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e70:	4b2c      	ldr	r3, [pc, #176]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	492b      	ldr	r1, [pc, #172]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	608b      	str	r3, [r1, #8]
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e7e:	4b29      	ldr	r3, [pc, #164]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	4927      	ldr	r1, [pc, #156]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d006      	beq.n	8001ea6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e98:	4b22      	ldr	r3, [pc, #136]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	4921      	ldr	r1, [pc, #132]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	60cb      	str	r3, [r1, #12]
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ea6:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	491d      	ldr	r1, [pc, #116]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d006      	beq.n	8001ece <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ec0:	4b18      	ldr	r3, [pc, #96]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4917      	ldr	r1, [pc, #92]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	604b      	str	r3, [r1, #4]
 8001ecc:	e006      	b.n	8001edc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ece:	4b15      	ldr	r3, [pc, #84]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4913      	ldr	r1, [pc, #76]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d01f      	beq.n	8001f28 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ee8:	4b0e      	ldr	r3, [pc, #56]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	490d      	ldr	r1, [pc, #52]	; (8001f24 <HAL_GPIO_Init+0x2c0>)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	600b      	str	r3, [r1, #0]
 8001ef4:	e01f      	b.n	8001f36 <HAL_GPIO_Init+0x2d2>
 8001ef6:	bf00      	nop
 8001ef8:	10320000 	.word	0x10320000
 8001efc:	10310000 	.word	0x10310000
 8001f00:	10220000 	.word	0x10220000
 8001f04:	10210000 	.word	0x10210000
 8001f08:	10120000 	.word	0x10120000
 8001f0c:	10110000 	.word	0x10110000
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40010000 	.word	0x40010000
 8001f18:	40010800 	.word	0x40010800
 8001f1c:	40010c00 	.word	0x40010c00
 8001f20:	40011000 	.word	0x40011000
 8001f24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <HAL_GPIO_Init+0x2f4>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	4909      	ldr	r1, [pc, #36]	; (8001f58 <HAL_GPIO_Init+0x2f4>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	3301      	adds	r3, #1
 8001f3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	fa22 f303 	lsr.w	r3, r2, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f47f ae96 	bne.w	8001c78 <HAL_GPIO_Init+0x14>
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	372c      	adds	r7, #44	; 0x2c
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr
 8001f58:	40010400 	.word	0x40010400

08001f5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	460b      	mov	r3, r1
 8001f66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	887b      	ldrh	r3, [r7, #2]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d002      	beq.n	8001f7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f74:	2301      	movs	r3, #1
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	e001      	b.n	8001f7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr

08001f8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
 8001f92:	460b      	mov	r3, r1
 8001f94:	807b      	strh	r3, [r7, #2]
 8001f96:	4613      	mov	r3, r2
 8001f98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f9a:	787b      	ldrb	r3, [r7, #1]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fa0:	887a      	ldrh	r2, [r7, #2]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fa6:	e003      	b.n	8001fb0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fa8:	887b      	ldrh	r3, [r7, #2]
 8001faa:	041a      	lsls	r2, r3, #16
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	611a      	str	r2, [r3, #16]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b085      	sub	sp, #20
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fcc:	887a      	ldrh	r2, [r7, #2]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	041a      	lsls	r2, r3, #16
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	43d9      	mvns	r1, r3
 8001fd8:	887b      	ldrh	r3, [r7, #2]
 8001fda:	400b      	ands	r3, r1
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	611a      	str	r2, [r3, #16]
}
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr

08001fec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e272      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 8087 	beq.w	800211a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800200c:	4b92      	ldr	r3, [pc, #584]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b04      	cmp	r3, #4
 8002016:	d00c      	beq.n	8002032 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002018:	4b8f      	ldr	r3, [pc, #572]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 030c 	and.w	r3, r3, #12
 8002020:	2b08      	cmp	r3, #8
 8002022:	d112      	bne.n	800204a <HAL_RCC_OscConfig+0x5e>
 8002024:	4b8c      	ldr	r3, [pc, #560]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800202c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002030:	d10b      	bne.n	800204a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002032:	4b89      	ldr	r3, [pc, #548]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d06c      	beq.n	8002118 <HAL_RCC_OscConfig+0x12c>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d168      	bne.n	8002118 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e24c      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002052:	d106      	bne.n	8002062 <HAL_RCC_OscConfig+0x76>
 8002054:	4b80      	ldr	r3, [pc, #512]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a7f      	ldr	r2, [pc, #508]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800205a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	e02e      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10c      	bne.n	8002084 <HAL_RCC_OscConfig+0x98>
 800206a:	4b7b      	ldr	r3, [pc, #492]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a7a      	ldr	r2, [pc, #488]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002074:	6013      	str	r3, [r2, #0]
 8002076:	4b78      	ldr	r3, [pc, #480]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a77      	ldr	r2, [pc, #476]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800207c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002080:	6013      	str	r3, [r2, #0]
 8002082:	e01d      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0xbc>
 800208e:	4b72      	ldr	r3, [pc, #456]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a71      	ldr	r2, [pc, #452]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	4b6f      	ldr	r3, [pc, #444]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a6e      	ldr	r2, [pc, #440]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e00b      	b.n	80020c0 <HAL_RCC_OscConfig+0xd4>
 80020a8:	4b6b      	ldr	r3, [pc, #428]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a6a      	ldr	r2, [pc, #424]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	4b68      	ldr	r3, [pc, #416]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a67      	ldr	r2, [pc, #412]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7ff fcb4 	bl	8001a34 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7ff fcb0 	bl	8001a34 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	; 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e200      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e2:	4b5d      	ldr	r3, [pc, #372]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0f0      	beq.n	80020d0 <HAL_RCC_OscConfig+0xe4>
 80020ee:	e014      	b.n	800211a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7ff fca0 	bl	8001a34 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f8:	f7ff fc9c 	bl	8001a34 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b64      	cmp	r3, #100	; 0x64
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1ec      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800210a:	4b53      	ldr	r3, [pc, #332]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x10c>
 8002116:	e000      	b.n	800211a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d063      	beq.n	80021ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002126:	4b4c      	ldr	r3, [pc, #304]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 030c 	and.w	r3, r3, #12
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00b      	beq.n	800214a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002132:	4b49      	ldr	r3, [pc, #292]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 030c 	and.w	r3, r3, #12
 800213a:	2b08      	cmp	r3, #8
 800213c:	d11c      	bne.n	8002178 <HAL_RCC_OscConfig+0x18c>
 800213e:	4b46      	ldr	r3, [pc, #280]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d116      	bne.n	8002178 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	4b43      	ldr	r3, [pc, #268]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_RCC_OscConfig+0x176>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d001      	beq.n	8002162 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e1c0      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002162:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4939      	ldr	r1, [pc, #228]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002172:	4313      	orrs	r3, r2
 8002174:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002176:	e03a      	b.n	80021ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d020      	beq.n	80021c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002180:	4b36      	ldr	r3, [pc, #216]	; (800225c <HAL_RCC_OscConfig+0x270>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002186:	f7ff fc55 	bl	8001a34 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218e:	f7ff fc51 	bl	8001a34 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e1a1      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a0:	4b2d      	ldr	r3, [pc, #180]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ac:	4b2a      	ldr	r3, [pc, #168]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	4927      	ldr	r1, [pc, #156]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	600b      	str	r3, [r1, #0]
 80021c0:	e015      	b.n	80021ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c2:	4b26      	ldr	r3, [pc, #152]	; (800225c <HAL_RCC_OscConfig+0x270>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c8:	f7ff fc34 	bl	8001a34 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d0:	f7ff fc30 	bl	8001a34 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e180      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d03a      	beq.n	8002270 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d019      	beq.n	8002236 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002202:	4b17      	ldr	r3, [pc, #92]	; (8002260 <HAL_RCC_OscConfig+0x274>)
 8002204:	2201      	movs	r2, #1
 8002206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002208:	f7ff fc14 	bl	8001a34 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002210:	f7ff fc10 	bl	8001a34 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e160      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002222:	4b0d      	ldr	r3, [pc, #52]	; (8002258 <HAL_RCC_OscConfig+0x26c>)
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800222e:	2001      	movs	r0, #1
 8002230:	f000 fa9c 	bl	800276c <RCC_Delay>
 8002234:	e01c      	b.n	8002270 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002236:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <HAL_RCC_OscConfig+0x274>)
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223c:	f7ff fbfa 	bl	8001a34 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002242:	e00f      	b.n	8002264 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002244:	f7ff fbf6 	bl	8001a34 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d908      	bls.n	8002264 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e146      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	42420000 	.word	0x42420000
 8002260:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002264:	4b92      	ldr	r3, [pc, #584]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1e9      	bne.n	8002244 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0304 	and.w	r3, r3, #4
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 80a6 	beq.w	80023ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800227e:	2300      	movs	r3, #0
 8002280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002282:	4b8b      	ldr	r3, [pc, #556]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10d      	bne.n	80022aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800228e:	4b88      	ldr	r3, [pc, #544]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4a87      	ldr	r2, [pc, #540]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002298:	61d3      	str	r3, [r2, #28]
 800229a:	4b85      	ldr	r3, [pc, #532]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a6:	2301      	movs	r3, #1
 80022a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022aa:	4b82      	ldr	r3, [pc, #520]	; (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d118      	bne.n	80022e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b6:	4b7f      	ldr	r3, [pc, #508]	; (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a7e      	ldr	r2, [pc, #504]	; (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c2:	f7ff fbb7 	bl	8001a34 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7ff fbb3 	bl	8001a34 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b64      	cmp	r3, #100	; 0x64
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e103      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	4b75      	ldr	r3, [pc, #468]	; (80024b4 <HAL_RCC_OscConfig+0x4c8>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x312>
 80022f0:	4b6f      	ldr	r3, [pc, #444]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	4a6e      	ldr	r2, [pc, #440]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6213      	str	r3, [r2, #32]
 80022fc:	e02d      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10c      	bne.n	8002320 <HAL_RCC_OscConfig+0x334>
 8002306:	4b6a      	ldr	r3, [pc, #424]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002308:	6a1b      	ldr	r3, [r3, #32]
 800230a:	4a69      	ldr	r2, [pc, #420]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	6213      	str	r3, [r2, #32]
 8002312:	4b67      	ldr	r3, [pc, #412]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	4a66      	ldr	r2, [pc, #408]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	f023 0304 	bic.w	r3, r3, #4
 800231c:	6213      	str	r3, [r2, #32]
 800231e:	e01c      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b05      	cmp	r3, #5
 8002326:	d10c      	bne.n	8002342 <HAL_RCC_OscConfig+0x356>
 8002328:	4b61      	ldr	r3, [pc, #388]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	4a60      	ldr	r2, [pc, #384]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	f043 0304 	orr.w	r3, r3, #4
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	4b5e      	ldr	r3, [pc, #376]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	4a5d      	ldr	r2, [pc, #372]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	6213      	str	r3, [r2, #32]
 8002340:	e00b      	b.n	800235a <HAL_RCC_OscConfig+0x36e>
 8002342:	4b5b      	ldr	r3, [pc, #364]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	4a5a      	ldr	r2, [pc, #360]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	f023 0301 	bic.w	r3, r3, #1
 800234c:	6213      	str	r3, [r2, #32]
 800234e:	4b58      	ldr	r3, [pc, #352]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	4a57      	ldr	r2, [pc, #348]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	f023 0304 	bic.w	r3, r3, #4
 8002358:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d015      	beq.n	800238e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7ff fb67 	bl	8001a34 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236a:	f7ff fb63 	bl	8001a34 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	; 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e0b1      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002380:	4b4b      	ldr	r3, [pc, #300]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0ee      	beq.n	800236a <HAL_RCC_OscConfig+0x37e>
 800238c:	e014      	b.n	80023b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238e:	f7ff fb51 	bl	8001a34 <HAL_GetTick>
 8002392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002394:	e00a      	b.n	80023ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002396:	f7ff fb4d 	bl	8001a34 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e09b      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ac:	4b40      	ldr	r3, [pc, #256]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	f003 0302 	and.w	r3, r3, #2
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1ee      	bne.n	8002396 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d105      	bne.n	80023ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023be:	4b3c      	ldr	r3, [pc, #240]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	4a3b      	ldr	r2, [pc, #236]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 8087 	beq.w	80024e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d4:	4b36      	ldr	r3, [pc, #216]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 030c 	and.w	r3, r3, #12
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d061      	beq.n	80024a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d146      	bne.n	8002476 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e8:	4b33      	ldr	r3, [pc, #204]	; (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ee:	f7ff fb21 	bl	8001a34 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023f4:	e008      	b.n	8002408 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f6:	f7ff fb1d 	bl	8001a34 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d901      	bls.n	8002408 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e06d      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002408:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1f0      	bne.n	80023f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800241c:	d108      	bne.n	8002430 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800241e:	4b24      	ldr	r3, [pc, #144]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	4921      	ldr	r1, [pc, #132]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	4313      	orrs	r3, r2
 800242e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002430:	4b1f      	ldr	r3, [pc, #124]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a19      	ldr	r1, [r3, #32]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002440:	430b      	orrs	r3, r1
 8002442:	491b      	ldr	r1, [pc, #108]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002444:	4313      	orrs	r3, r2
 8002446:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002448:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 800244a:	2201      	movs	r2, #1
 800244c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244e:	f7ff faf1 	bl	8001a34 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002456:	f7ff faed 	bl	8001a34 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e03d      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0f0      	beq.n	8002456 <HAL_RCC_OscConfig+0x46a>
 8002474:	e035      	b.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002476:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <HAL_RCC_OscConfig+0x4cc>)
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7ff fada 	bl	8001a34 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002484:	f7ff fad6 	bl	8001a34 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e026      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002496:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_RCC_OscConfig+0x4c4>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0x498>
 80024a2:	e01e      	b.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e019      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40007000 	.word	0x40007000
 80024b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024bc:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <HAL_RCC_OscConfig+0x500>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d106      	bne.n	80024de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	429a      	cmp	r2, r3
 80024dc:	d001      	beq.n	80024e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	40021000 	.word	0x40021000

080024f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0d0      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002504:	4b6a      	ldr	r3, [pc, #424]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d910      	bls.n	8002534 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b67      	ldr	r3, [pc, #412]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 0207 	bic.w	r2, r3, #7
 800251a:	4965      	ldr	r1, [pc, #404]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b63      	ldr	r3, [pc, #396]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0b8      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d020      	beq.n	8002582 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800254c:	4b59      	ldr	r3, [pc, #356]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002556:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002564:	4b53      	ldr	r3, [pc, #332]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	4a52      	ldr	r2, [pc, #328]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800256a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800256e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002570:	4b50      	ldr	r3, [pc, #320]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	494d      	ldr	r1, [pc, #308]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	4313      	orrs	r3, r2
 8002580:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d040      	beq.n	8002610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	4b47      	ldr	r3, [pc, #284]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d115      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ae:	4b41      	ldr	r3, [pc, #260]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d109      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e073      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025be:	4b3d      	ldr	r3, [pc, #244]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e06b      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ce:	4b39      	ldr	r3, [pc, #228]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f023 0203 	bic.w	r2, r3, #3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4936      	ldr	r1, [pc, #216]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025e0:	f7ff fa28 	bl	8001a34 <HAL_GetTick>
 80025e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e8:	f7ff fa24 	bl	8001a34 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e053      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	4b2d      	ldr	r3, [pc, #180]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 020c 	and.w	r2, r3, #12
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	429a      	cmp	r2, r3
 800260e:	d1eb      	bne.n	80025e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002610:	4b27      	ldr	r3, [pc, #156]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d210      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f023 0207 	bic.w	r2, r3, #7
 8002626:	4922      	ldr	r1, [pc, #136]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	4313      	orrs	r3, r2
 800262c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b20      	ldr	r3, [pc, #128]	; (80026b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e032      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4916      	ldr	r1, [pc, #88]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	4313      	orrs	r3, r2
 800265c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800266a:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	490e      	ldr	r1, [pc, #56]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800267e:	f000 f821 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8002682:	4602      	mov	r2, r0
 8002684:	4b0b      	ldr	r3, [pc, #44]	; (80026b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	490a      	ldr	r1, [pc, #40]	; (80026b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002690:	5ccb      	ldrb	r3, [r1, r3]
 8002692:	fa22 f303 	lsr.w	r3, r2, r3
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_RCC_ClockConfig+0x1cc>)
 8002698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_RCC_ClockConfig+0x1d0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff f986 	bl	80019b0 <HAL_InitTick>

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40022000 	.word	0x40022000
 80026b4:	40021000 	.word	0x40021000
 80026b8:	08002fe8 	.word	0x08002fe8
 80026bc:	20000050 	.word	0x20000050
 80026c0:	20000054 	.word	0x20000054

080026c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	2300      	movs	r3, #0
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	2300      	movs	r3, #0
 80026d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026de:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <HAL_RCC_GetSysClockFreq+0x94>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 030c 	and.w	r3, r3, #12
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d002      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0x30>
 80026ee:	2b08      	cmp	r3, #8
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_GetSysClockFreq+0x36>
 80026f2:	e027      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026f4:	4b19      	ldr	r3, [pc, #100]	; (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 80026f6:	613b      	str	r3, [r7, #16]
      break;
 80026f8:	e027      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	0c9b      	lsrs	r3, r3, #18
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	4a17      	ldr	r2, [pc, #92]	; (8002760 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002704:	5cd3      	ldrb	r3, [r2, r3]
 8002706:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d010      	beq.n	8002734 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002712:	4b11      	ldr	r3, [pc, #68]	; (8002758 <HAL_RCC_GetSysClockFreq+0x94>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	0c5b      	lsrs	r3, r3, #17
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	4a11      	ldr	r2, [pc, #68]	; (8002764 <HAL_RCC_GetSysClockFreq+0xa0>)
 800271e:	5cd3      	ldrb	r3, [r2, r3]
 8002720:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a0d      	ldr	r2, [pc, #52]	; (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 8002726:	fb03 f202 	mul.w	r2, r3, r2
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	e004      	b.n	800273e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a0c      	ldr	r2, [pc, #48]	; (8002768 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002738:	fb02 f303 	mul.w	r3, r2, r3
 800273c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	613b      	str	r3, [r7, #16]
      break;
 8002742:	e002      	b.n	800274a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <HAL_RCC_GetSysClockFreq+0x98>)
 8002746:	613b      	str	r3, [r7, #16]
      break;
 8002748:	bf00      	nop
    }
  }
  return sysclockfreq;
 800274a:	693b      	ldr	r3, [r7, #16]
}
 800274c:	4618      	mov	r0, r3
 800274e:	371c      	adds	r7, #28
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000
 800275c:	007a1200 	.word	0x007a1200
 8002760:	08002ff8 	.word	0x08002ff8
 8002764:	08003008 	.word	0x08003008
 8002768:	003d0900 	.word	0x003d0900

0800276c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002774:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <RCC_Delay+0x34>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <RCC_Delay+0x38>)
 800277a:	fba2 2303 	umull	r2, r3, r2, r3
 800277e:	0a5b      	lsrs	r3, r3, #9
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002788:	bf00      	nop
  }
  while (Delay --);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	1e5a      	subs	r2, r3, #1
 800278e:	60fa      	str	r2, [r7, #12]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f9      	bne.n	8002788 <RCC_Delay+0x1c>
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	20000050 	.word	0x20000050
 80027a4:	10624dd3 	.word	0x10624dd3

080027a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e041      	b.n	800283e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d106      	bne.n	80027d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff f856 	bl	8001880 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2202      	movs	r2, #2
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3304      	adds	r3, #4
 80027e4:	4619      	mov	r1, r3
 80027e6:	4610      	mov	r0, r2
 80027e8:	f000 fa6e 	bl	8002cc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b01      	cmp	r3, #1
 800285a:	d001      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e035      	b.n	80028cc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2202      	movs	r2, #2
 8002864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0201 	orr.w	r2, r2, #1
 8002876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a16      	ldr	r2, [pc, #88]	; (80028d8 <HAL_TIM_Base_Start_IT+0x90>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d009      	beq.n	8002896 <HAL_TIM_Base_Start_IT+0x4e>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800288a:	d004      	beq.n	8002896 <HAL_TIM_Base_Start_IT+0x4e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a12      	ldr	r2, [pc, #72]	; (80028dc <HAL_TIM_Base_Start_IT+0x94>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d111      	bne.n	80028ba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b06      	cmp	r3, #6
 80028a6:	d010      	beq.n	80028ca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b8:	e007      	b.n	80028ca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0201 	orr.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	40012c00 	.word	0x40012c00
 80028dc:	40000400 	.word	0x40000400

080028e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d122      	bne.n	800293c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b02      	cmp	r3, #2
 8002902:	d11b      	bne.n	800293c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f06f 0202 	mvn.w	r2, #2
 800290c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f9b4 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8002928:	e005      	b.n	8002936 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f9a7 	bl	8002c7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f9b6 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b04      	cmp	r3, #4
 8002948:	d122      	bne.n	8002990 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	2b04      	cmp	r3, #4
 8002956:	d11b      	bne.n	8002990 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0204 	mvn.w	r2, #4
 8002960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2202      	movs	r2, #2
 8002966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f98a 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 800297c:	e005      	b.n	800298a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f97d 	bl	8002c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f98c 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b08      	cmp	r3, #8
 800299c:	d122      	bne.n	80029e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d11b      	bne.n	80029e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f06f 0208 	mvn.w	r2, #8
 80029b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2204      	movs	r2, #4
 80029ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f960 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 80029d0:	e005      	b.n	80029de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f953 	bl	8002c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f962 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	f003 0310 	and.w	r3, r3, #16
 80029ee:	2b10      	cmp	r3, #16
 80029f0:	d122      	bne.n	8002a38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	f003 0310 	and.w	r3, r3, #16
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d11b      	bne.n	8002a38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f06f 0210 	mvn.w	r2, #16
 8002a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2208      	movs	r2, #8
 8002a0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 f936 	bl	8002c90 <HAL_TIM_IC_CaptureCallback>
 8002a24:	e005      	b.n	8002a32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f929 	bl	8002c7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 f938 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d10e      	bne.n	8002a64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d107      	bne.n	8002a64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0201 	mvn.w	r2, #1
 8002a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7fe faf2 	bl	8001048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6e:	2b80      	cmp	r3, #128	; 0x80
 8002a70:	d10e      	bne.n	8002a90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7c:	2b80      	cmp	r3, #128	; 0x80
 8002a7e:	d107      	bne.n	8002a90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fa6b 	bl	8002f66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9a:	2b40      	cmp	r3, #64	; 0x40
 8002a9c:	d10e      	bne.n	8002abc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa8:	2b40      	cmp	r3, #64	; 0x40
 8002aaa:	d107      	bne.n	8002abc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f8fc 	bl	8002cb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b20      	cmp	r3, #32
 8002ac8:	d10e      	bne.n	8002ae8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	f003 0320 	and.w	r3, r3, #32
 8002ad4:	2b20      	cmp	r3, #32
 8002ad6:	d107      	bne.n	8002ae8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f06f 0220 	mvn.w	r2, #32
 8002ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 fa36 	bl	8002f54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d101      	bne.n	8002b0c <HAL_TIM_ConfigClockSource+0x1c>
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e0b4      	b.n	8002c76 <HAL_TIM_ConfigClockSource+0x186>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68ba      	ldr	r2, [r7, #8]
 8002b3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b44:	d03e      	beq.n	8002bc4 <HAL_TIM_ConfigClockSource+0xd4>
 8002b46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b4a:	f200 8087 	bhi.w	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b52:	f000 8086 	beq.w	8002c62 <HAL_TIM_ConfigClockSource+0x172>
 8002b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b5a:	d87f      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b5c:	2b70      	cmp	r3, #112	; 0x70
 8002b5e:	d01a      	beq.n	8002b96 <HAL_TIM_ConfigClockSource+0xa6>
 8002b60:	2b70      	cmp	r3, #112	; 0x70
 8002b62:	d87b      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b64:	2b60      	cmp	r3, #96	; 0x60
 8002b66:	d050      	beq.n	8002c0a <HAL_TIM_ConfigClockSource+0x11a>
 8002b68:	2b60      	cmp	r3, #96	; 0x60
 8002b6a:	d877      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b6c:	2b50      	cmp	r3, #80	; 0x50
 8002b6e:	d03c      	beq.n	8002bea <HAL_TIM_ConfigClockSource+0xfa>
 8002b70:	2b50      	cmp	r3, #80	; 0x50
 8002b72:	d873      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b74:	2b40      	cmp	r3, #64	; 0x40
 8002b76:	d058      	beq.n	8002c2a <HAL_TIM_ConfigClockSource+0x13a>
 8002b78:	2b40      	cmp	r3, #64	; 0x40
 8002b7a:	d86f      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b7c:	2b30      	cmp	r3, #48	; 0x30
 8002b7e:	d064      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x15a>
 8002b80:	2b30      	cmp	r3, #48	; 0x30
 8002b82:	d86b      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b84:	2b20      	cmp	r3, #32
 8002b86:	d060      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x15a>
 8002b88:	2b20      	cmp	r3, #32
 8002b8a:	d867      	bhi.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d05c      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x15a>
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d05a      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x15a>
 8002b94:	e062      	b.n	8002c5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ba6:	f000 f95e 	bl	8002e66 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bb8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	609a      	str	r2, [r3, #8]
      break;
 8002bc2:	e04f      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bd4:	f000 f947 	bl	8002e66 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002be6:	609a      	str	r2, [r3, #8]
      break;
 8002be8:	e03c      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f000 f8be 	bl	8002d78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2150      	movs	r1, #80	; 0x50
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 f915 	bl	8002e32 <TIM_ITRx_SetConfig>
      break;
 8002c08:	e02c      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c16:	461a      	mov	r2, r3
 8002c18:	f000 f8dc 	bl	8002dd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2160      	movs	r1, #96	; 0x60
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f905 	bl	8002e32 <TIM_ITRx_SetConfig>
      break;
 8002c28:	e01c      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c36:	461a      	mov	r2, r3
 8002c38:	f000 f89e 	bl	8002d78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2140      	movs	r1, #64	; 0x40
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 f8f5 	bl	8002e32 <TIM_ITRx_SetConfig>
      break;
 8002c48:	e00c      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4619      	mov	r1, r3
 8002c54:	4610      	mov	r0, r2
 8002c56:	f000 f8ec 	bl	8002e32 <TIM_ITRx_SetConfig>
      break;
 8002c5a:	e003      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c60:	e000      	b.n	8002c64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr

08002ca2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr
	...

08002cc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a25      	ldr	r2, [pc, #148]	; (8002d70 <TIM_Base_SetConfig+0xa8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d007      	beq.n	8002cf0 <TIM_Base_SetConfig+0x28>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce6:	d003      	beq.n	8002cf0 <TIM_Base_SetConfig+0x28>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a22      	ldr	r2, [pc, #136]	; (8002d74 <TIM_Base_SetConfig+0xac>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d108      	bne.n	8002d02 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cf6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a1a      	ldr	r2, [pc, #104]	; (8002d70 <TIM_Base_SetConfig+0xa8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d007      	beq.n	8002d1a <TIM_Base_SetConfig+0x52>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d10:	d003      	beq.n	8002d1a <TIM_Base_SetConfig+0x52>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a17      	ldr	r2, [pc, #92]	; (8002d74 <TIM_Base_SetConfig+0xac>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d108      	bne.n	8002d2c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <TIM_Base_SetConfig+0xa8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d103      	bne.n	8002d60 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	615a      	str	r2, [r3, #20]
}
 8002d66:	bf00      	nop
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	40012c00 	.word	0x40012c00
 8002d74:	40000400 	.word	0x40000400

08002d78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b087      	sub	sp, #28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	f023 0201 	bic.w	r2, r3, #1
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002da2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	f023 030a 	bic.w	r3, r3, #10
 8002db4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	621a      	str	r2, [r3, #32]
}
 8002dca:	bf00      	nop
 8002dcc:	371c      	adds	r7, #28
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b087      	sub	sp, #28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f023 0210 	bic.w	r2, r3, #16
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	031b      	lsls	r3, r3, #12
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	621a      	str	r2, [r3, #32]
}
 8002e28:	bf00      	nop
 8002e2a:	371c      	adds	r7, #28
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr

08002e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b085      	sub	sp, #20
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f043 0307 	orr.w	r3, r3, #7
 8002e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	609a      	str	r2, [r3, #8]
}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b087      	sub	sp, #28
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	60f8      	str	r0, [r7, #12]
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	021a      	lsls	r2, r3, #8
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	609a      	str	r2, [r3, #8]
}
 8002e9a:	bf00      	nop
 8002e9c:	371c      	adds	r7, #28
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e041      	b.n	8002f40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d009      	beq.n	8002f14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f08:	d004      	beq.n	8002f14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a10      	ldr	r2, [pc, #64]	; (8002f50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d10c      	bne.n	8002f2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40000400 	.word	0x40000400

08002f54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr

08002f66 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f66:	b480      	push	{r7}
 8002f68:	b083      	sub	sp, #12
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <memset>:
 8002f78:	4603      	mov	r3, r0
 8002f7a:	4402      	add	r2, r0
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d100      	bne.n	8002f82 <memset+0xa>
 8002f80:	4770      	bx	lr
 8002f82:	f803 1b01 	strb.w	r1, [r3], #1
 8002f86:	e7f9      	b.n	8002f7c <memset+0x4>

08002f88 <__libc_init_array>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	2600      	movs	r6, #0
 8002f8c:	4d0c      	ldr	r5, [pc, #48]	; (8002fc0 <__libc_init_array+0x38>)
 8002f8e:	4c0d      	ldr	r4, [pc, #52]	; (8002fc4 <__libc_init_array+0x3c>)
 8002f90:	1b64      	subs	r4, r4, r5
 8002f92:	10a4      	asrs	r4, r4, #2
 8002f94:	42a6      	cmp	r6, r4
 8002f96:	d109      	bne.n	8002fac <__libc_init_array+0x24>
 8002f98:	f000 f81a 	bl	8002fd0 <_init>
 8002f9c:	2600      	movs	r6, #0
 8002f9e:	4d0a      	ldr	r5, [pc, #40]	; (8002fc8 <__libc_init_array+0x40>)
 8002fa0:	4c0a      	ldr	r4, [pc, #40]	; (8002fcc <__libc_init_array+0x44>)
 8002fa2:	1b64      	subs	r4, r4, r5
 8002fa4:	10a4      	asrs	r4, r4, #2
 8002fa6:	42a6      	cmp	r6, r4
 8002fa8:	d105      	bne.n	8002fb6 <__libc_init_array+0x2e>
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fb0:	4798      	blx	r3
 8002fb2:	3601      	adds	r6, #1
 8002fb4:	e7ee      	b.n	8002f94 <__libc_init_array+0xc>
 8002fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fba:	4798      	blx	r3
 8002fbc:	3601      	adds	r6, #1
 8002fbe:	e7f2      	b.n	8002fa6 <__libc_init_array+0x1e>
 8002fc0:	0800300c 	.word	0x0800300c
 8002fc4:	0800300c 	.word	0x0800300c
 8002fc8:	0800300c 	.word	0x0800300c
 8002fcc:	08003010 	.word	0x08003010

08002fd0 <_init>:
 8002fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd2:	bf00      	nop
 8002fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fd6:	bc08      	pop	{r3}
 8002fd8:	469e      	mov	lr, r3
 8002fda:	4770      	bx	lr

08002fdc <_fini>:
 8002fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fde:	bf00      	nop
 8002fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fe2:	bc08      	pop	{r3}
 8002fe4:	469e      	mov	lr, r3
 8002fe6:	4770      	bx	lr
