const char * F_1 ( void )\r\n{\r\nreturn L_1 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nunsigned char * V_1 ;\r\nunsigned long V_2 ;\r\nV_3 = V_4 ;\r\nV_5 = ( char * * ) V_6 ;\r\nV_7 = ( char * * ) V_8 ;\r\nF_3 () ;\r\nV_1 = F_4 ( L_2 ) ;\r\nif ( ! V_1 || F_5 ( V_1 , 0 , & V_2 ) )\r\nV_2 = 0x04000000 ;\r\nF_6 ( 0 , V_2 , V_9 ) ;\r\n}\r\nvoid F_7 ( unsigned char V_10 )\r\n{\r\nF_8 ( V_11 , V_10 ) ;\r\n}\r\nstatic void F_9 ( char * V_10 )\r\n{\r\n__asm__ __volatile__("jr\t%0" : : "r"(0xbfc00000));\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nwhile ( 1 )\r\nasm volatile (\r\n" .set mips32 \n"\r\n" wait \n"\r\n" .set mips0 \n");\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\nT_2 V_12 ;\r\nV_13 = F_10 ;\r\nV_14 = F_10 ;\r\nV_15 = F_9 ;\r\nF_12 () ;\r\nF_13 () ;\r\nV_12 = F_14 ( V_16 ) & ~ V_17 ;\r\nV_12 |= V_17 ;\r\nF_15 ( V_12 , V_16 ) ;\r\nF_16 ( V_18 ) ;\r\nF_17 ( 1 , ( void V_19 * ) F_18 ( V_18 + 0x18 ) ) ;\r\nF_19 () ;\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nF_21 ( V_20 , V_21 ) ;\r\nF_21 ( V_22 , V_23 ) ;\r\nF_21 ( V_24 , V_23 ) ;\r\nF_21 ( V_25 , V_23 ) ;\r\nF_21 ( V_26 , V_23 ) ;\r\nF_21 ( V_27 , V_23 ) ;\r\nF_21 ( V_28 , V_23 ) ;\r\nF_21 ( V_29 , V_23 ) ;\r\nF_21 ( V_30 , V_23 ) ;\r\nF_21 ( V_31 , V_23 ) ;\r\nF_21 ( V_32 , V_23 ) ;\r\nF_21 ( V_33 , V_23 ) ;\r\nreturn F_22 ( V_34 ,\r\nF_23 ( V_34 ) ) ;\r\n}
