// Seed: 1885981696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_2 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_1;
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_0 = 32'd88,
    parameter id_3 = 32'd76,
    parameter id_6 = 32'd37
) (
    input tri _id_0,
    input tri id_1
);
  wire [id_0 : id_0] _id_3;
  module_2 modCall_1 ();
  wire id_4;
  logic id_5;
  wire [(  -1  ) : -1] _id_6;
  wire [id_6 : id_3] id_7;
endmodule
