@W: CG730 :"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":5:7:5:24|Top-level module processorCoreTests has no ports
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v":15:9:15:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v":17:30:17:33|Referenced variable PC_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v":18:30:18:34|Referenced variable ALU_R is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v":19:30:19:34|Referenced variable REG_B is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v":20:30:20:37|Referenced variable ALUA_DIN is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":36:9:36:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":38:30:38:38|Referenced variable REGB_DOUT is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":41:30:41:32|Referenced variable U8H is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":40:30:40:31|Referenced variable U8 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":39:30:39:31|Referenced variable U4 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":42:30:42:33|Referenced variable U4_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":43:30:43:31|Referenced variable U6 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":44:30:44:33|Referenced variable U6_0 is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v":45:30:45:33|Referenced variable ZERO is not in sensitivity list.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\alu\source\alu.v":21:12:21:19|Removing wire w_result, as there is no assignment to it.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\alu\source\alu.v":30:3:30:6|Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":25:9:25:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":32:15:32:23|Referenced variable REGA_DOUT is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":30:34:30:42|Referenced variable MINUS_TWO is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":29:34:29:42|Referenced variable MINUS_ONE is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":27:34:27:36|Referenced variable ONE is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v":28:34:28:36|Referenced variable TWO is not in sensitivity list.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v":57:18:57:27|Object CC_SELECTX is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":112:11:112:14|Removing wire ARGA, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":113:11:113:14|Removing wire ARGB, as there is no assignment to it.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":64:9:64:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":66:28:66:33|Referenced variable ARGA_X is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":77:9:77:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":79:31:79:35|Referenced variable ALU_R is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":80:31:80:34|Referenced variable PC_A is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":81:31:81:37|Referenced variable ALUA_PP is not in sensitivity list.
@W: CG296 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":86:9:86:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":88:28:88:33|Referenced variable ARGA_X is not in sensitivity list.
@W: CG290 :"C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v":89:28:89:33|Referenced variable ARGB_X is not in sensitivity list.
@W: CG781 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":217:6:217:6|Input PC_A on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":218:7:218:7|Input ALU_R on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":219:7:219:7|Input REG_B on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":220:10:220:10|Input ALUA_DIN on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":221:11:221:11|Input ADDR_BUSX on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":280:9:280:13|An input port (port RESET) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":13:15:13:18|Removing wire ABUS, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":14:15:14:22|Removing wire DBUS_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":17:8:17:9|Removing wire RD, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":18:8:18:9|Removing wire WR, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":22:12:22:22|Removing wire INSTRUCTION, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":26:12:26:16|Removing wire REG_B, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":27:12:27:19|Removing wire ALUA_DIN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":39:11:39:18|Removing wire LDS_SRCX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":41:5:41:10|Removing wire CCL_LD, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":62:11:62:21|Removing wire ALU_ALU_OPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":88:11:88:23|Removing wire ALU_REGA_DINX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":98:11:98:23|Removing wire ALU_DATA_BUSX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":99:11:99:23|Removing wire LDS_DATA_BUSX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:27|Removing wire ALU_DATA_BUS_OEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":102:12:102:27|Removing wire LDS_DATA_BUS_OEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":104:11:104:23|Removing wire ALU_ADDR_BUSX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":105:11:105:23|Removing wire LDS_ADDR_BUSX, as there is no assignment to it.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":13:15:13:18|*Output ABUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":14:15:14:22|*Output DBUS_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":17:8:17:9|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":18:8:18:9|*Output WR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":331:14:331:22|Removing instance registers because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":306:22:306:31|Removing instance ldsDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":289:15:289:16|Removing instance pc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":246:16:246:25|Removing instance aluDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":225:8:225:10|Removing instance alu because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":216:21:216:34|Removing instance abusController because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":123:15:123:20|Removing instance opxMux because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG294 :"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":47:0:47:5|always block should contain at least one event control
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":51:0:51:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":51:0:51:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CL168 :"C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v":26:5:26:16|Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":22:12:22:22|*Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":38:14:38:24|Input port bits 15 to 14 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v":11:14:11:24|Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.

