<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='76' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='75'>/// MachineLoopInfo - This pass is a loop analysis pass.</doc>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='41' u='a' c='_ZNK12_GLOBAL__N_112ExpandPostRA16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='92' u='a' c='_ZNK4llvm13LiveIntervals16getAnalysisUsageERNS_13AnalysisUsageE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='83' u='a' c='_ZNK12_GLOBAL__N_110MachineCSE16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
<def f='llvm/llvm/lib/CodeGen/MachineLoopInfo.cpp' l='36' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1152' u='a' c='_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='189' u='a' c='_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='112' u='a' c='_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='342' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='39' u='a' c='_ZNK12_GLOBAL__N_115X86ExpandPseudo16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='71' u='a' c='_ZNK12_GLOBAL__N_13FPS16getAnalysisUsageERN4llvm13AnalysisUsageE'/>
