{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455818792654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455818792654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 13:06:32 2016 " "Processing started: Thu Feb 18 13:06:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455818792654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455818792654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455818792654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455818793100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793716 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray2-BHV " "Found design unit 1: gray2-BHV" {  } { { "gray2.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/gray2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793720 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray2 " "Found entity 1: gray2" {  } { { "gray2.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/gray2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-BHV " "Found design unit 1: counter-BHV" {  } { { "counter.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793724 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-BHV " "Found design unit 1: clk_gen-BHV" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793728 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Found design unit 1: clk_div-BHV" {  } { { "clk_div.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793731 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793736 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quiz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quiz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quiz-BHV " "Found design unit 1: quiz-BHV" {  } { { "quiz.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/quiz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793739 ""} { "Info" "ISGN_ENTITY_NAME" "1 quiz " "Found entity 1: quiz" {  } { { "quiz.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/quiz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455818793739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455818793739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455818793784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray2 gray2:U_GRAY " "Elaborating entity \"gray2\" for hierarchy \"gray2:U_GRAY\"" {  } { { "top_level.vhd" "U_GRAY" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quiz quiz:U_QUIZ " "Elaborating entity \"quiz\" for hierarchy \"quiz:U_QUIZ\"" {  } { { "top_level.vhd" "U_QUIZ" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U_COUNTER " "Elaborating entity \"counter\" for hierarchy \"counter:U_COUNTER\"" {  } { { "top_level.vhd" "U_COUNTER" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:U_CLK_GEN " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:U_CLK_GEN\"" {  } { { "top_level.vhd" "U_CLK_GEN" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_gen:U_CLK_GEN\|clk_div:U_CD " "Elaborating entity \"clk_div\" for hierarchy \"clk_gen:U_CLK_GEN\|clk_div:U_CD\"" {  } { { "clk_gen.vhd" "U_CD" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_gen.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793831 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_range clk_div.vhd(17) " "VHDL Signal Declaration warning at clk_div.vhd(17): used explicit default value for signal \"max_range\" because signal was never assigned a value" {  } { { "clk_div.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/clk_div.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1455818793832 "|top_level|clk_gen:U_CLK_GEN|clk_div:U_CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "top_level.vhd" "U_LED3" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455818793834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] VCC " "Pin \"led0\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] GND " "Pin \"led0\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455818794584 "|top_level|led3_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455818794584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1455818794744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455818795141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795141 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Stefano/Desktop/Stefano/UF shit/Spring2016/Digital Design/Lab4/top_level/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455818795241 "|top_level|switch[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455818795241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455818795242 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455818795242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455818795242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455818795242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455818795294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 13:06:35 2016 " "Processing ended: Thu Feb 18 13:06:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455818795294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455818795294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455818795294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455818795294 ""}
