v2scible3
proc_reception2
chan_sync2
proc_envoi2
x1_d0_spin_data_in
x1_d0_spin_data_out
poss_out1_0
poss_out1_1
x1_d1_spin_data_in
x1_d1_spin_data_out
proc_port_in1_0
proc_port_in1_1
proc_port_in1_2
proc_port_in1_3
sortie_up21
sortie_up31
poss_out1_2
poss_out1_3
x1_u0_spin_data_out
x1_u1_spin_data_out
x0_u1_spin_data_out
x0_u0_spin_data_out
poss_out0_3
poss_out0_2
sortie_up30
sortie_up20
proc_port_in0_3
proc_port_in0_2
proc_port_in0_1
proc_port_in0_0
x0_d1_spin_data_out
x0_d1_spin_data_in
poss_out0_1
poss_out0_0
x0_d0_spin_data_out
x0_d0_spin_data_in
proc_envoi0
chan_sync0
proc_reception0
v2scible1
init
