# SystemVerilog_Course
This is a detailed SystemVerilog course with the requried labs to experiment

## Detailed Documentation 
https://github.com/mbits-mirafra/SystemVerilog_Course/wiki

## Latest LRM, year 2017 
https://github.com/mbits-mirafra/SystemVerilog_Course/blob/production/doc/ieee-standard-for-systemverilog-2017.pdf
