# Reading C:/altera/10.0/modelsim_ae/tcl/vsim/pref.tcl 
# do pll_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-133) Unable to remove directory "C:\Users\albert\Documents\Quartus_workspace\Pll\simulation\modelsim\rtl_work".
# 目录不是空的。
# 
# . (GetLastError() = 145)
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Copying C:\altera\10.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\10.0\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/albert/Documents/Quartus_workspace/Pll {C:/Users/albert/Documents/Quartus_workspace/Pll/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5e Compiler 2010.02 Feb 27 2010
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# 
# vlog -vlog01compat -work work +incdir+C:/Users/albert/Documents/Quartus_workspace/Pll {C:/Users/albert/Documents/Quartus_workspace/Pll/my_pll_tb.v}
# Model Technology ModelSim ALTERA vlog 6.5e Compiler 2010.02 Feb 27 2010
# -- Compiling module my_pll_tb
# 
# Top level modules:
# 	my_pll_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" my_pll_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps my_pll_tb 
# //  ModelSim ALTERA 6.5e Feb 27 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.my_pll_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#                    0 <<BLOCK 0: Starting the Simulation >>
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: my_pll_tb.pll.altpll_component.pll1
#                    0locked=0 
#  Note : Cyclone II PLL locked to incoming clock
# Time: 110000  Instance: my_pll_tb.pll.altpll_component.pll1
#                  110locked=1 
#                 5000 <<BLOCK 0: Simulation Complete >>
# Break in Module my_pll_tb at C:/Users/albert/Documents/Quartus_workspace/Pll/my_pll_tb.v line 41
# Simulation Breakpoint: Break in Module my_pll_tb at C:/Users/albert/Documents/Quartus_workspace/Pll/my_pll_tb.v line 41
# MACRO ./pll_run_msim_rtl_verilog.do PAUSED at line 17
