Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_elab.v -l t_assert_elab.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for0.v -l t_gen_for0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_if_blk.v -l t_param_if_blk.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_genx_bad.v -l t_case_genx_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_realcvt_bad.v -l t_lint_realcvt_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull2_bad.v -l t_tri_pull2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_circ_bad.v -l t_typedef_circ_bad.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_circ_bad.v:4:9: Unsupported Typespec: id:6, type:RefTypespec, name:a_t.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef_circ_bad.v:5:9: Unsupported Typespec: id:10, type:RefTypespec, name:a_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad_width.v -l t_func_bad_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen6.v -l t_interface_gen6.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_inp_init.v -l t_clk_inp_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_under.v -l t_func_under.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_mem_attr.v -l t_param_mem_attr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_msvc_64.v -l t_math_msvc_64.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_ena.v -l t_trace_ena.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cellarray.v -l t_cellarray.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_real_param.v -l t_real_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_reverse.v -l t_math_reverse.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem.v -l t_sys_readmem.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_pkg_colon_bad.v -l t_lint_pkg_colon_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pkg_colon_bad.v:7:14: Syntax error: mismatched input '::' expecting ';',
   reg mispkgb::bar_t b;
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pkg_colon_bad.v:7:14:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_wild.v -l t_case_wild.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_wild.v:64:6: Syntax error: mismatched input 'endcase' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, 'default', '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'matches', 'tagged', ''', 'inside', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
      endcase
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_case_wild.v:64:6:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_in_assign.v -l t_var_in_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub.v -l t_case_huge_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_incabspath.v -l t_lint_incabspath.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_latchgate.v -l t_clk_latchgate.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_wireloop.v -l t_order_wireloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice.v -l t_mem_slice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_const.v -l t_math_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_real.v -l t_math_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_libinc.v -l t_flag_libinc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_query.v -l t_array_query.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_public.v -l t_func_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_errorlimit_bad.v -l t_flag_errorlimit_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_div0.v -l t_math_div0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_skipidentical.v -l t_flag_skipidentical.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_once_bad.v -l t_lint_once_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_imm2.v -l t_math_imm2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_ifbegin.v -l t_tri_ifbegin.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_blocking.v -l t_blocking.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup_bad.v -l t_var_dup_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:3: Syntax error: extraneous input 'output' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   output bad_reout_port;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:24: Syntax error: no viable alternative at input 'bad_reout_port;',
   output bad_reout_port;
                        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_dup_bad.v:65:24:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_bad.v -l t_func_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_sel.v -l t_param_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_twod.v -l t_interface_twod.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_twod.v:40:17: Port "isubb" definition missing its direction (input, output, inout).
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_defaults.v -l t_func_defaults.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_recurse2_bad.v -l t_inst_recurse2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array.v -l t_interface_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_rnd.v -l t_rnd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -elabuhdm -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_conc_bad.v -l t_mem_slice_conc_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_openfirst.v -l t_dpi_openfirst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_names.v -l t_flag_names.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_const.v -l t_var_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed6.v -l t_math_signed6.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_sformat.v -l t_sys_sformat.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_sformat.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_upscope.v -l t_gen_upscope.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bound2.v -l t_select_bound2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io3.v -l t_mem_multi_io3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_pindup_bad.v -l t_lint_pindup_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:14:7: Syntax error: no viable alternative at input 'sub\n     #(,',
     #(,  // Not found
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:14:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:15:15: Syntax error: no viable alternative at input '(1',
       .NEXIST(1),  // Not found
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:15:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:16:10: Syntax error: no viable alternative at input '(2',
       .P(2),
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:16:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:17:10: Syntax error: no viable alternative at input '(3',
       .P(3))  // Dup
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:17:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:8: Syntax error: no viable alternative at input '(.',
   sub (.o(o),
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:12: Syntax error: extraneous input ')' expecting ',',
   sub (.o(o),
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:18:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:19:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .i(i),
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:19:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:20:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .i(i2),  // Dup
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:20:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:21:8: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
        .nexist(i2)  // Not found
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_pindup_bad.v:21:8:.
[  FATAL] : 0
[ SYNTAX] : 9
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_comboclkloop.v -l t_order_comboclkloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_public.v -l t_trace_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_const_part.v -l t_param_const_part.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_genf.v -l t_unroll_genf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_type_pins.v -l t_enum_type_pins.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_array.v -l t_typedef_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_public.v -l t_param_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_star.v -l t_interface_star.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_lib.v -l t_pp_lib.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib.v:9:4: Null Actual: id:10, type:RefModule, name:n1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_display.v -l t_dpi_display.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39: Syntax error: no viable alternative at input 'module t ();\n\n\n   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."',
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39: Syntax error: mismatched input '"Only Verilator supports PLI-ish DPI calls and sformat conversion."' expecting <EOF>,
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls and sformat conversion."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_display.v:11: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_dimport.v -l t_package_dimport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen.v -l t_interface_gen.v.log
[ERR:CP0313] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen.v:77:15: Illegal modport in generate statement.
[ERR:CP0313] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_gen.v:82:15: Illegal modport in generate statement.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_gater.v -l t_clk_gater.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_type.v -l t_param_type.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_combdly.v -l t_alw_combdly.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param2.v -l t_interface_param2.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:48:22: Port "b" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_param2.v:37:22: Port "a" definition missing its direction (input, output, inout).
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_shortcircuit.v -l t_dpi_shortcircuit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_lsb.v -l t_gen_lsb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inside_wild.v -l t_inside_wild.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_init.v -l t_slice_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_parameter_access.v -l t_interface_parameter_access.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_export.v -l t_package_export.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_eq.v -l t_math_eq.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_genfor_bad.v -l t_lint_width_genfor_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen9.v -l t_interface_gen9.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_public.v -l t_tri_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_name3.v -l t_enum_name3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_sva_notflat.v -l t_cover_sva_notflat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_string.v -l t_string.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_reloop_cam.v -l t_reloop_cam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_gen.v -l t_func_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_sv.v -l t_inst_sv.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_numones.v -l t_func_numones.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_pat_width.v -l t_struct_pat_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop1s.v -l t_multitop1s.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_nest.v -l t_interface_nest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array_bufif.v -l t_tri_array_bufif.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array3.v -l t_param_array3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_unnamed.v -l t_hierarchy_unnamed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_name_bad.v -l t_dpi_name_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_type_methods.v -l t_array_type_methods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_language.v -l t_flag_language.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   // See also t_preproc_kwd.v\n\n   integer bit',
   integer bit; initial bit = 1;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11: Syntax error: mismatched input 'bit' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   integer bit; initial bit = 1;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:16: Syntax error: mismatched input 'initial' expecting <EOF>,
   integer bit; initial bit = 1;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_language.v:10:16:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dedupe_clk_gate.v -l t_dedupe_clk_gate.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_bad.v -l t_interface_modport_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for.v -l t_gen_for.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_return.v -l t_func_return.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_unsup.v -l t_gate_unsup.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for1.v -l t_gen_for1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_reorder.v -l t_alw_reorder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_elim.v -l t_gate_elim.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_top_bad.v -l t_interface_top_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_wide.v -l t_display_wide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unpacked_bad.v -l t_struct_unpacked_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_range.v -l t_func_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_basic.v -l t_gate_basic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_defparam.v -l t_lint_defparam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_latch.v -l t_clk_latch.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen5.v -l t_interface_gen5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_tree.v -l t_inst_tree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_context.v -l t_dpi_context.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_unit.v -l t_func_unit.v.log
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_unit.v:14:11: Null Typespec: id:21, type:RefTypespec, name:.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_var.v -l t_vpi_var.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_fst.v -l t_trace_fst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array.v -l t_mod_interface_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_udp_noname.v -l t_udp_noname.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_typo_bad.v -l t_interface_typo_bad.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_typo_bad.v:21:4: Unsupported Typespec: id:18, type:RefTypespec, name:fo_intf.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_x.v -l t_case_x.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cast.v -l t_cast.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inside.v -l t_inside.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_wire_types.v -l t_wire_types.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_runtime_range.v -l t_select_runtime_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad2.v -l t_func_bad2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_in_assign_bad.v -l t_var_in_assign_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_signed1.v -l t_inst_signed1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_fi.v -l t_flag_fi.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1_wrap.v -l t_embed1_wrap.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_export.v -l t_interface_modport_export.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_long.v -l t_param_long.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_cpu.v -l t_sv_cpu.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu.v:136:3: Unknown port "pad".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu.v:131:4: Null Actual: id:79, type:RefModule, name:i_chip.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed.v -l t_math_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_bind_public.v -l t_interface_bind_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_begin2.v -l t_func_begin2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_rep.v -l t_math_shift_rep.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmodule.v -l t_flag_topmodule.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_pragmas.v -l t_pp_pragmas.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:7:1: Unknown macro "verilog".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:40:1: Unknown macro "remove_gatenames".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:42:1: Unknown macro "remove_netnames".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:7: Unknown macro "verilog".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:40: Unknown macro "remove_gatenames".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_pragmas.v:42: Unknown macro "remove_netnames".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_precedence.v -l t_math_precedence.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface2.v -l t_interface2.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:95:28: Port "c_data" definition missing its direction (input, output, inout).
[ERR:IG0808] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface2.v:106:1: Object has duplicates: id:20, type:Module, name:work@modunused.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_sum.v -l t_func_sum.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_merge.v -l t_display_merge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_forif.v -l t_gen_forif.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_complexcond.v -l t_unroll_complexcond.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_file_basic.v -l t_sys_file_basic.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_file_basic.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_runflag.v -l t_runflag.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_inside.v -l t_case_inside.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_hide.v -l t_var_bad_hide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_comma_bad.v -l t_for_comma_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed4.v -l t_math_signed4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_break.v -l t_for_break.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_bound.v -l t_unopt_bound.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_decoration.v -l t_trace_decoration.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_string.v -l t_display_string.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial_dlyass.v -l t_initial_dlyass.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pipe_filter.v -l t_pipe_filter.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:10:13: Syntax error: no viable alternative at input 'example line 10',
example line 10;
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:10:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:11:13: Syntax error: no viable alternative at input 'example line 11',
example line 11;
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter.v:11:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:6:9: Syntax error: no viable alternative at input 'inc line 6',
inc line 6;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:6:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:7:9: Syntax error: no viable alternative at input 'inc line 7',
inc line 7;  // example_lint_off_line FOO
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:7:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:8:9: Syntax error: no viable alternative at input 'inc line 8',
inc line 8;  // example_lint_off_line BAR
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:8:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:9:9: Syntax error: no viable alternative at input 'inc line 9',
inc line 9;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pipe_filter_inc.vh:9:9:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_realtime.v -l t_display_realtime.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param.v -l t_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const.v -l t_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsized_bad.v -l t_lint_unsized_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_plusargs_bad.v -l t_sys_plusargs_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_rev.v -l t_array_rev.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_hide2.v -l t_var_bad_hide2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_ifdef.v -l t_preproc_ifdef.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_dly.v -l t_alw_dly.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad1.v -l t_var_ref_bad1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat_sel_bad.v -l t_math_concat_sel_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_vliw.v -l t_math_vliw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func.v -l t_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_twocall.v -l t_func_twocall.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write1_tasks.v -l t_case_write1_tasks.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1_tasks.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_chg_first.v -l t_chg_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat.v -l t_clk_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsup_mixed.v -l t_lint_unsup_mixed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_bsspace_bad.v -l t_lint_bsspace_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_bsspace_bad.v:12: Syntax error: no viable alternative at input 'blak\n\nmodule',
module t;
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_bsspace_bad.v:12:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_port2_bad.v -l t_var_port2_bad.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_port2_bad.v:6:11: Port "portwithoin" definition missing its direction (input, output, inout).
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_longname.v -l t_mod_longname.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_blksync_bad.v -l t_lint_blksync_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_struct_array_modport.v -l t_slice_struct_array_modport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_csplit.v -l t_flag_csplit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_EXAMPLE.v -l t_EXAMPLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array1.v -l t_mod_interface_array1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_outoforder.v -l t_var_outoforder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_rand.v -l t_func_rand.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_dpulse.v -l t_clk_dpulse.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_clkinst.v -l t_order_clkinst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_large_methods.v -l t_enum_large_methods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modportlist.v -l t_interface_modportlist.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:26: Syntax error: no viable alternative at input 'my_module m(.clk(clk), iface',
   my_module m(.clk(clk), iface);
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:15: Syntax error: no viable alternative at input '(.',
   my_module m(.clk(clk), iface);
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:23: Syntax error: extraneous input ')' expecting ',',
   my_module m(.clk(clk), iface);
                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modportlist.v:10:23:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen8.v -l t_interface_gen8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_savable.v -l t_savable.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_wide.v -l t_func_wide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_ttempty.v -l t_preproc_ttempty.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_dff.v -l t_inst_dff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unoptflat_simple_2.v -l t_unoptflat_simple_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_abs.v -l t_package_abs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_bus_mux_demux.v -l t_sv_bus_mux_demux.v.log
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux.v:48:1: Unmached label "t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux.v:193:13: closing label "sv_bus_mux_demux_tb".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_overflow_bad.v -l t_const_overflow_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist_inc.v -l t_preproc_persist_inc.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v:8:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist_inc.v:8:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_line.v -l t_cover_line.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_func.v -l t_mem_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_onehot.v -l t_case_onehot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past.v -l t_past.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift.v -l t_math_shift.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmod2_bad.v -l t_flag_topmod2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_dec_mixed_bad.v -l t_const_dec_mixed_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   parameter [200:0] MIXED = 32'dx_1',
   parameter [200:0] MIXED = 32'dx_1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35: Syntax error: extraneous input '1' expecting ';',
   parameter [200:0] MIXED = 32'dx_1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:8:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:10: Syntax error: extraneous input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_const_dec_mixed_bad.v:10:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface1_modport.v -l t_interface1_modport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inout2.v -l t_tri_inout2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_primitive.v -l t_trace_primitive.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:34: Syntax error: extraneous input 'assign' expecting {'input', 'output', 'reg', '(*', 'table', 'initial'},
assign b = ~a;
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:34:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:35: Syntax error: mismatched input 'endprimitive' expecting <EOF>,
endprimitive
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_trace_primitive.v:35:0:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_name2.v -l t_enum_name2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum.v -l t_enum.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n\n   localparam FIVE = 5;\n\n   enum { e0,\n\t  e1,\n\t  e3=3,\n\t  e5=FIVE,\n\t  e10_[2] = 10,\n\t  e12,\n\t  e20_[5:7] = 25,\n\t  e20_z,\n\t  e30_[7:5] = 30,\n\t  e30_z\n\t  } EN;\n\n   enum {\n\t z5 = e5\n\t } ZN;\n\n   typedef enum [',
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: no viable alternative at input 'enum [',
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16: Syntax error: mismatched input '[' expecting {'{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   typedef enum [2:0] { ONES=~0 } three_t;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:22: Syntax error: mismatched input '{' expecting ';',
   typedef enum [2:0] { ONES=~0 } three_t;
                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:33:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:41:3: Syntax error: mismatched input 'initial' expecting <EOF>,
   initial begin
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum.v:41:3:.
[  FATAL] : 0
[ SYNTAX] : 5
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_extend.v -l t_extend.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_misdef_bad.v -l t_pp_misdef_bad.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:10:4: Unknown macro "NDEFINED".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:13:6: Unknown macro "imescale".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:10: Unknown macro "NDEFINED".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_misdef_bad.v:13: Unknown macro "imescale".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_delref.v -l t_gate_delref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_genvar_misuse_bad.v -l t_genvar_misuse_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_bad.v -l t_interface_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_arraysel_wide.v -l t_arraysel_wide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -elabuhdm -sverilog -timescale=1ns/1ns t_lint_always_comb_bad.v -l t_lint_always_comb_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_threads.v -l t_dpi_threads.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:39: Syntax error: extraneous input '"Only Verilator supports PLI-ish DPI calls."' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_threads.v:19: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_grey.v -l t_func_grey.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef.v -l t_typedef.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:6:1: Using programs is discouraged "work@t", programs are obsoleted by UVM.
[WRN:CP0323] ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:29:15: Multiply defined typedef "instr_mem_t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_typedef.v:29:7: previous definition.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bind2.v -l t_bind2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_slice.v -l t_inst_slice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_nest.v -l t_case_nest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param1.v -l t_interface_param1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_program.v -l t_program.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_program.v:6:1: Using programs is discouraged "work@t", programs are obsoleted by UVM.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed3.v -l t_math_signed3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_dtype_bad.v -l t_mem_slice_dtype_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_loop.v -l t_select_loop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_synth.v -l t_assert_synth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_verilated_all.v -l t_verilated_all.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub2.v -l t_case_huge_sub2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_eqcase.v -l t_tri_eqcase.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_self_return.v -l t_gen_self_return.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_nomod_bad.v -l t_flag_nomod_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_init.v -l t_struct_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dotted.v -l t_var_dotted.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_missing.v -l t_inst_missing.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:21: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   wire ok = 1'b0;\n   // verilator lint_off PINNOCONNECT\n   // verilator lint_off PINCONNECTEMPTY\n   sub sub (.ok(ok), ,',
   sub sub (.ok(ok), , .nc());
                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:11: Syntax error: no viable alternative at input 'sub sub (',
   sub sub (.ok(ok), , .nc());
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:10:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:13: Syntax error: mismatched input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing.v:13:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_split.v -l t_alw_split.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_identifier_bad.v -l t_hierarchy_identifier_bad.v.log
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:6:1: Unmached label "t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:53:13: closing label "t_bad".
[ERR:CP0341] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:30:27: Unmached label "if_cnt_finish",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier_bad.v:33:10: closing label "if_cnt_finish_bad".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_kwd.v -l t_preproc_kwd.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:73: Unsupported keyword set: "VAMS-2.3".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:16: Syntax error: missing {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER} at ';',
  integer signed; initial signed = 1;
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:26: Syntax error: mismatched input 'signed' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer signed; initial signed = 1;
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:33: Syntax error: mismatched input '=' expecting {'[', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer signed; initial signed = 1;
                                 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:33:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:35: Syntax error: mismatched input '1' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer signed; initial signed = 1;
                                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:29:35:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:10: Syntax error: mismatched input 'bit' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer bit; initial bit = 1;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:23: Syntax error: mismatched input 'bit' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer bit; initial bit = 1;
                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:27: Syntax error: missing {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER} at '=',
  integer bit; initial bit = 1;
                           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:35:27:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:10: Syntax error: mismatched input 'final' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
  integer final; initial final = 1;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:25: Syntax error: mismatched input 'final' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, ';', 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer final; initial final = 1;
                         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:25:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:31: Syntax error: mismatched input '=' expecting {POUND_POUND_DELAY, POUND_DELAY, ATSTAR, AT_PARENS_STAR, 'type', 'local', 'super', '{', '->', 'if', 'foreach', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'void', '$', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, SURELOG_MACRO_NOT_DEFINED},
  integer final; initial final = 1;
                               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_kwd.v:41:31:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_threads_counter.v -l t_threads_counter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_svl.v -l t_math_svl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_mp_func.v -l t_interface_mp_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_fread.v -l t_sys_fread.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:29:22: Unsupported Typespec: id:35, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:30:22: Unsupported Typespec: id:45, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:31:22: Unsupported Typespec: id:55, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:32:22: Unsupported Typespec: id:65, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:33:22: Unsupported Typespec: id:75, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:34:22: Unsupported Typespec: id:85, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:35:22: Unsupported Typespec: id:95, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:36:22: Unsupported Typespec: id:105, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:37:22: Unsupported Typespec: id:115, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:38:22: Unsupported Typespec: id:125, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:49:44: Unsupported Typespec: id:166, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:50:44: Unsupported Typespec: id:179, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:51:44: Unsupported Typespec: id:192, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:52:44: Unsupported Typespec: id:205, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:53:44: Unsupported Typespec: id:218, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:54:44: Unsupported Typespec: id:231, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:55:44: Unsupported Typespec: id:244, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:56:44: Unsupported Typespec: id:257, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:57:44: Unsupported Typespec: id:270, type:RefTypespec, name:i.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_fread.v:58:44: Unsupported Typespec: id:283, type:RefTypespec, name:i.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 20
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bind.v -l t_bind.v.log
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:44:1: Using programs is discouraged "work@Prog", programs are obsoleted by UVM.
[WRN:CP0314] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:75:1: Using programs is discouraged "work@Prog2", programs are obsoleted by UVM.
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:45:12: Illegal implicit net "id:81, name: a_finished".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:76:12: Illegal implicit net "id:85, name: b_finished".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:45:12: Null Actual: id:81, type:RefObj, name:a_finished.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_bind.v:76:12: Null Actual: id:85, type:RefObj, name:b_finished.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_iface.v -l t_lint_unused_iface.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stop_bad.v -l t_stop_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_unpacked.v -l t_array_pattern_unpacked.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit_def_bad.v -l t_lint_implicit_def_bad.v.log
[ERR:PP0120] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:21: Illegal directive in design element "`resetall".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:14: Syntax error: extraneous input '`default_nettype' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
`default_nettype none
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:14:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:15:3: Syntax error: mismatched input 'assign' expecting <EOF>,
   assign imp_err = 1'b1;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_implicit_def_bad.v:15:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_file_scan.v -l t_sys_file_scan.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_sys_file_scan.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_nonamebegin.v -l t_var_nonamebegin.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_split_rst.v -l t_alw_split_rst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_missing_bad.v -l t_interface_missing_bad.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_missing_bad.v:13:4: Unsupported Typespec: id:11, type:RefTypespec, name:foo_intf.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_missing_bad.v:13:4: Unsupported Typespec: id:26, type:RefTypespec, name:foo_intf.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_missing_bad.v:19:4: Null Actual: id:13, type:RefModule, name:the_foo.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_parse_delay.v -l t_parse_delay.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_lib.v -l t_func_lib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_missing_bad.v -l t_inst_missing_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:21: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   wire ok = 1'b0;\n   sub sub (.ok(ok), ,',
   sub sub (.ok(ok), , .nc());
                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:11: Syntax error: no viable alternative at input 'sub sub (',
   sub sub (.ok(ok), , .nc());
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:8:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:9: Syntax error: mismatched input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_missing_bad.v:9:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_bad.v -l t_display_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_array_bad.v -l t_func_const_packed_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_array.v -l t_struct_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_addr.v -l t_sys_readmem_bad_addr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_bad.v -l t_array_pattern_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_named.v -l t_func_named.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_bad.v -l t_lint_unused_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_shortcircuit2.v -l t_dpi_shortcircuit2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_display.v -l t_pp_display.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:20:9: Unused macro argument "left".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:55: Syntax error: no viable alternative at input '$display("pre thrupre thrumid thrupost post: #~@"right',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
                                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:55:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:14: Syntax error: mismatched input '(' expecting ';',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:70: Syntax error: missing '(' at '"#~"',
      $display("pre thrupre thrumid thrupost post: #~@"right#~@side#~@"#~");
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:23:70:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:31: Syntax error: no viable alternative at input '$display("left_side: #~@"`',
      $display("left_side: #~@"`rs\"#~");
                               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:14: Syntax error: mismatched input '(' expecting ';',
      $display("left_side: #~@"`rs\"#~");
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:34: Syntax error: mismatched input '\' expecting <EOF>,
      $display("left_side: #~@"`rs\"#~");
                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_display.v:26:34:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array.v -l t_param_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_param.v -l t_trace_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_leak.v -l t_leak.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_escape.v -l t_var_escape.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_dangle.v -l t_tri_dangle.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow6.v -l t_math_pow6.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial_edge.v -l t_initial_edge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_xref_gen.v -l t_var_xref_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused.v -l t_lint_unused.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_digit.v -l t_sys_readmem_bad_digit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_loop.v -l t_for_loop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_value.v -l t_param_value.v.log
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unsup_deassign.v -l t_lint_unsup_deassign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_const_bad.v -l t_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_real.v -l t_param_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_enum.v -l t_package_enum.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_backw_index_bad.v -l t_array_backw_index_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slice_bad.v -l t_mem_slice_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:30: Syntax error: mismatched input '[' expecting '=',
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:41: Syntax error: extraneous input '=' expecting {'[', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:53: Syntax error: mismatched input '?' expecting ';',
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:53:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:82: Syntax error: extraneous input ':' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   assign active_command3[1:0][2:0][3:0] = (use_AnB) ?  command_A3[1:0][2:0][3:0] : command_B3[1:0][1:0][3:0];
                                                                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_slice_bad.v:38:82:.
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_group.v -l t_case_group.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_declfilename.v -l t_lint_declfilename.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_width.v -l t_math_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_string.v -l t_trace_string.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_optm_redor.v -l t_optm_redor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past_unsup_bad.v -l t_past_unsup_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_comma.v -l t_inst_comma.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_param.v -l t_typedef_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_gen.v -l t_clk_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_ref_bad.v -l t_mem_multi_ref_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:18:18: Syntax error: no viable alternative at input 'module t (/*AUTOARG*/);\n   reg       dimn;\n   reg [1:0] dim0;\n   reg [1:0] dim1 [1:0];\n   reg [1:0] dim2 [1:0][1:0];\n   reg       dim0nv[1:0];\n\n   initial begin\n      dimn[1:0] = 0;            // Bad: Not ranged\n      dim0[1][1] = 0;           // Bad: Not arrayed\n      dim1[1][1][1] = 0;        // Bad: Not arrayed to right depth\n      dim2[1][1][1] = 0;        // OK\n      dim2[0 +: 1][',
      dim2[0 +: 1][1] = 0;      // Bad: Range on non-bits
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:18:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:13:3: Syntax error: mismatched input 'initial' expecting <EOF>,
   initial begin
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_multi_ref_bad.v:13:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_2exp_bad.v -l t_dpi_2exp_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_fifo.v -l t_mem_fifo.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_while.v -l t_param_while.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_port.v -l t_typedef_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist.v -l t_preproc_persist.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v:6:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist.v:6:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cdc_async_bad.v -l t_cdc_async_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat0.v -l t_math_concat0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_timescale.v -l t_trace_timescale.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_dup_bad.v -l t_assert_dup_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad2.v -l t_var_ref_bad2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_dotted.v -l t_func_dotted.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit.v -l t_lint_implicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_xinitial_unique.v -l t_flag_xinitial_unique.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_real2.v -l t_param_real2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_inc_notfound_bad.v -l t_preproc_inc_notfound_bad.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_notfound_bad.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/this_file_is_not_found.vh".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_crazy_sel.v -l t_crazy_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup2_bad.v -l t_var_dup2_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen2.v -l t_interface_gen2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_order.v -l t_langext_order.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:10:15: Syntax error: no viable alternative at input 'input do',
module t(input do);
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:10:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:29: Syntax error: no viable alternative at input 't_langext_order_sub sub (.do',
   t_langext_order_sub sub (.do(do));
                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:28: Syntax error: no viable alternative at input '(.',
   t_langext_order_sub sub (.do(do));
                            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order.v:11:28:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vams_basic.v -l t_vams_basic.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_basic.v:6: Unsupported keyword set: "VAMS-2.3".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_basic.v:42:12: Unsupported Typespec: id:19, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_basic.v:42:12: Unsupported Typespec: id:123, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_basic.v:23:4: Unsupported Typespec: id:120, type:RefTypespec, name:wreal.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_dot.v -l t_package_dot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_arith.v -l t_math_arith.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_dupdef.v -l t_pp_dupdef.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_dupitems.v -l t_case_dupitems.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_bboxsys.v -l t_flag_bboxsys.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_aport.v -l t_inst_aport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range3.v -l t_select_bad_range3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_packed_struct.v -l t_trace_packed_struct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_stats.v -l t_flag_stats.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed.v -l t_mem_packed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_vams.v -l t_dpi_vams.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:7: Unsupported keyword set: "1800+VAMS".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:17:4: Unsupported Typespec: id:25, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_vams.v:19:4: Unsupported Typespec: id:29, type:RefTypespec, name:wreal.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed5.v -l t_math_signed5.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_signed5.v:11:10: Unused macro argument "vs".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_comboloop.v -l t_order_comboloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array.v -l t_tri_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const2_bad.v -l t_func_const2_bad.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:28:4: Unsupported Typespec: id:52, type:RefTypespec, name:c9.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:41:4: Unsupported Typespec: id:91, type:RefTypespec, name:b8.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:42:4: Unsupported Typespec: id:94, type:RefTypespec, name:b8.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const2_bad.v:43:4: Unsupported Typespec: id:97, type:RefTypespec, name:b8.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_size_bad.v -l t_interface_size_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_sys.v -l t_dpi_sys.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:4: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39: Syntax error: no viable alternative at input 'module t ();\n\n\n   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."',
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39: Syntax error: mismatched input '"Only Verilator supports PLI-ish DPI calls."' expecting <EOF>,
   SURELOG_MACRO_NOT_DEFINED:error!!!  "Only Verilator supports PLI-ish DPI calls."
                                       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15:39:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_sys.v:15: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat3.v -l t_clk_concat3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_assign_landr.v -l t_var_assign_landr.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_index2.v -l t_select_index2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_flip.v -l t_func_flip.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_svl2.v -l t_math_svl2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_write_read.v -l t_struct_packed_write_read.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref.v -l t_var_ref.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_regfirst.v -l t_func_regfirst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_exp_bad.v -l t_dpi_exp_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream2.v -l t_stream2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_bad_hide.v -l t_enum_bad_hide.v.log
[WRN:CP0323] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_bad_hide.v:10:12: Multiply defined typedef "hide_enum_t",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_bad_hide.v:6:1: previous definition.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shiftrs.v -l t_math_shiftrs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_scope_map.v -l t_scope_map.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_cmp.v -l t_math_cmp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dos.v -l t_dos.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_deep.v -l t_case_deep.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_mod_paren_bad.v -l t_lint_mod_paren_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_mod_paren_bad.v:12:5: Syntax error: mismatched input '(' expecting ';',
   ) (
     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_mod_paren_bad.v:12:5:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_zx_bad.v -l t_case_zx_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_werror.v -l t_flag_werror.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clocker.v -l t_clocker.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_module.v -l t_param_module.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat2.v -l t_clk_concat2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat2.v:85:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull01.v -l t_tri_pull01.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pullup.v -l t_tri_pullup.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_outp.v -l t_func_outp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_over_bad.v -l t_math_shift_over_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_packed_sysfunct.v -l t_array_packed_sysfunct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_delay.v -l t_delay.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_endian.v -l t_func_endian.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_2.v -l t_detectarray_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem.v -l t_mem.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_banks.v -l t_mem_banks.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_intdot2.v -l t_gen_intdot2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_mislevel.v -l t_gen_mislevel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_unimpl.v -l t_vpi_unimpl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array_bad.v -l t_inst_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_arraymux.v -l t_interface_arraymux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_twodeep.v -l t_package_twodeep.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_compare.v -l t_array_compare.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first_b.v -l t_param_first_b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_cat.v -l t_trace_cat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_opt.v -l t_concat_opt.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_sign_extend.v -l t_math_sign_extend.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_assign.v -l t_gen_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_funcbound.v -l t_for_funcbound.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_lib.v -l t_dpi_lib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_final.v -l t_final.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_inc.v -l t_gen_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_if.v -l t_gen_if.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat64.v -l t_math_concat64.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen3.v -l t_interface_gen3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_int.v -l t_enum_int.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_default_bad.v -l t_param_default_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen12.v -l t_interface_gen12.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order.v -l t_order.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:34:4: Unknown port "one".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:37:4: Unknown port "m_from_clk_lev1_r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:38:4: Unknown port "n_from_clk_lev2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:39:4: Unknown port "o_from_com_levs11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:40:4: Unknown port "o_from_comandclk_levs12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:43:4: Unknown port "a_to_clk_levm3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:44:4: Unknown port "b_to_clk_levm1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:45:4: Unknown port "c_com_levs10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:46:4: Unknown port "d_to_clk_levm2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:51:4: Unknown port "o_subfrom_clk_lev2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:53:4: Unknown port "m_from_clk_lev1_r".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:33:4: Null Actual: id:11, type:RefModule, name:a.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_order.v:48:4: Null Actual: id:49, type:RefModule, name:b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 13
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_notunsized.v -l t_inst_notunsized.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_underline_bad.v -l t_pp_underline_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_colonplus_bad.v -l t_lint_colonplus_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_typedef_signed.v -l t_typedef_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_div.v -l t_math_div.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overzero.v -l t_var_overzero.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_plusloop.v -l t_select_plusloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_optm_if_array.v -l t_optm_if_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_woff.v -l t_flag_woff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_darray.v -l t_inst_darray.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_multidriven.v -l t_order_multidriven.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_2.v -l t_langext_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_dup_ign.v -l t_mod_dup_ign.v.log
[WRN:CP0334] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_ign.v:18:1: Colliding compilation unit name: "sub",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_ign.v:10:1: previous usage.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_hierarchy_identifier.v -l t_hierarchy_identifier.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:30:26: Syntax error: mismatched input '\' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   if (cnt==SIZE) begin : \0escaped___name
                          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:30:26:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:33:3: Syntax error: extraneous input 'end' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   end : \0escaped___name
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_hierarchy_identifier.v:33:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_nocolon.v -l t_interface_array_nocolon.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_list_bad.v -l t_array_list_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_struct_bad2.v -l t_func_const_packed_struct_bad2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream3.v -l t_stream3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_concat.v -l t_math_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_index.v -l t_select_index.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_debug_noleak.v -l t_flag_debug_noleak.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_named_2.v -l t_param_named_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_iforder.v -l t_mem_iforder.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_getenv.v -l t_flag_getenv.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_input_eq_bad.v -l t_lint_input_eq_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_def09.v -l t_preproc_def09.v.log
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:9: Recursive macro definition for "DTOP",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:9: macro used in macro "DTOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:1: Unknown macro "DTOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:50:14: Unknown macro "DTOP".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:55:9: Unused macro argument "a="=".
[ERR:PP0109] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:56: Macro instantiation omits argument 1 (a) for "MACROQUOTE",
${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:55:9: No default value for argument 1 (a) in macro definition.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:11: Syntax error: mismatched input ''' expecting <EOF>,
'initial $display("start", "msg1" , "msg2", "end");'
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_def09.v:11:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overwidth_bad.v -l t_var_overwidth_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_wide_io.v -l t_param_wide_io.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_subout_bad.v -l t_lint_subout_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_get.v -l t_vpi_get.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_scope_bad.v -l t_clk_scope_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initial.v -l t_initial.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_sysfunct.v -l t_struct_packed_sysfunct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_b.v -l t_order_b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_debugi9.v -l t_flag_debugi9.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_packed.v -l t_array_pattern_packed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_altera_lpm.v -l t_altera_lpm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_various.v -l t_tri_various.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unpacked.v -l t_struct_unpacked.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_mul.v -l t_math_mul.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow3.v -l t_math_pow3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_types_bad.v -l t_var_types_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_table_fsm.v -l t_table_fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_a.v -l t_order_a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_enum.v -l t_bitsel_enum.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -elabuhdm  -sverilog -timescale=1ns/1ns t_wire_beh_bad.v -l t_wire_beh_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_first.v -l t_order_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct2.v -l t_bitsel_struct2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_unconn.v -l t_tri_unconn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_noline.v -l t_preproc_noline.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_noline.v:9:9: Syntax error: no viable alternative at input 'Hello in t_preproc_psl',
Hello in t_preproc_psl.v
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_noline.v:9:9:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const3_bad.v -l t_func_const3_bad.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const3_bad.v:18:4: Unsupported Typespec: id:17, type:RefTypespec, name:c9.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const3_bad.v:27:4: Unsupported Typespec: id:44, type:RefTypespec, name:b9.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const3_bad.v:28:4: Unsupported Typespec: id:47, type:RefTypespec, name:b9.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_func_const3_bad.v:29:4: Unsupported Typespec: id:50, type:RefTypespec, name:b9.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_real_abs.v -l t_func_real_abs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_itemwidth.v -l t_case_itemwidth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_circ_bad.v -l t_param_circ_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_mlog2.v -l t_func_mlog2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_string.v -l t_dpi_string.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_past_bad.v -l t_past_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_comb_use.v -l t_lint_comb_use.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_persist2.v -l t_preproc_persist2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v:6:7: Syntax error: no viable alternative at input 'Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v"',
Inside "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v".
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_persist2.v:6:7:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_recurse1.v -l t_mod_recurse1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_reducer.v -l t_case_reducer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed_wire.v -l t_math_signed_wire.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_wide_out_bad.v -l t_func_wide_out_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_const_bad.v -l t_var_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow.v -l t_math_pow.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_vgen.v -l t_math_vgen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unpacked_array_order.v -l t_unpacked_array_order.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed_bad.v -l t_mem_packed_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_xml_first.v -l t_xml_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array.v -l t_inst_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_packed_value_list.v -l t_struct_packed_value_list.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pick.v -l t_math_pick.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_combo.v -l t_unopt_combo.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct.v -l t_bitsel_struct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_modport.v -l t_interface_array_modport.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_port.v -l t_struct_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inz.v -l t_tri_inz.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup2.v -l t_var_dup2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_cond.v -l t_mem_cond.v.log
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_mem_cond.v:18:10: Null Typespec: id:33, type:RefTypespec, name:.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_first.v -l t_func_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_ddeep_width.v -l t_param_ddeep_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_local.v -l t_gen_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_large_bad.v -l t_concat_large_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_bad.v -l t_func_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_attr_parenstar.v -l t_attr_parenstar.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:32:12: Syntax error: no viable alternative at input '@ (*',
   always @ (*
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:32:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:35:3: Syntax error: extraneous input 'end' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   end
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_attr_parenstar.v:35:3:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed2.v -l t_math_signed2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_sel_range.v -l t_param_sel_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_converge.v -l t_unopt_converge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_rsvd_port.v -l t_var_rsvd_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_alw.v -l t_gen_alw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_scstruct.v -l t_trace_scstruct.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_overwide.v -l t_inst_overwide.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_a_first_cc.v -l t_a_first_cc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_basic.v -l t_assert_basic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_mism.v -l t_inst_mism.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_check.v -l t_func_check.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_v2k.v -l t_inst_v2k.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:34:8: Unknown port "osizedreg".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:36:8: Unknown port "oonewire".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:38:8: Unknown port "tied".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:40:8: Unknown port "isizedwire".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:41:8: Unknown port "ionewire".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_v2k.v:31:4: Null Actual: id:26, type:RefModule, name:sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pullvec_bad.v -l t_tri_pullvec_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport_import.v -l t_interface_modport_import.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_graph.v -l t_tri_graph.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_lib_sub.v -l t_func_lib_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_pinsizes.v -l t_var_pinsizes.v.log
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:26:12: Null Typespec: id:95, type:RefTypespec, name:.
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_pinsizes.v:37:13: Null Typespec: id:156, type:RefTypespec, name:.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_portsel.v -l t_struct_portsel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_udp.v -l t_udp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen11.v -l t_interface_gen11.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dedupe_seq_logic.v -l t_dedupe_seq_logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_3.v -l t_langext_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_first.v -l t_clk_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_sv.v -l t_var_bad_sv.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:7:7: Syntax error: mismatched input 'do' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   reg do;
       ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:7:7:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:13: Syntax error: no viable alternative at input 'mod mod (.do',
   mod mod (.do(bar));
             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:12: Syntax error: no viable alternative at input '(.',
   mod mod (.do(bar));
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_bad_sv.v:8:12:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen4.v -l t_interface_gen4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_func.v -l t_enum_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_index.v -l t_gen_index.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first.v -l t_inst_first.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:53:10: Unknown port "o_w5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:54:10: Unknown port "o_w5_d1r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:55:10: Unknown port "o_w40".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:56:10: Unknown port "o_w104".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:58:10: Unknown port "i_w5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:59:10: Unknown port "i_w40".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:60:10: Unknown port "i_w104".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:68:10: Unknown port "o2_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:69:10: Unknown port "i2_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:70:10: Unknown port "wide_for_trace".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:71:10: Unknown port "wide_for_trace_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:74:9: Unknown port "o_seq_d1r".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:75:9: Unknown port "o_com".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:78:9: Unknown port "i_seq".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:79:9: Unknown port "i_com".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:50:4: Null Actual: id:32, type:RefModule, name:a.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_inst_first.v:67:4: Null Actual: id:83, type:RefModule, name:b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_multidriven_bad.v -l t_lint_multidriven_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_overcmp.v -l t_var_overcmp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_little.v -l t_select_little.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write1.v -l t_case_write1.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write1.v:21:4: Null Actual: id:11, type:RefModule, name:tasks.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_type2.v -l t_param_type2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io.v -l t_mem_multi_io.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_quad.v -l t_order_quad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write2.v -l t_case_write2.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2.v:21:4: Null Actual: id:11, type:RefModule, name:tasks.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_ref_bad3.v -l t_var_ref_bad3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multidim.v -l t_mem_multidim.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_lib.v -l t_flag_lib.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_lib.v:8:4: Null Actual: id:7, type:RefModule, name:a.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_auto1.v -l t_case_auto1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_var_bad.v -l t_gen_var_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_shift_sel.v -l t_math_shift_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_dup_bad.v -l t_dpi_dup_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first_a.v -l t_param_first_a.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first_a.v:21:4: Null Actual: id:16, type:RefModule, name:b.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_splitord.v -l t_alw_splitord.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen10.v -l t_interface_gen10.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_static_elab.v -l t_static_elab.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bench_mux4k.v -l t_bench_mux4k.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_noinl.v -l t_func_noinl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_ccall.v -l t_inst_ccall.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_life.v -l t_var_life.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_loop_bad.v -l t_order_loop_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_negative.v -l t_select_negative.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_memory.v -l t_vpi_memory.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_array.v -l t_gate_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_struct3.v -l t_bitsel_struct3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_array.v -l t_unopt_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_gen.v -l t_tri_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_const.v -l t_gen_cond_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow5.v -l t_math_pow5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_equal.v -l t_math_equal.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_bad.v -l t_lint_width_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_const_bad.v -l t_bitsel_const_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_swap.v -l t_math_swap.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_runflag_seed.v -l t_runflag_seed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_port_array.v -l t_inst_port_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for_overlap.v -l t_gen_for_overlap.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_block_redecl_bad.v -l t_lint_block_redecl_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_1.v -l t_langext_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_xinitial_0.v -l t_flag_xinitial_0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_lib_library.v -l t_pp_lib_library.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:11: Unknown macro "WIDTH".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:10: Syntax error: no viable alternative at input '[SURELOG_MACRO_NOT_DEFINED:WIDTH!!!',
   input [SURELOG_MACRO_NOT_DEFINED:WIDTH!!! -1:0] a;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:45: Syntax error: extraneous input '-' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input [SURELOG_MACRO_NOT_DEFINED:WIDTH!!! -1:0] a;
                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7:45:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_lib_library.v:7: Unknown macro "WIDTH".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_x_bad.v -l t_case_x_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_implicit_port.v -l t_lint_implicit_port.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_import_name_bad.v -l t_lint_import_name_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_repeat.v -l t_repeat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_dup_bad.v -l t_mod_dup_bad.v.log
[WRN:CP0334] ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_bad.v:13:1: Colliding compilation unit name: "a",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_mod_dup_bad.v:6:1: previous usage.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_open.v -l t_dpi_open.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_twoedge.v -l t_mem_twoedge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package.v -l t_package.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_package.v:33:4: Unsupported Typespec: id:122, type:RefTypespec, name:$unit::unit_type_t.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for2.v -l t_gen_for2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_qw.v -l t_dpi_qw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_fdup.v -l t_gate_fdup.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_init_bug.v -l t_for_init_bug.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_tri.v -l t_math_tri.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_question.v -l t_assert_question.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_esc_bad.v -l t_display_esc_bad.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display_esc_bad.v:8:20: Unknown escaped sequence '\y'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display_esc_bad.v:8:22: Unknown escaped sequence '\z'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_signed.v -l t_display_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_accessors.v -l t_dpi_accessors.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_count.v -l t_for_count.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enumeration.v -l t_enumeration.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_unused_iface_bad.v -l t_lint_unused_iface_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_iff.v -l t_iff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_suggest_bad.v -l t_var_suggest_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_func.v -l t_param_func.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_restore_bad.v -l t_lint_restore_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_comp.v -l t_assert_comp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_tieout.v -l t_var_tieout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_misarray_bad.v -l t_inst_misarray_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_set.v -l t_select_set.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_while.v -l t_func_while.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_gate.v -l t_tri_gate.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:2: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:37: Syntax error: extraneous input '"Unknown test name"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Unknown test name"
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_tri_gate.v:36: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_slot.v -l t_mem_slot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_setout_bad.v -l t_lint_setout_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_select.v -l t_tri_select.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range2.v -l t_select_bad_range2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_missing.v -l t_gen_missing.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:2: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:37: Syntax error: extraneous input '"Bad Test"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Bad Test"
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_gen_missing.v:13: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_array_partial.v -l t_inst_array_partial.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_wideconst.v -l t_inst_wideconst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_file.v -l t_mem_file.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_types.v -l t_func_types.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_real_param.v -l t_func_real_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_forfor.v -l t_unroll_forfor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_end.v -l t_sys_readmem_bad_end.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_slice.v -l t_bitsel_slice.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_crc.v -l t_func_crc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop_sig.v -l t_multitop_sig.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_slice_cond.v -l t_slice_cond.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_under2.v -l t_func_under2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_packed_assign.v -l t_mem_packed_assign.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_v.v -l t_func_v.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface.v -l t_interface.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_genfor_hier.v -l t_genfor_hier.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_readmem_bad_notfound.v -l t_sys_readmem_bad_notfound.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_port_bad.v -l t_var_port_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sv_conditional.v -l t_sv_conditional.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first_b.v -l t_inst_first_b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_unaligned.v -l t_struct_unaligned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_scope_bad.v -l t_param_scope_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub3.v -l t_case_huge_sub3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_array_nocolon_bad.v -l t_interface_array_nocolon_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1.v -l t_embed1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:42:8: Unknown port "bit_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:43:8: Unknown port "vec_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:44:8: Unknown port "wide_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:45:8: Unknown port "did_init_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:48:8: Unknown port "bit_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:49:8: Unknown port "vec_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:50:8: Unknown port "wide_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:51:8: Unknown port "is_ref".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:63:8: Unknown port "bit_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:64:8: Unknown port "vec_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:65:8: Unknown port "wide_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:66:8: Unknown port "did_init_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:69:8: Unknown port "bit_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:70:8: Unknown port "vec_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:71:8: Unknown port "wide_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:72:8: Unknown port "is_ref".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:39:4: Null Actual: id:7, type:RefModule, name:reference.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_embed1.v:60:4: Null Actual: id:35, type:RefModule, name:test.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_wfatal.v -l t_flag_wfatal.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_initarray_nonarray.v -l t_initarray_nonarray.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_param.v -l t_select_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_3.v -l t_detectarray_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge.v -l t_case_huge.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:56:7: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:59:7: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:63:7: Unknown port "outr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:66:7: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:77:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:78:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:79:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:81:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:84:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:85:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:86:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:88:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:91:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:92:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:93:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:95:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:98:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:99:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:100:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:102:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:105:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:106:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:107:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:109:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:112:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:113:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:114:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:116:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:119:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:120:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:121:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:123:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:126:11: Unknown port "outa".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:127:11: Unknown port "outb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:128:11: Unknown port "outc".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:130:11: Unknown port "index".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:134:11: Unknown port "outq".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:136:11: Unknown port "index".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:54:4: Null Actual: id:7, type:RefModule, name:sub2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:61:4: Null Actual: id:17, type:RefModule, name:sub3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:75:4: Null Actual: id:29, type:RefModule, name:s0.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:82:4: Null Actual: id:45, type:RefModule, name:s1.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:89:4: Null Actual: id:61, type:RefModule, name:s2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:96:4: Null Actual: id:77, type:RefModule, name:s3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:103:4: Null Actual: id:93, type:RefModule, name:s4.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:110:4: Null Actual: id:109, type:RefModule, name:s5.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:117:4: Null Actual: id:125, type:RefModule, name:s6.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:124:4: Null Actual: id:141, type:RefModule, name:s7.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_huge.v:132:4: Null Actual: id:157, type:RefModule, name:q.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 49
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_powerdn.v -l t_clk_powerdn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_param_another_bad.v -l t_interface_param_another_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_mismodport_bad.v -l t_interface_mismodport_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_first.v -l t_param_first.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:37:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:40:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:44:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:47:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:51:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:54:8: Unknown port "par".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:58:8: Unknown port "varwidth".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:61:8: Unknown port "par".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:34:4: Null Actual: id:105, type:RefModule, name:a1.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:41:4: Null Actual: id:115, type:RefModule, name:a2.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:48:4: Null Actual: id:125, type:RefModule, name:a3.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_first.v:55:4: Null Actual: id:135, type:RefModule, name:a4.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc.v -l t_preproc.v.log
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:245:14: Syntax error: no viable alternative at input '`define\n',
Not a \`define
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:245:14:.
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:284:8: Syntax error: no viable alternative at input '`define /* multi\t\\n\t line1*/',
`define /* multi	\
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:284:8:.
[SNT:PP0106] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:475:18: Syntax error: no viable alternative at input '`define ESC(name) \',
`define ESC(name) \`CAT(name,suffix)
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:475:18:.
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/<t_preproc_inc3.vh>".
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:9: Recursive macro definition for "withparam",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:9: macro used in macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:1: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:17: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:43: Unknown macro "withparam".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:63:59: Unknown macro "withparam".
[ERR:PP0116] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:158:18: Illegal unterminated string: >>"E@QZB\T)eU\pC#C|7=\$J$##A[@-@{Qk]
<<.
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:251:9: Unused macro argument "l".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:263:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:266:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:293:1: Unknown macro "bug202".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:318:9: Unused macro argument "log".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:372:9: Unused macro argument "d".
[ERR:PP0110] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:378:1: Macro instantiation omits parenthesis for "REPEAT_3",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:375:9: macro definition has arguments.
[ERR:PP0109] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:755: Macro instantiation omits argument 1 (d) for "REPEAT_3",
${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:375:9: No default value for argument 1 (d) in macro definition.
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:386: Undefining an unknown macro "T_PREPROC_INC4".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:396:1: Undefining an unknown macro "TEMP".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:418:9: Undefined macro argument "b".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:425:1: Unknown macro "XTYPE_frame".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:442:1: Unknown macro "QA".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:462:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:469:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:469:9: Unused macro argument "name2".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:478:20: Unknown macro "ESC".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:479: Undefining an unknown macro "ESC".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:482:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:488:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:495:9: Unused macro argument "name".
[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:504: Undefining an unknown macro "UNKNOWN".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:505:21: Unknown macro "UNKNOWN".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:514:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:519:9: Unused macro argument "name".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:543:9: Unused macro argument "foo".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:547:9: Undefined macro argument "XXE_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:554:9: Undefined macro argument "XYE_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:561:9: Undefined macro argument "XXS_".
[WRN:PP0114] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:568:9: Undefined macro argument "XYS_".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:617:1: Unknown macro "dbg_hdl".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:620:9: Unused macro argument "LVL".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:637:8: Unknown macro "SV_COV_START".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:638:8: Unknown macro "SV_COV_STOP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:639:8: Unknown macro "SV_COV_RESET".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:640:8: Unknown macro "SV_COV_CHECK".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:641:8: Unknown macro "SV_COV_MODULE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:642:8: Unknown macro "SV_COV_HIER".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:643:8: Unknown macro "SV_COV_ASSERTION".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:644:8: Unknown macro "SV_COV_FSM_STATE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:645:8: Unknown macro "SV_COV_STATEMENT".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:646:8: Unknown macro "SV_COV_TOGGLE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:647:8: Unknown macro "SV_COV_OVERFLOW".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:648:8: Unknown macro "SV_COV_ERROR".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:649:8: Unknown macro "SV_COV_NOCOV".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:650:8: Unknown macro "SV_COV_OK".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:651:8: Unknown macro "SV_COV_PARTIAL".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:4:8: Syntax error: no viable alternative at input 'At file "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh"',
At file "${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh"  line 4
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc2.vh:4:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:29:4: Syntax error: no viable alternative at input 'text.',
text.
    ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:29:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65:85: Syntax error: no viable alternative at input 'LLZZ SURELOG_MACRO_NOT_DEFINED:withparam!!!',
SURELOG_MACRO_NOT_DEFINED:withparam!!!  SURELOG_MACRO_NOT_DEFINED:withparam!!!  LLZZ SURELOG_MACRO_NOT_DEFINED:withparam!!!  SURELOG_MACRO_NOT_DEFINED:withparam!!! 
                                                                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65:85:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:67:15: Syntax error: no viable alternative at input 'firstline comma","',
firstline comma","line LLZZ firstline comma","line
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:67:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:84:1: Syntax error: mismatched input '$' expecting <EOF>,
	$c("Zap(\"","bug2","\");");;
 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:84:1:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc.v:65: Unknown macro "withparam".
[  FATAL] : 0
[ SYNTAX] : 8
[  ERROR] : 33
[WARNING] : 22
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_blksync_loop.v -l t_lint_blksync_loop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_metacmt_onoff.v -l t_metacmt_onoff.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_public.v -l t_enum_public.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_multitop1.v -l t_multitop1.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_multitop1.v:11:4: Null Actual: id:7, type:RefModule, name:s.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assign_inline.v -l t_assign_inline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_default.v -l t_param_default.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display.v -l t_display.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/Verilator/t_display.v:13:40: Unknown escaped sequence '\2'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multi_io2.v -l t_mem_multi_io2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_msb.v -l t_select_bad_msb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_default_bad.v -l t_case_default_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_ddecl.v -l t_package_ddecl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_intdot.v -l t_gen_intdot.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_void_bad.v -l t_func_void_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat6.v -l t_clk_concat6.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat6.v:97:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_notfound_bad.v -l t_struct_notfound_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_lhs_oob2.v -l t_select_lhs_oob2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_shift.v -l t_mem_shift.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -elabuhdm  -timescale=1ns/1ns t_struct_anon.v -l t_struct_anon.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_concat_large.v -l t_concat_large.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_bitsel_wire_array_bad.v -l t_bitsel_wire_array_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface1.v -l t_interface1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_ldflags.v -l t_flag_ldflags.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_pattern_2d.v -l t_array_pattern_2d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_paramed.v -l t_func_paramed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_recurse_bad.v -l t_inst_recurse_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_little_pack.v -l t_select_little_pack.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_topmodule_inline.v -l t_flag_topmodule_inline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_plog.v -l t_func_plog.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_inout.v -l t_tri_inout.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_overlap_bad.v -l t_enum_overlap_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_plus.v -l t_select_plus.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_pull_bad.v -l t_tri_pull_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gated_clk_1.v -l t_gated_clk_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_gen7.v -l t_interface_gen7.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_repl.v -l t_math_repl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_always_comb_iface.v -l t_lint_always_comb_iface.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_mnpipe.v -l t_inst_mnpipe.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_export.v -l t_dpi_export.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_dsp.v -l t_clk_dsp.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_local.v -l t_param_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_detectarray_1.v -l t_detectarray_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_chain.v -l t_param_chain.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_verilated_debug.v -l t_verilated_debug.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_literal_bad.v -l t_lint_literal_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_infinite.v -l t_lint_infinite.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_multialways.v -l t_order_multialways.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_stream.v -l t_stream.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_bitrange.v -l t_gen_cond_bitrange.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_parameter.v -l t_flag_parameter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_local.v -l t_var_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow2.v -l t_math_pow2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_down.v -l t_interface_down.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_type_param.v -l t_type_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_system.v -l t_sys_system.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_time.v -l t_display_time.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_only.v -l t_lint_only.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_mcd.v -l t_display_mcd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bound1.v -l t_select_bound1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_66bits.v -l t_case_66bits.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_trace_array.v -l t_trace_array.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unroll_signed.v -l t_unroll_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_casez.v -l t_assert_casez.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_cover_toggle.v -l t_cover_toggle.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_repl.v -l t_param_repl.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_no_parentheses.v -l t_param_no_parentheses.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_xml_tag.v -l t_xml_tag.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_static.v -l t_var_static.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_graphcirc.v -l t_func_graphcirc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_interface_array2.v -l t_mod_interface_array2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_for_shuffle.v -l t_gen_for_shuffle.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_comp_bad.v -l t_assert_comp_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_uniqueif.v -l t_uniqueif.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_dtree.v -l t_inst_dtree.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_concat.v -l t_param_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_pp_circdef_bad.v -l t_pp_circdef_bad.v.log
[ERR:PP0115] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:9: Recursive macro definition for "SEL_NUM_BITS",
             ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:9: macro used in macro "SEL_NUM_BITS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:8: Unknown macro "SEL_NUM_BITS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:9:25: Unknown macro "SEL_NUM_BITS".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:18: Syntax error: mismatched input 'SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', INTEGRAL_NUMBER, REAL_NUMBER, QUOTED_STRING, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '+', '-', DOLLAR_UNIT, '(*', '!', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', ESCAPED_IDENTIFIER, '~', '^', '~^', SIMPLE_IDENTIFIER},
typedef logic [12-SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!  +: SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!! -1:0]  d_t;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:61: Syntax error: mismatched input '+:' expecting <EOF>,
typedef logic [12-SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!!  +: SURELOG_MACRO_NOT_DEFINED:SEL_NUM_BITS!!! -1:0]  d_t;
                                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13:61:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_pp_circdef_bad.v:13: Unknown macro "SEL_NUM_BITS".
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_defparam.v -l t_gen_defparam.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_param.v -l t_struct_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_condflop.v -l t_clk_condflop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_task_bad.v -l t_func_task_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_size.v -l t_enum_size.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_real_public.v -l t_math_real_public.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_math_real_public.v:7:4: Unsupported Typespec: id:25, type:RefTypespec, name:sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_clog2.v -l t_math_clog2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_verb.v -l t_package_verb.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_embed1_child.v -l t_embed1_child.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_tri.v -l t_select_bad_tri.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_2d.v -l t_order_2d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_set_link.v -l t_var_set_link.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_mda.v -l t_array_mda.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_huge_sub4.v -l t_case_huge_sub4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_signed.v -l t_inst_signed.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vpi_sc.v -l t_vpi_sc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_vecgen1.v -l t_clk_vecgen1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:25:9: Unknown port "count".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:27:9: Unknown port "clkvec".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_vecgen1.v:23:4: Null Actual: id:9, type:RefModule, name:test.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_package_param.v -l t_package_param.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_comb_bad.v -l t_lint_comb_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_struct_bad.v -l t_func_const_struct_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_inherit.v -l t_lint_inherit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_ifdepth_bad.v -l t_lint_ifdepth_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_seg.v -l t_param_seg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_syncasyncnet_bad.v -l t_lint_syncasyncnet_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_unoptflat_simple.v -l t_unoptflat_simple.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_implicit.v -l t_inst_implicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_define.v -l t_flag_define.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f__3.v -l t_flag_f__3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_select_unsized.v -l t_tri_select_unsized.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_relinc.v -l t_flag_relinc.v.log
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_relinc.v:9:4: Null Actual: id:7, type:RefModule, name:sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_modport_dir_bad.v -l t_lint_modport_dir_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_outfirst.v -l t_func_outfirst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_for_local.v -l t_for_local.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat5.v -l t_clk_concat5.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:3: Syntax error: extraneous input 'input' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
   input       clk;
   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:3:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:18: Syntax error: no viable alternative at input 'clk;',
   input       clk;
                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_clk_concat5.v:84:18:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_init_concat.v -l t_init_concat.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_package.v -l t_param_package.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_bit_sel.v -l t_param_bit_sel.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_undefineall.v -l t_preproc_undefineall.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:29: Unknown macro "error".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:29: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:37: Syntax error: extraneous input '"Test setup error, PREDEF_COMMAND_LINE pre-missing"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Test setup error, PREDEF_COMMAND_LINE pre-missing" 
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9:37:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:37: Syntax error: extraneous input '"Deleted too much, no PREDEF_COMMAND_LINE"' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 SURELOG_MACRO_NOT_DEFINED:error!!!  "Deleted too much, no PREDEF_COMMAND_LINE" 
                                     ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14:37:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:9: Unknown macro "error".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_undefineall.v:14: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_bad_sameas.v -l t_var_bad_sameas.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_down_gen.v -l t_interface_down_gen.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:1: Unknown macro "error".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:52: Syntax error: missing '(' at 'choke',
SURELOG_MACRO_NOT_DEFINED:error!!!  Commercial sims choke on cross ref here
                                                    ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:52:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:61: Syntax error: mismatched input 'cross' expecting '(',
SURELOG_MACRO_NOT_DEFINED:error!!!  Commercial sims choke on cross ref here
                                                             ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75:61:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:10: Syntax error: missing '(' at '.',
      isub.g.value = i_value;
          ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:10:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:12: Syntax error: mismatched input '.' expecting ')',
      isub.g.value = i_value;
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:76:12:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_down_gen.v:75: Unknown macro "error".
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_bad_range.v -l t_select_bad_range.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_import.v -l t_dpi_import.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width.v -l t_lint_width.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_preproc_inc_bad.v -l t_preproc_inc_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_inc_bad.vh:10: Syntax error: no viable alternative at input 'xx  // intentional error\n\nendmodule',
endmodule
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_preproc_inc_inc_bad.vh:10:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_types.v -l t_var_types.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_types.v:182:9: Unused macro argument "zeroinit".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_div0.v -l t_gen_div0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_wrong_bad.v -l t_interface_wrong_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_default_warn.v -l t_func_default_warn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_named.v -l t_param_named.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_rsvd.v -l t_var_rsvd.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_rsvd.v:24:8: Syntax error: mismatched input 'global' expecting {'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   reg  global;
        ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_var_rsvd.v:24:8:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_imp_gen.v -l t_dpi_imp_gen.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_shift.v -l t_param_shift.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_foreach.v -l t_foreach.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:28:29: Unsupported Typespec: id:63, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:39:22: Unsupported Typespec: id:106, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:45:22: Unsupported Typespec: id:140, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:45:30: Unsupported Typespec: id:143, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:51:22: Unsupported Typespec: id:177, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:51:30: Unsupported Typespec: id:180, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:51:38: Unsupported Typespec: id:183, type:RefTypespec, name:index_c.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:57:22: Unsupported Typespec: id:217, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:57:30: Unsupported Typespec: id:220, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:57:38: Unsupported Typespec: id:223, type:RefTypespec, name:index_c.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:57:46: Unsupported Typespec: id:226, type:RefTypespec, name:index_d.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:65:23: Unsupported Typespec: id:260, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:71:23: Unsupported Typespec: id:294, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:71:31: Unsupported Typespec: id:297, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:78:23: Unsupported Typespec: id:344, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:78:31: Unsupported Typespec: id:347, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:78:39: Unsupported Typespec: id:350, type:RefTypespec, name:index_c.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:84:23: Unsupported Typespec: id:384, type:RefTypespec, name:index_a.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:84:31: Unsupported Typespec: id:387, type:RefTypespec, name:index_b.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:84:39: Unsupported Typespec: id:390, type:RefTypespec, name:index_c.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_foreach.v:84:47: Unsupported Typespec: id:393, type:RefTypespec, name:index_d.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 21
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_plusargs.v -l t_sys_plusargs.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_cover.v -l t_assert_cover.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_assert_cover.v:132:4: Unsupported Typespec: id:83, type:RefTypespec, name:counter1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_string_type_methods.v -l t_string_type_methods.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_dups.v -l t_interface_dups.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_ceil.v -l t_param_ceil.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vlt_warn.v -l t_vlt_warn.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_repeat_bad.v -l t_lint_repeat_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_imm.v -l t_math_imm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_array_interface.v -l t_array_interface.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_orig.v -l t_case_orig.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_rsvd_bad.v -l t_lint_rsvd_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_rsvd_bad.v:7: Syntax error: mismatched input 'endconfig' expecting {'design', 'localparam'},
endconfig
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_rsvd_bad.v:7:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const.v -l t_func_const.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_unoptflat_simple_3.v -l t_unoptflat_simple_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_init.v -l t_var_init.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_up_bad.v -l t_param_up_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_alw_nosplit.v -l t_alw_nosplit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_tri_array_pull.v -l t_tri_array_pull.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_trig.v -l t_math_trig.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_if_deep.v -l t_if_deep.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_recurse.v -l t_mod_recurse.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_generate_fatal_bad.v -l t_generate_fatal_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_latch_bad.v -l t_lint_latch_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_concat4.v -l t_clk_concat4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_divw.v -l t_math_divw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_l.v -l t_display_l.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_display_real.v -l t_display_real.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_width_genfor.v -l t_lint_width_genfor.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_enum_type_methods.v -l t_enum_type_methods.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16: Syntax error: no viable alternative at input 'enum [',
   typedef enum [3:0] {
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16: Syntax error: mismatched input '[' expecting {'{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'this', 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   typedef enum [3:0] {
                ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:22: Syntax error: mismatched input '{' expecting ';',
   typedef enum [3:0] {
                      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:15:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:16:15: Syntax error: mismatched input '1' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E01 = 1,
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:16:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:17:15: Syntax error: mismatched input '3' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E03 = 3,
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:17:15:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:18:15: Syntax error: mismatched input '4' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
		       E04 = 4
               ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_enum_type_methods.v:18:15:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_in_inc_bad.v -l t_lint_in_inc_bad.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:6: Syntax error: mismatched input 'if' expecting '(',
   if if if;
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:6:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:9: Syntax error: mismatched input 'if' expecting '(',
   if if if;
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:11: Syntax error: mismatched input ';' expecting '(',
   if if if;
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_lint_in_inc_bad_2.vh:8:11:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_lint_importstar_bad.v -l t_lint_importstar_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gen_cond_bitrange_bad.v -l t_gen_cond_bitrange_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_pow4.v -l t_math_pow4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_trace_complex.v -l t_trace_complex.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_unopt_converge_initial.v -l t_unopt_converge_initial.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_struct_nest.v -l t_struct_nest.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_select_lhs_oob.v -l t_select_lhs_oob.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_langext_order_sub.v -l t_langext_order_sub.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order_sub.v:10:33: Syntax error: no viable alternative at input 'input do',
module t_langext_order_sub(input do);
                                 ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_langext_order_sub.v:10:33:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_cond_huge.v -l t_math_cond_huge.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_multiwire.v -l t_mem_multiwire.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_rand.v -l t_sys_rand.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_first_a.v -l t_inst_first_a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_interface_modport.v -l t_interface_modport.v.log
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:94:10: Port "c_data" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/third_party/tests/Verilator/t_interface_modport.v:121:10: Port "c_data" definition missing its direction (input, output, inout).
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_strwidth.v -l t_math_strwidth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_logic_bad.v -l t_dpi_logic_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_array2.v -l t_param_array2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_openreg_bad.v -l t_dpi_openreg_bad.v.log
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_openreg_bad.v:14:10: Null Typespec: id:22, type:RefTypespec, name:.
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_openreg_bad.v:14:10: Null Typespec: id:35, type:RefTypespec, name:.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mod_nomod.v -l t_mod_nomod.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_math_signed7.v -l t_math_signed7.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_param_avec.v -l t_param_avec.v.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_avec.v:13:4: Unsupported Typespec: id:114, type:RefTypespec, name:sub.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_avec.v:14:4: Unsupported Typespec: id:117, type:RefTypespec, name:sub.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_param_avec.v:15:4: Unsupported Typespec: id:120, type:RefTypespec, name:sub.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_dup3.v -l t_var_dup3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_case_write2_tasks.v -l t_case_write2_tasks.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_case_write2_tasks.v:6: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/verilated.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_void.v -l t_func_void.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_vams_wreal.v -l t_vams_wreal.v.log
[ERR:PA0209] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:6: Unsupported keyword set: "VAMS-2.3".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:134:4: Unsupported Typespec: id:38, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:94:10: Unsupported Typespec: id:210, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:95:11: Unsupported Typespec: id:213, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:94:10: Unsupported Typespec: id:278, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:95:11: Unsupported Typespec: id:281, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:100:10: Unsupported Typespec: id:235, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:101:10: Unsupported Typespec: id:238, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:107:4: Unsupported Typespec: id:242, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:100:10: Unsupported Typespec: id:284, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:101:10: Unsupported Typespec: id:287, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:113:10: Unsupported Typespec: id:256, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:114:11: Unsupported Typespec: id:261, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:115:11: Unsupported Typespec: id:264, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:114:11: Unsupported Typespec: id:304, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:115:11: Unsupported Typespec: id:307, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:34:5: Unsupported Typespec: id:196, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:16:4: Unsupported Typespec: id:173, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:21:4: Unsupported Typespec: id:184, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:37:5: Unsupported Typespec: id:201, type:RefTypespec, name:wreal.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_vams_wreal.v:38:5: Unsupported Typespec: id:204, type:RefTypespec, name:wreal.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 21
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_inst_prepost.v -l t_inst_prepost.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_gate_implicit.v -l t_gate_implicit.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_const_packed_struct_bad.v -l t_func_const_packed_struct_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_mem_first.v -l t_mem_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns -elabuhdm t_var_notfound_bad.v -l t_var_notfound_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f.v -l t_flag_f.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/Verilator/t_flag_f.v:3: Cannot open include file "${SURELOG_DIR}/third_party/tests/Verilator/t_flag_f_tsub_inc.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_clk_condflop_nord.v -l t_clk_condflop_nord.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_emit_constw.v -l t_emit_constw.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_sys_time.v -l t_sys_time.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_func_tie_bad.v -l t_func_tie_bad.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_future.v -l t_flag_future.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_assert_property.v -l t_assert_property.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_var_vec_sel.v -l t_var_vec_sel.v.log
[ERR:IG0810] ${SURELOG_DIR}/third_party/tests/Verilator/t_var_vec_sel.v:12:16: Null Typespec: id:62, type:RefTypespec, name:.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_extend_class.v -l t_extend_class.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:48:2: Unknown macro "systemc_header".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:50:2: Unknown macro "systemc_interface".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:52:2: Unknown macro "systemc_ctor".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:54:2: Unknown macro "systemc_dtor".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:56:2: Unknown macro "verilog".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:49: Syntax error: extraneous input '#' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'input', 'output', 'inout', 'ref', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', DOLLAR_ROOT, 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
#include "t_extend_class_c.h"	// Header for contained object
^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:49:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:51:19: Syntax error: no viable alternative at input 't_extend_class_c*',
   t_extend_class_c* m_myobjp;	// Pointer to object we are embedding
                   ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:51:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:12: Syntax error: no viable alternative at input 'm_myobjp =',
   m_myobjp = new t_extend_class_c();	// Construct contained object
            ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:14: Syntax error: extraneous input 'new' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
   m_myobjp = new t_extend_class_c();	// Construct contained object
              ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:34: Syntax error: missing '=' at '(',
   m_myobjp = new t_extend_class_c();	// Construct contained object
                                  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:53:34:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:48: Unknown macro "systemc_header".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:50: Unknown macro "systemc_interface".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:52: Unknown macro "systemc_ctor".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:54: Unknown macro "systemc_dtor".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_extend_class.v:56: Unknown macro "verilog".
[  FATAL] : 0
[ SYNTAX] : 5
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_order_doubleloop.v -l t_order_doubleloop.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd . +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_dpi_var.v -l t_dpi_var.v.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:66:1: Unknown macro "systemc_imp_header".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:69:1: Unknown macro "verilog".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2: Syntax error: no viable alternative at input 'module sub (/*AUTOARG*/\n   // Outputs\n   fr_a, fr_b, fr_chk,\n   // Inputs\n   in\n   );\n\nSURELOG_MACRO_NOT_DEFINED:systemc_imp_header!!! \n  void',
  void mon_class_name(const char* namep);
  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2: Syntax error: mismatched input 'void' expecting <EOF>,
  void mon_class_name(const char* namep);
  ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:67:2:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_dpi_var.v:66: Unknown macro "systemc_imp_header".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_flag_relinc_dir/chip +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_relinc_sub.v -l t_flag_relinc_sub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd tsub +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f_tsub_inc.v -l t_flag_f_tsub_inc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd tsub +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns t_flag_f_tsub.v -l t_flag_f_tsub.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac_dig.sv -l ac_dig.sv.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac_dig.sv:17:3: Unsupported Typespec: id:209, type:RefTypespec, name:genbus_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac_dig.sv:17:3: Unsupported Typespec: id:212, type:RefTypespec, name:genbus_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns adrdec.sv -l adrdec.sv.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/adrdec.sv:17:3: Unsupported Typespec: id:51, type:RefTypespec, name:genbus_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/adrdec.sv:17:3: Unsupported Typespec: id:54, type:RefTypespec, name:genbus_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_gnd.sv -l pad_gnd.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns program_h.sv -l program_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_gpio.sv -l pad_gpio.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads_if.sv -l pads_if.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac_ana.sv -l ac_ana.sv.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac_ana.sv:17:3: Unsupported Typespec: id:45, type:RefTypespec, name:pads_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac_ana.sv:17:3: Unsupported Typespec: id:48, type:RefTypespec, name:pads_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns timescale.sv -l timescale.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ports_h.sv -l ports_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ac.sv -l ac.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:47:5: Unknown port "acenable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:49:5: Unknown port "acout".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:64:5: Unknown port "acout".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:66:5: Unknown port "acenable".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:17:3: Unsupported Typespec: id:47, type:RefTypespec, name:genbus_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:18:3: Unsupported Typespec: id:50, type:RefTypespec, name:pads_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:17:3: Unsupported Typespec: id:53, type:RefTypespec, name:genbus_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:18:3: Unsupported Typespec: id:56, type:RefTypespec, name:pads_if.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:40:3: Null Actual: id:10, type:RefModule, name:i_ac_dig.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ac.sv:58:3: Null Actual: id:22, type:RefModule, name:i_ac_ana.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns chip.sv -l chip.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:54:11: Unknown port "padsif".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:69:36: Unknown port "test_mode".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:77:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:91:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:108:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:109:11: Unknown port "padsif".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:126:11: Unknown port "dbus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:127:11: Unknown port "padsif".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:43:3: Null Actual: id:15, type:RefModule, name:padsif.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:48:3: Null Actual: id:17, type:RefModule, name:i_pads.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:67:3: Null Actual: id:29, type:RefModule, name:dbus.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:71:3: Null Actual: id:37, type:RefModule, name:i_adrdec.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:85:3: Null Actual: id:43, type:RefModule, name:i_cpu.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:102:3: Null Actual: id:53, type:RefModule, name:i_ports.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/chip.sv:120:3: Null Actual: id:67, type:RefModule, name:i_ac.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns cpu.sv -l cpu.sv.log
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/cpu.sv:223:3: Unsupported Typespec: id:393, type:RefTypespec, name:mPreAdrDecode_resp.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/cpu.sv:18:3: Unsupported Typespec: id:396, type:RefTypespec, name:genbus_if.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/cpu.sv:18:3: Unsupported Typespec: id:399, type:RefTypespec, name:genbus_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns ports.sv -l ports.sv.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:10: Unknown macro "PACKED".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:12: Unknown macro "PACKED".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:9: Syntax error: extraneous input 'SURELOG_MACRO_NOT_DEFINED:PACKED!!!' expecting {'{', 'packed'},
  struct SURELOG_MACRO_NOT_DEFINED:PACKED!!! 
         ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:44:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:11: Syntax error: extraneous input 'SURELOG_MACRO_NOT_DEFINED:PACKED!!!' expecting {'{', 'packed'},
    struct SURELOG_MACRO_NOT_DEFINED:PACKED!!! 
           ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/ports.sv:49:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads_h.sv -l pads_h.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns rom.sv -l rom.sv.log
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:19:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:20:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:21:7: Unknown macro "LDI".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:23:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:24:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:25:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:26:7: Unknown macro "STS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:28:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:29:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:30:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:31:7: Unknown macro "LDS".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:33:7: Unknown macro "JMP".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:35:7: Unknown macro "EOP".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:6: Syntax error: no viable alternative at input ''{\n      SURELOG_MACRO_NOT_DEFINED:LDI!!!',
      SURELOG_MACRO_NOT_DEFINED:LDI!!! 
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18:6:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:36:6: Syntax error: mismatched input '}' expecting <EOF>,
      };
      ^-- ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:36:6:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:18: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:19: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:20: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:21: Unknown macro "LDI".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:23: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:24: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:25: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:26: Unknown macro "STS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:28: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:29: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:30: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:31: Unknown macro "LDS".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:33: Unknown macro "JMP".
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/rom.sv:35: Unknown macro "EOP".
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 28
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pads.sv -l pads.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:60:25: Unknown port "input_val".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:65:25: Unknown port "ana".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:68:25: Unknown port "pullup_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:69:25: Unknown port "pulldown_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:70:25: Unknown port "output_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:71:25: Unknown port "output_val".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:72:25: Unknown port "slew_limit_en".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:73:25: Unknown port "input_en".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:50:18: Unsupported Typespec: id:25, type:RefTypespec, name:t_padtype.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:51:18: Unsupported Typespec: id:33, type:RefTypespec, name:t_pinid.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:56:11: Null Actual: id:44, type:RefModule, name:i_pad_gpio.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:18:3: Unsupported Typespec: id:120, type:RefTypespec, name:pads_if.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:78:13: Null Actual: id:92, type:RefModule, name:i_pad_vdd.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:87:13: Null Actual: id:100, type:RefModule, name:i_pad_gnd.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pads.sv:18:3: Unsupported Typespec: id:123, type:RefTypespec, name:pads_if.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pad_vdd.sv -l pad_vdd.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns genbus_if.sv -l genbus_if.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_cpu_code +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns pinout_h.sv -l pinout_h.sv.log
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:41: Illegal implicit net "id:300, name: pinout_wa_id".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:54: Illegal implicit net "id:301, name: pinout_wa_aux".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:20:2: Unsupported Typespec: id:9, type:RefTypespec, name:t_pinid.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:21:2: Unsupported Typespec: id:12, type:RefTypespec, name:t_padtype.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:41: Null Actual: id:300, type:RefObj, name:pinout_wa_id.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_cpu_code/pinout_h.sv:53:54: Null Actual: id:301, type:RefObj, name:pinout_wa_aux.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_demux.sv -l sv_bus_mux_demux_demux.sv.log
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:8:8: Undefined package "package_bus".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:9:8: Undefined package "package_str".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:32:1: Unsupported Typespec: id:140, type:RefTypespec, name:t_str.
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_demux.sv:33:1: Unsupported Typespec: id:143, type:RefTypespec, name:t_bus.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_mux.sv -l sv_bus_mux_demux_mux.sv.log
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:8:8: Undefined package "package_bus".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:9:8: Undefined package "package_str".
[ERR:CP0316] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:10:8: Undefined package "package_uni".
[ERR:IG0811] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_mux.sv:35:1: Unsupported Typespec: id:145, type:RefTypespec, name:t_uni.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_def.sv -l sv_bus_mux_demux_def.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd t_sv_bus_mux_demux +incdir+. -parse -noelab -nocache -nobuiltin -nonote -noinfo -sverilog -timescale=1ns/1ns sv_bus_mux_demux_wrap.sv -l sv_bus_mux_demux_wrap.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:57:4: Unknown port "bus_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:58:4: Unknown port "bus_adr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:59:4: Unknown port "bus_dat".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:60:4: Unknown port "bus_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:62:4: Unknown port "str_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:63:4: Unknown port "str_bus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:64:4: Unknown port "str_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:72:4: Unknown port "str_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:73:4: Unknown port "str_bus".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:74:4: Unknown port "str_rdy".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:76:4: Unknown port "bus_vld".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:77:4: Unknown port "bus_adr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:78:4: Unknown port "bus_dat".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:79:4: Unknown port "bus_rdy".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:52:1: Null Actual: id:7, type:RefModule, name:mux.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/Verilator/t_sv_bus_mux_demux/sv_bus_mux_demux_wrap.sv:67:1: Null Actual: id:27, type:RefModule, name:demux.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processed 837 tests.
[  FATAL] : 0
[ SYNTAX] : 137
[  ERROR] : 435
[WARNING] : 47
[   NOTE] : 0
