/*
 * Device tree
 * Caisteal Secure System
 * Copyright (C) 2020 Harkirat Singh Virk
 * Harkirat Singh Virk <summertanks@gmail.com>
 * GPL Licence
 */

/dts-v1/;

#include "imx6ul.dtsi"

/ {
	model = "Caisteal i.MX6UL";
	compatible = "fsl,imx6ul-caisteal", "fsl,imx6ul";

	/* TODO: Check */

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_led>;

		led-red {
			label = "LED_RED";
			gpios = <&gpio4 21 GPIO_ACTIVE_LOW>; /* Check PIN */
			default-state = "off";
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
			enable-active-high;
		};
	};
};

&usbotg1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_otg1_id>;
        dr_mode = "otg";
        srp-disable;
        hnp-disable;
        adp-disable;
        status = "okay";
};

&usbotg2 {
        dr_mode = "host";
        disable-over-current;
        status = "okay";
};

&usbphy1 {
        tx-d-cal = <0x5>;
};

&usbphy2 {
        tx-d-cal = <0x5>;
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1>;
	scl-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio1 29 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pf1510a3@0e {
		compatible = "fsl,pf1510a3";
		reg = <0x08>;
		position = <0>;
	};

	ataes132a@1e {
		compatible = "fsl,ataes132a";
		reg = <0x50>;
		position = <1>;
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&usdhc1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1>;
        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
        wakeup-source;
        vmmc-supply = <&reg_sd1_vmmc>;
        status = "okay";

	sd0: mtfc8gak {
		#address-cells = <1>;
                #size-cells = <1>;	
	};
};

&qspi {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_qspi>;
        status = "okay";
        ddrsmp=<0>;

        flash0: mt25ql02@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "spi-flash";
		spi-max-frequency = <133000000>;
                spi-nor,ddr-quad-read-dummy = <6>;
                reg = <0>;
        };
};

&iomuxc {
	
	pinctrl-names = "default";
	imx6ul-caisteal {
	
	pinctrl_i2c1: i2c1grp {
                        fsl,pins = <
                                MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 	0x4001b8b0
                                MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 	0x4001b8b0
                        >;
                };

	pinctrl_qspi: qspigrp {
                        fsl,pins = <
				MX6UL_PAD_NAND_WE_B__QSPI_B_SS0_B          0x70a1
				MX6UL_PAD_NAND_DATA00__QSPI_B_SS1_B        0x70a1
				MX6UL_PAD_NAND_DATA01__QSPI_B_DQS          0x70a1
				MX6UL_PAD_NAND_DATA02__QSPI_B_DATA00       0x70a1
				MX6UL_PAD_NAND_DATA03__QSPI_B_DATA01       0x70a1
				MX6UL_PAD_NAND_DATA04__QSPI_B_DATA02       0x70a1
				MX6UL_PAD_NAND_DATA05__QSPI_B_DATA03       0x70a1
				MX6UL_PAD_NAND_RE_B__QSPI_B_SCLK           0x70a1
                        >;
                };

	 pinctrl_uart1: uart1grp {
                        fsl,pins = <
				MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS       0x1b0b1	/* is required? */
				MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS       0x1b0b1	/* is required? */
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX      0x1b0b1
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX      0x1b0b1

                        >;
                };

	pinctrl_usdhc1: usdhc1grp {
                        fsl,pins = <
                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059
                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10071
                                /*      MX6_PAD_NAND_WP_B__USDHC1_RESET_B        0x000010B0 */
                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059
                                MX6UL_PAD_NAND_READY_B__USDHC1_DATA4    0x17059
                                MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5      0x17059
                                MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6      0x17059
                                MX6UL_PAD_NAND_CLE__USDHC1_DATA7        0x17059
                        >;
                };

	pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID   	0x17059
			>;
		};

	pinctrl_led: ledgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x1f020
			>;
		};
	};
};

