VERILOG_SOURCES = /code/rtl/sorting_engine.sv
TOPLEVEL        = sorting_engine
MODULE          = test_sorting_engine
IMPROVEMENTS = wires cells
CELLS = 1356
WIRES = 1044
PERCENT_WIRES    = 25
PERCENT_CELLS    = 23
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 59-code_review_synth