INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/sim/cfo_correction_conj_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/sim/cfo_correction_dds_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_dds_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/sim/cfo_correction_mixer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mixer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/sim/cfo_correction_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/sim/cfo_correction_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/sim/cfo_correction_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_xlconstant_0_0/sim/cfo_correction_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/sim/cfo_correction_angle_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_angle_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/sim/cfo_correction_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/sim/cfo_correction_axis_splitter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_axis_splitter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/sim/cfo_correction_complex_mult_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_complex_mult_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/sim/cfo_correction_conj_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/sim/cfo_correction_conj_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_conj_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/sim/cfo_correction_cp_rm2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/sim/cfo_correction_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/sim/cfo_correction_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/sim/cfo_correction_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/sim/cfo_correction_scale_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_scale_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/sim/cfo_correction_sum_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_sum_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/sim/cfo_correction_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_tlast_symbol_0_0/sim/cfo_correction_tlast_symbol_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_tlast_symbol_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/sim/cfo_correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mixer_imp_1KVXAAW
INFO: [VRFC 10-311] analyzing module cfo_correction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/hdl/cfo_correction_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cfo_correction_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scale'
