// Seed: 2050767780
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_1) id_1)
  else id_1 = 1;
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  uwire id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
endmodule
module module_2;
  assign module_0.id_2 = 0;
  wire id_2;
  module_3 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1 or posedge 1) begin : LABEL_0
    wait (1'b0);
  end
endmodule
