 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : des
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:26:39 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s6                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U35/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U137/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U16/Y (AO221X1_RVT)                             0.10       7.04 r
  rd1/kg1/new_key[13] (key_gen)                           0.00       7.04 r
  rd1/U63/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s6_o[1] (desround)                                  0.00       7.25 f
  sbox6/stage1_input[1] (s6)                              0.00       7.25 f
  sbox6/U4/Y (NAND2X0_RVT)                                0.23       7.48 r
  sbox6/U3/Y (INVX1_RVT)                                  0.58       8.06 f
  sbox6/U19/Y (AO22X1_RVT)                                1.12       9.18 f
  sbox6/U18/Y (AOI221X1_RVT)                              0.10       9.28 r
  sbox6/U41/Y (AND3X1_RVT)                                0.14       9.43 r
  sbox6/U81/Y (NAND4X0_RVT)                               0.14       9.57 f
  sbox6/stage1_output[3] (s6)                             0.00       9.57 f
  rd1/s6_i[3] (desround)                                  0.00       9.57 f
  rd1/U83/Y (XOR2X1_RVT)                                  0.15       9.71 r
  rd1/R_o_reg[28]/D (DFFARX1_RVT)                         0.01       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[28]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s6                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U35/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U137/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U16/Y (AO221X1_RVT)                             0.10       7.04 r
  rd1/kg1/new_key[13] (key_gen)                           0.00       7.04 r
  rd1/U63/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s6_o[1] (desround)                                  0.00       7.25 f
  sbox6/stage1_input[1] (s6)                              0.00       7.25 f
  sbox6/U4/Y (NAND2X0_RVT)                                0.23       7.48 r
  sbox6/U3/Y (INVX1_RVT)                                  0.58       8.06 f
  sbox6/U24/Y (AO22X1_RVT)                                1.10       9.15 f
  sbox6/U90/Y (AOI221X1_RVT)                              0.10       9.25 r
  sbox6/U33/Y (AND4X1_RVT)                                0.17       9.42 r
  sbox6/U78/Y (NAND4X0_RVT)                               0.14       9.56 f
  sbox6/stage1_output[0] (s6)                             0.00       9.56 f
  rd1/s6_i[0] (desround)                                  0.00       9.56 f
  rd1/U15/Y (XOR2X1_RVT)                                  0.15       9.71 r
  rd1/R_o_reg[13]/D (DFFARX1_RVT)                         0.01       9.72 r
  data arrival time                                                  9.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[13]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s6                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U35/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U137/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U16/Y (AO221X1_RVT)                             0.10       7.04 r
  rd1/kg1/new_key[13] (key_gen)                           0.00       7.04 r
  rd1/U63/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s6_o[1] (desround)                                  0.00       7.25 f
  sbox6/stage1_input[1] (s6)                              0.00       7.25 f
  sbox6/U4/Y (NAND2X0_RVT)                                0.23       7.48 r
  sbox6/U3/Y (INVX1_RVT)                                  0.58       8.06 f
  sbox6/U24/Y (AO22X1_RVT)                                1.10       9.15 f
  sbox6/U90/Y (AOI221X1_RVT)                              0.10       9.25 r
  sbox6/U33/Y (AND4X1_RVT)                                0.17       9.42 r
  sbox6/U76/Y (NAND4X0_RVT)                               0.14       9.56 f
  sbox6/stage1_output[2] (s6)                             0.00       9.56 f
  rd1/s6_i[2] (desround)                                  0.00       9.56 f
  rd1/U14/Y (XOR2X1_RVT)                                  0.15       9.71 r
  rd1/R_o_reg[3]/D (DFFARX1_RVT)                          0.01       9.72 r
  data arrival time                                                  9.72

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[3]/CLK (DFFARX1_RVT)                        0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s6                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U35/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U137/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U16/Y (AO221X1_RVT)                             0.10       7.04 r
  rd1/kg1/new_key[13] (key_gen)                           0.00       7.04 r
  rd1/U63/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s6_o[1] (desround)                                  0.00       7.25 f
  sbox6/stage1_input[1] (s6)                              0.00       7.25 f
  sbox6/U4/Y (NAND2X0_RVT)                                0.23       7.48 r
  sbox6/U3/Y (INVX1_RVT)                                  0.58       8.06 f
  sbox6/U19/Y (AO22X1_RVT)                                1.12       9.18 f
  sbox6/U18/Y (AOI221X1_RVT)                              0.10       9.28 r
  sbox6/U41/Y (AND3X1_RVT)                                0.14       9.43 r
  sbox6/U79/Y (NAND4X0_RVT)                               0.12       9.55 f
  sbox6/stage1_output[1] (s6)                             0.00       9.55 f
  rd1/s6_i[1] (desround)                                  0.00       9.55 f
  rd1/U79/Y (XOR2X1_RVT)                                  0.15       9.70 r
  rd1/R_o_reg[21]/D (DFFARX1_RVT)                         0.01       9.71 r
  data arrival time                                                  9.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[21]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s2                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U36/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U112/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U6/Y (AO221X1_RVT)                              0.10       7.04 r
  rd1/kg1/new_key[36] (key_gen)                           0.00       7.04 r
  rd1/U69/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s2_o[0] (desround)                                  0.00       7.25 f
  sbox2/stage1_input[0] (s2)                              0.00       7.25 f
  sbox2/U93/Y (INVX0_RVT)                                 0.16       7.41 r
  sbox2/U7/Y (NAND2X0_RVT)                                0.16       7.58 f
  sbox2/U57/Y (NAND2X0_RVT)                               0.88       8.46 r
  sbox2/U92/Y (INVX0_RVT)                                 0.55       9.00 f
  sbox2/U99/Y (OA221X1_RVT)                               0.27       9.28 f
  sbox2/U98/Y (INVX0_RVT)                                 0.10       9.38 r
  sbox2/U90/Y (AOI221X1_RVT)                              0.11       9.49 f
  sbox2/U89/Y (NAND4X0_RVT)                               0.06       9.55 r
  sbox2/stage1_output[0] (s2)                             0.00       9.55 r
  rd1/s2_i[0] (desround)                                  0.00       9.55 r
  rd1/U12/Y (XOR2X1_RVT)                                  0.15       9.69 f
  rd1/R_o_reg[14]/D (DFFARX1_RVT)                         0.01       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[14]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s5                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U33/Y (INVX1_RVT)                               0.69       2.73 r
  rd1/kg1/U149/Y (AO222X1_RVT)                            4.18       6.91 r
  rd1/kg1/U142/Y (AO221X1_RVT)                            0.10       7.01 r
  rd1/kg1/new_key[18] (key_gen)                           0.00       7.01 r
  rd1/U4/Y (XOR2X1_RVT)                                   0.21       7.22 f
  rd1/s5_o[0] (desround)                                  0.00       7.22 f
  sbox5/stage1_input[0] (s5)                              0.00       7.22 f
  sbox5/U91/Y (NAND2X0_RVT)                               0.24       7.46 r
  sbox5/U71/Y (NAND2X0_RVT)                               0.86       8.32 f
  sbox5/U72/Y (INVX0_RVT)                                 0.40       8.72 r
  sbox5/U35/Y (OA222X1_RVT)                               0.60       9.32 r
  sbox5/U24/Y (OA21X1_RVT)                                0.13       9.45 r
  sbox5/U76/Y (NAND4X0_RVT)                               0.09       9.54 f
  sbox5/stage1_output[0] (s5)                             0.00       9.54 f
  rd1/s5_i[0] (desround)                                  0.00       9.54 f
  rd1/U85/Y (XOR2X1_RVT)                                  0.15       9.69 r
  rd1/R_o_reg[29]/D (DFFARX1_RVT)                         0.01       9.70 r
  data arrival time                                                  9.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[29]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s5                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U33/Y (INVX1_RVT)                               0.69       2.73 r
  rd1/kg1/U149/Y (AO222X1_RVT)                            4.18       6.91 r
  rd1/kg1/U142/Y (AO221X1_RVT)                            0.10       7.01 r
  rd1/kg1/new_key[18] (key_gen)                           0.00       7.01 r
  rd1/U4/Y (XOR2X1_RVT)                                   0.21       7.22 f
  rd1/s5_o[0] (desround)                                  0.00       7.22 f
  sbox5/stage1_input[0] (s5)                              0.00       7.22 f
  sbox5/U91/Y (NAND2X0_RVT)                               0.24       7.46 r
  sbox5/U71/Y (NAND2X0_RVT)                               0.86       8.32 f
  sbox5/U72/Y (INVX0_RVT)                                 0.40       8.72 r
  sbox5/U74/Y (OA221X1_RVT)                               0.57       9.29 r
  sbox5/U73/Y (OA221X1_RVT)                               0.10       9.39 r
  sbox5/U87/Y (NAND4X0_RVT)                               0.14       9.53 f
  sbox5/stage1_output[1] (s5)                             0.00       9.53 f
  rd1/s5_i[1] (desround)                                  0.00       9.53 f
  rd1/U92/Y (XOR2X1_RVT)                                  0.15       9.67 r
  rd1/R_o_reg[7]/D (DFFARX1_RVT)                          0.01       9.69 r
  data arrival time                                                  9.69

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[7]/CLK (DFFARX1_RVT)                        0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s1                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U36/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U119/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U5/Y (AO221X1_RVT)                              0.10       7.04 r
  rd1/kg1/new_key[42] (key_gen)                           0.00       7.04 r
  rd1/U65/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s1_o[0] (desround)                                  0.00       7.25 f
  sbox1/stage1_input[0] (s1)                              0.00       7.25 f
  sbox1/U81/Y (INVX0_RVT)                                 0.16       7.41 r
  sbox1/U90/Y (NAND2X0_RVT)                               0.18       7.59 f
  sbox1/U79/Y (NAND2X0_RVT)                               1.19       8.78 r
  sbox1/U83/Y (INVX0_RVT)                                 0.13       8.91 f
  sbox1/U82/Y (OA221X1_RVT)                               0.38       9.30 f
  sbox1/U88/Y (OA221X1_RVT)                               0.10       9.40 f
  sbox1/U86/Y (NAND4X0_RVT)                               0.12       9.52 r
  sbox1/stage1_output[2] (s1)                             0.00       9.52 r
  rd1/s1_i[2] (desround)                                  0.00       9.52 r
  rd1/U86/Y (XOR2X1_RVT)                                  0.15       9.67 f
  rd1/R_o_reg[15]/D (DFFARX1_RVT)                         0.01       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[15]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s1                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U36/Y (INVX1_RVT)                               0.69       2.74 r
  rd1/kg1/U119/Y (AO222X1_RVT)                            4.21       6.94 r
  rd1/kg1/U5/Y (AO221X1_RVT)                              0.10       7.04 r
  rd1/kg1/new_key[42] (key_gen)                           0.00       7.04 r
  rd1/U65/Y (XOR2X1_RVT)                                  0.21       7.25 f
  rd1/s1_o[0] (desround)                                  0.00       7.25 f
  sbox1/stage1_input[0] (s1)                              0.00       7.25 f
  sbox1/U81/Y (INVX0_RVT)                                 0.16       7.41 r
  sbox1/U90/Y (NAND2X0_RVT)                               0.18       7.59 f
  sbox1/U79/Y (NAND2X0_RVT)                               1.19       8.78 r
  sbox1/U83/Y (INVX0_RVT)                                 0.13       8.91 f
  sbox1/U82/Y (OA221X1_RVT)                               0.38       9.30 f
  sbox1/U88/Y (OA221X1_RVT)                               0.10       9.40 f
  sbox1/U87/Y (NAND4X0_RVT)                               0.12       9.52 r
  sbox1/stage1_output[0] (s1)                             0.00       9.52 r
  rd1/s1_i[0] (desround)                                  0.00       9.52 r
  rd1/U87/Y (XOR2X1_RVT)                                  0.15       9.67 f
  rd1/R_o_reg[1]/D (DFFARX1_RVT)                          0.01       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[1]/CLK (DFFARX1_RVT)                        0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  des                8000                  saed32rvt_ss0p95v25c
  key_gen            8000                  saed32rvt_ss0p95v25c
  desround           8000                  saed32rvt_ss0p95v25c
  s5                 ForQA                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 r
  rd1/iteration_i[0] (desround)                           0.00       0.20 r
  rd1/kg1/iteration[0] (key_gen)                          0.00       0.20 r
  rd1/kg1/U150/Y (OR3X2_RVT)                              1.51       1.72 r
  rd1/kg1/U84/Y (OA221X1_RVT)                             0.16       1.87 r
  rd1/kg1/U12/Y (NAND3X0_RVT)                             0.17       2.04 f
  rd1/kg1/U33/Y (INVX1_RVT)                               0.69       2.73 r
  rd1/kg1/U149/Y (AO222X1_RVT)                            4.18       6.91 r
  rd1/kg1/U142/Y (AO221X1_RVT)                            0.10       7.01 r
  rd1/kg1/new_key[18] (key_gen)                           0.00       7.01 r
  rd1/U4/Y (XOR2X1_RVT)                                   0.21       7.22 f
  rd1/s5_o[0] (desround)                                  0.00       7.22 f
  sbox5/stage1_input[0] (s5)                              0.00       7.22 f
  sbox5/U91/Y (NAND2X0_RVT)                               0.24       7.46 r
  sbox5/U71/Y (NAND2X0_RVT)                               0.86       8.32 f
  sbox5/U72/Y (INVX0_RVT)                                 0.40       8.72 r
  sbox5/U74/Y (OA221X1_RVT)                               0.57       9.29 r
  sbox5/U73/Y (OA221X1_RVT)                               0.10       9.39 r
  sbox5/U68/Y (NAND4X0_RVT)                               0.12       9.51 f
  sbox5/stage1_output[3] (s5)                             0.00       9.51 f
  rd1/s5_i[3] (desround)                                  0.00       9.51 f
  rd1/U80/Y (XOR2X1_RVT)                                  0.15       9.66 r
  rd1/R_o_reg[24]/D (DFFARX1_RVT)                         0.01       9.68 r
  data arrival time                                                  9.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[24]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
