# Asynchronous FIFO (Dual Clock FIFO) â€“ Verilog RTL

## ğŸ“Œ Overview
This project implements a parameterizable **Asynchronous FIFO** in Verilog that safely transfers data between two independent clock domains using Gray code pointers and double-flop synchronizers.

It supports:
- Independent write clock and read clock
- Safe Clock Domain Crossing (CDC)
- Full/Empty flag generation
- Configurable width and depth

This design is suitable for:
- UART buffering
- CDC bridges
- Producer/Consumer systems
- High-speed digital SoC blocks

---

## âš™ï¸ Features

âœ” Dual clock (asynchronous) operation  
âœ” Parameterized width and depth  
âœ” Gray-coded read/write pointers  
âœ” 2-FF pointer synchronizers (CDC safe)  
âœ” Full and Empty detection  
âœ” Supports simultaneous read & write  
âœ” Asynchronous reset support  
âœ” Verified using behavioral simulation  

---

## ğŸ—ï¸ Architecture

### FIFO structure
- Memory array
- Binary pointers for addressing
- Gray pointers for CDC transfer
- Double flip-flop synchronizers
- Flag logic

### Clock Domains
- Write Domain â†’ `w_clk`
- Read Domain â†’ `r_clk`

### CDC Technique
- Binary â†’ Gray conversion
- Gray pointer synchronization across domains
- Gray comparison for full/empty

---

## ğŸ“‚ Files
https://github.com/tanujpatnaik/asynchronous-fifo/blob/main/async_fifo.v
