Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Thu Sep 21 06:02:22 2023 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Loading Lef file /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP.lef...
**WARN: (SOCLF-246):	The 'UNITS' attribute should be set
in the first lef file (technology lef). There is an attempt to set it
in subsequent lef files which will be ignored.
**WARN: (SOCLF-46):	Class CORE macro 'SYS_TOP' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE FE_CORE_0 was
created and will be used for this macro, using height 180.6000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Thu Sep 21 06:03:02 2023
viaInitial ends at Thu Sep 21 06:03:02 2023
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v'
Inserting temporary buffers to remove assignment statements.
Non-leaf cell SYS_TOP will be treated as a leaf cell.

*** Memory Usage v0.144 (Current mem = 188.988M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.0M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
**WARN: (SOCSYC-2):	Timing is not defined for cell SYS_TOP.
*** End library_loading (cpu=0.17min, mem=90.8M, fe_cpu=0.41min, fe_mem=279.8M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2532 modules.
** info: there are 1808 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.094M, initial mem = 62.238M) ***
**ERROR: (SOCCTE-29):	**ERROR: Cannot open (for read) Timing Constraint file: "/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc".
Reasonfor error: No such file or directory
**ERROR: (SOCSYT-16027):	Failed to read timing constraint file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc
*info - Done with setDoAssign with 33 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
**ERROR: (SOCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc".
Reason for error: No such file or directory.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/SYS_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/SYS_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/SYS_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 19).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 22).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 25).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -d 240.47 160.47 6.0 6.0 6.0 6.0
Adjusting Core to Left to: 6.1500. Core to Bottom to: 6.1500.
<CMD> clearDrc
<CMD> windowSelect -11.181 127.540 26.663 102.138
<CMD> zoomBox -16.883 128.317 13.703 99.027
<CMD> deselectAll
<CMD> zoomBox -4.644 122.124 4.990 117.779
<CMD> zoomBox -0.522 120.484 0.960 119.169
<CMD> zoomBox 225.731 105.767 251.132 69.219
<CMD> addRing -spacing_bottom 0.5 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 2 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 8 wires.

<CMD> zoomBox 226.768 106.026 248.281 88.919
<CMD> zoomBox 233.128 101.052 242.096 95.174
<CMD> zoomBox 223.398 128.317 254.502 76.995
<CMD> zoomBox 221.542 119.349 256.962 92.143
<CMD> addStripe -block_ring_top_layer_limit METAL3 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL1 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL3 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL2 -block_ring_bottom_layer_limit METAL1 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 8 wires.

<CMD> zoomBox -6.515 161.495 31.588 116.394
<CMD> zoomBox -7.862 157.389 19.226 145.799
<CMD> selectWire 6.1500 3.3250 7.1500 156.2450 2 VSS
<CMD> selectWire 7.6500 0.8250 8.6500 158.7450 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 8 wires.

<CMD> zoomBox 53.879 145.166 80.837 113.802
<CMD> zoomBox 60.358 137.935 68.141 133.100
<CMD> selectWire 66.1500 3.3250 67.1500 156.2450 6 VSS
<CMD> undo
<CMD> selectWire 66.1500 3.3250 67.1500 156.2450 2 VSS
<CMD> selectWire 67.6500 0.8250 68.6500 158.7450 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox 109.608 125.207 209.660 83.216
<CMD> selectWire 186.1500 3.3250 187.1500 156.2450 2 VSS
<CMD> selectWire 187.6500 0.8250 188.6500 158.7450 2 VDD
<CMD> selectWire 126.1500 3.3250 127.1500 156.2450 2 VSS
<CMD> selectWire 127.6500 0.8250 128.6500 158.7450 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 8 wires.

<CMD> sroute -connect { blockPin padPin padRing corePin } -layerChangeRange { 1 6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Sep 21 06:14:59 2023 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Projects/System_pnr/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.50Ghz)

Begin option processing ...
(from .sroute_6698.conf) srouteConnectPowerBump set to false
(from .sroute_6698.conf) routeSelectNet set to "VSS VDD"
(from .sroute_6698.conf) routeSpecial set to true
(from .sroute_6698.conf) srouteConnectStripe set to false
(from .sroute_6698.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_6698.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6698.conf) srouteFollowPadPin set to true
(from .sroute_6698.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6698.conf) sroutePadPinAllPorts set to true
(from .sroute_6698.conf) sroutePreserveExistingRoutes set to true
(from .sroute_6698.conf) srouteTopLayerLimit set to 6
(from .sroute_6698.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 483.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
Finished reading floorplan and netlist information.
   **WARN: CORE MACRO SYS_TOP has no site specification
   A total of 1 warning.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 633 macros, 89 used
Read in 88 components
  88 core components: 88 unplaced, 0 placed, 0 fixed
Read in 19 physical pins
  19 physical pins: 0 unplaced, 0 placed, 19 fixed
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 19 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-554):	Top target layer is beyond top routing layer. Set top target layer to 6.
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Core ports routed: 104
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 52
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 493.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 19 io pins ...
 Updating DB with 69 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Sep 21 06:15:00 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Sep 21 06:15:00 2023

sroute post-processing starts at Thu Sep 21 06:15:00 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Sep 21 06:15:00 2023


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 9.01 megs
sroute: Total Peak Memory used = 316.04 megs
<CMD> zoomBox -14.032 153.459 49.214 120.023
<CMD> selectWire 6.1500 3.3250 7.1500 156.2450 6 VSS
<CMD> selectWire 7.6500 0.8250 8.6500 158.7450 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 316.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 0.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 06:16:29 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 06:16:29 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveFPlan /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.fp
<CMD> setDrawView fplan
<CMD> windowSelect -12.268 106.695 -16.740 119.272
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomOut
<CMD> zoomBox -16.579 164.840 38.736 120.803
<CMD_INTERNAL> uiSetTool move
<CMD> zoomBox -16.883 164.606 22.256 118.208
<CMD> selectObject Module U0_UART
<CMD> zoomBox -45.508 162.062 38.807 94.127
<CMD> zoomBox -37.360 164.864 44.288 40.447
<CMD> setObjFPlanBox Module U0_UART 7.1235 93.225 95.5505 152.234
<CMD_INTERNAL> uiSetTool select
<CMD> zoomBox -5.854 100.737 105.957 78.082
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> zoomBox -18.439 118.468 111.422 76.477
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module U0_UART 6.970 89.445 95.530 152.520
<CMD_INTERNAL> uiSetTool select
<CMD> deselectAll
<CMD> selectObject Module U0_UART
<CMD> deselectAll
<CMD> selectObject Module U0_UART
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 55 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=316.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:04.1 mem=374.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.9 mem=389.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1753 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1867 #term=7639 #term/net=4.09, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
stdCell: 1753 single + 0 double + 0 multi
Total standard cell length = 8.8416 (mm), area = 0.0254 (mm^2)


Average module density = 0.761.
Density for module 'U0_UART' = 0.712.
       = stdcell_area 3383 (3981 um^2) / alloc_area 4752 (5592 um^2).
Density for the rest of the design = 0.770.
       = stdcell_area 18182 (21395 um^2) / alloc_area 23604 (27775 um^2).
Pin Density = 0.354.
            = total # of pins 7639 / total Instance area 21565.




Identified 5 spare or floating instances, with no clusters.

Iteration  1: Total net bbox = 4.694e+03 (3.60e+03 1.09e+03)
              Est.  stn bbox = 4.694e+03 (3.60e+03 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 395.0M
Iteration  2: Total net bbox = 4.694e+03 (3.60e+03 1.09e+03)
              Est.  stn bbox = 4.694e+03 (3.60e+03 1.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 395.0M
Iteration  3: Total net bbox = 2.122e+04 (1.15e+04 9.73e+03)
              Est.  stn bbox = 2.122e+04 (1.15e+04 9.73e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.1M
Iteration  4: Total net bbox = 2.536e+04 (1.38e+04 1.16e+04)
              Est.  stn bbox = 2.536e+04 (1.38e+04 1.16e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.1M
Iteration  5: Total net bbox = 3.233e+04 (1.83e+04 1.40e+04)
              Est.  stn bbox = 3.233e+04 (1.83e+04 1.40e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 395.1M
Iteration  6: Total net bbox = 3.368e+04 (1.86e+04 1.50e+04)
              Est.  stn bbox = 3.368e+04 (1.86e+04 1.50e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 395.1M
Iteration  7: Total net bbox = 3.809e+04 (2.30e+04 1.51e+04)
              Est.  stn bbox = 4.799e+04 (2.87e+04 1.93e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 395.1M
Iteration  8: Total net bbox = 3.845e+04 (2.34e+04 1.51e+04)
              Est.  stn bbox = 4.839e+04 (2.91e+04 1.93e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 395.1M
Iteration  9: Total net bbox = 4.000e+04 (2.21e+04 1.79e+04)
              Est.  stn bbox = 4.000e+04 (2.21e+04 1.79e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.8M
Iteration 10: Total net bbox = 4.332e+04 (2.55e+04 1.79e+04)
              Est.  stn bbox = 5.383e+04 (3.16e+04 2.23e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 395.8M
Iteration 11: Total net bbox = 4.567e+04 (2.79e+04 1.78e+04)
              Est.  stn bbox = 5.625e+04 (3.41e+04 2.22e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 395.8M
*** cost = 4.567e+04 (2.79e+04 1.78e+04) (cpu for global=0:00:03.8) real=0:00:04.0***
Core Placement runtime cpu: 0:00:03.0 real: 0:00:02.0
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Starting refinePlace ...
Placement tweakage begins.
wire length = 4.610e+04 = 2.822e+04 H + 1.787e+04 V
wire length = 4.016e+04 = 2.244e+04 H + 1.771e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        43.87 um
  inst (U0_SYS_CTRL/U3) with max move: (116.44, 129.56) -> (160.31, 129.56)
  mean    (X+Y) =         5.07 um
Total instances flipped : 41
Total instances moved : 1143
*** cpu=0:00:00.1   mem=395.2M  mem(used)=0.0M***
Total net length = 4.033e+04 (2.243e+04 1.789e+04) (ext = 2.758e+03)
*** End of Placement (cpu=0:00:09.8, real=0:00:10.0, mem=395.2M) ***

default core: bins with density >  0.75 = 45.8 % ( 22 / 48 )
*** Free Virtual Timing Model ...(mem=395.2M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 395.2M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=192, multi-gpins=387, moved blk term=0/62

Phase 1a route (0:00:00.0 395.2M):
Est net length = 5.205e+04um = 2.759e+04H + 2.446e+04V
Usage: (14.9%H 16.7%V) = (3.329e+04um 4.283e+04um) = (16151 14924)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 13 = 0 (0.00% H) + 13 (0.22% V)
Number obstruct path=12 reroute=0

Phase 1b route (0:00:00.0 395.2M):
Usage: (14.9%H 16.7%V) = (3.325e+04um 4.284e+04um) = (16133 14927)
Overflow: 13 = 0 (0.00% H) + 13 (0.22% V)

Phase 1c route (0:00:00.0 395.2M):
Usage: (14.9%H 16.7%V) = (3.310e+04um 4.274e+04um) = (16061 14892)
Overflow: 12 = 0 (0.00% H) + 12 (0.20% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (14.9%H 16.7%V) = (3.310e+04um 4.274e+04um) = (16061 14892)
Overflow: 11 = 0 (0.00% H) + 11 (0.18% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (14.9%H 16.7%V) = (3.310e+04um 4.274e+04um) = (16063 14892)
Overflow: 7 = 0 (0.00% H) + 7 (0.11% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (14.9%H 16.7%V) = (3.312e+04um 4.274e+04um) = (16072 14893)
Overflow: 2 = 0 (0.00% H) + 2 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.03%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	0	 0.00%	53	 0.85%
  2:	0	 0.00%	89	 1.43%
  3:	0	 0.00%	130	 2.09%
  4:	2	 0.03%	7	 0.11%
  5:	2	 0.03%	10	 0.16%
  6:	5	 0.08%	79	 1.27%
  7:	5	 0.08%	35	 0.56%
  8:	23	 0.36%	79	 1.27%
  9:	65	 1.03%	201	 3.23%
 10:	91	 1.44%	432	 6.94%
 11:	345	 5.45%	756	12.14%
 12:	410	 6.48%	1131	18.16%
 13:	956	15.11%	1285	20.64%
 14:	1033	16.33%	959	15.40%
 15:	1269	20.06%	904	14.52%
 16:	1073	16.96%	11	 0.18%
 17:	676	10.69%	3	 0.05%
 18:	255	 4.03%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Memory Usage v0.144 (Current mem = 395.211M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):


*** After '-updateRemainTrks' operation: 

Usage: (15.2%H 17.0%V) = (3.383e+04um 4.341e+04um) = (16414 15126)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	44	 0.71%
  1:	0	 0.00%	54	 0.87%
  2:	0	 0.00%	74	 1.19%
  3:	0	 0.00%	133	 2.14%
  4:	2	 0.03%	7	 0.11%
  5:	5	 0.08%	20	 0.32%
  6:	4	 0.06%	77	 1.24%
  7:	10	 0.16%	41	 0.66%
  8:	31	 0.49%	82	 1.32%
  9:	66	 1.04%	203	 3.26%
 10:	106	 1.68%	408	 6.55%
 11:	347	 5.49%	769	12.35%
 12:	419	 6.62%	1114	17.89%
 13:	968	15.30%	1305	20.96%
 14:	1052	16.63%	946	15.19%
 15:	1233	19.49%	902	14.49%
 16:	1059	16.74%	11	 0.18%
 17:	659	10.42%	3	 0.05%
 18:	249	 3.94%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.1 395.2M) ***


Total length: 5.397e+04um, number of vias: 15413
M1(H) length: 2.252e+00um, number of vias: 7620
M2(V) length: 2.154e+04um, number of vias: 6884
M3(H) length: 2.444e+04um, number of vias: 744
M4(V) length: 5.057e+03um, number of vias: 155
M5(H) length: 2.835e+03um, number of vias: 10
M6(V) length: 1.033e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 395.211M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.2 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 395.2M) ***
*info: Start fixing DRV (Mem = 395.21M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (395.2M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 66 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=395.2M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.760509
Start fixing design rules ... (0:00:00.0 395.2M)
Done fixing design rule (0:00:02.0 395.2M)

Summary:
17 buffers added on 7 nets (with 10 drivers resized)

Density after buffering = 0.763613
*** Completed dpFixDRCViolation (0:00:02.1 395.2M)

*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=197, multi-gpins=396, moved blk term=0/61

Phase 1a route (0:00:00.0 395.2M):
Est net length = 5.279e+04um = 2.814e+04H + 2.465e+04V
Usage: (15.2%H 16.9%V) = (3.385e+04um 4.312e+04um) = (16423 15023)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)
Number obstruct path=12 reroute=0

Phase 1b route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.381e+04um 4.312e+04um) = (16404 15026)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1c route (0:00:00.0 395.2M):
Usage: (15.1%H 16.8%V) = (3.371e+04um 4.307e+04um) = (16356 15008)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (15.1%H 16.8%V) = (3.371e+04um 4.307e+04um) = (16356 15008)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (15.1%H 16.8%V) = (3.373e+04um 4.307e+04um) = (16366 15006)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (15.1%H 16.8%V) = (3.374e+04um 4.307e+04um) = (16373 15006)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	0	 0.00%	53	 0.85%
  2:	0	 0.00%	84	 1.35%
  3:	0	 0.00%	136	 2.18%
  4:	2	 0.03%	7	 0.11%
  5:	1	 0.02%	10	 0.16%
  6:	5	 0.08%	78	 1.25%
  7:	4	 0.06%	48	 0.77%
  8:	25	 0.40%	79	 1.27%
  9:	61	 0.96%	198	 3.18%
 10:	113	 1.79%	432	 6.94%
 11:	337	 5.33%	771	12.38%
 12:	418	 6.61%	1125	18.07%
 13:	1008	15.94%	1292	20.75%
 14:	1031	16.30%	945	15.18%
 15:	1303	20.60%	896	14.39%
 16:	985	15.57%	8	 0.13%
 17:	671	10.61%	3	 0.05%
 18:	246	 3.89%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.211M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):


*** After '-updateRemainTrks' operation: 

Usage: (15.5%H 17.1%V) = (3.448e+04um 4.375e+04um) = (16728 15244)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	42	 0.67%
  1:	0	 0.00%	51	 0.82%
  2:	0	 0.00%	73	 1.17%
  3:	0	 0.00%	140	 2.25%
  4:	2	 0.03%	9	 0.14%
  5:	3	 0.05%	17	 0.27%
  6:	5	 0.08%	82	 1.32%
  7:	9	 0.14%	44	 0.71%
  8:	31	 0.49%	86	 1.38%
  9:	65	 1.03%	205	 3.29%
 10:	125	 1.98%	392	 6.30%
 11:	342	 5.41%	800	12.85%
 12:	433	 6.85%	1108	17.79%
 13:	1020	16.13%	1307	20.99%
 14:	1039	16.43%	932	14.97%
 15:	1277	20.19%	894	14.36%
 16:	962	15.21%	8	 0.13%
 17:	660	10.43%	3	 0.05%
 18:	237	 3.75%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 395.2M) ***


Total length: 5.480e+04um, number of vias: 15503
M1(H) length: 2.252e+00um, number of vias: 7652
M2(V) length: 2.148e+04um, number of vias: 6916
M3(H) length: 2.482e+04um, number of vias: 765
M4(V) length: 5.309e+03um, number of vias: 156
M5(H) length: 3.060e+03um, number of vias: 14
M6(V) length: 1.185e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.3 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.211M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.2 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 395.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   426
*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 395.21M).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 395.2M **
*** Starting optFanout (395.2M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 66 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=395.2M) ***
Start fixing timing ... (0:00:00.0 395.2M)

Start clock batches slack = -7.169ns
End batches slack = -5.800ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 395.2M)

Summary:
8 buffers added on 8 nets (with 8 drivers resized)

Density after buffering = 0.768303
*** Completed optFanout (0:00:00.4 395.2M)

*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=209, multi-gpins=421, moved blk term=0/61

Phase 1a route (0:00:00.0 395.2M):
Est net length = 5.280e+04um = 2.815e+04H + 2.465e+04V
Usage: (15.2%H 16.9%V) = (3.387e+04um 4.316e+04um) = (16434 15038)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)
Number obstruct path=12 reroute=0

Phase 1b route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.383e+04um 4.317e+04um) = (16415 15041)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1c route (0:00:00.0 395.2M):
Usage: (15.1%H 16.9%V) = (3.373e+04um 4.312e+04um) = (16365 15024)
Overflow: 14 = 0 (0.00% H) + 14 (0.23% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (15.1%H 16.9%V) = (3.373e+04um 4.312e+04um) = (16365 15024)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (15.1%H 16.9%V) = (3.375e+04um 4.311e+04um) = (16375 15022)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (15.1%H 16.9%V) = (3.376e+04um 4.311e+04um) = (16382 15022)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	47	 0.75%
  1:	0	 0.00%	52	 0.84%
  2:	0	 0.00%	85	 1.37%
  3:	0	 0.00%	136	 2.18%
  4:	2	 0.03%	7	 0.11%
  5:	1	 0.02%	10	 0.16%
  6:	5	 0.08%	78	 1.25%
  7:	4	 0.06%	48	 0.77%
  8:	25	 0.40%	79	 1.27%
  9:	59	 0.93%	197	 3.16%
 10:	114	 1.80%	430	 6.91%
 11:	336	 5.31%	779	12.51%
 12:	411	 6.50%	1124	18.05%
 13:	1016	16.06%	1296	20.81%
 14:	1037	16.40%	941	15.11%
 15:	1301	20.57%	892	14.32%
 16:	994	15.72%	8	 0.13%
 17:	663	10.48%	3	 0.05%
 18:	242	 3.83%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.211M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):


*** After '-updateRemainTrks' operation: 

Usage: (15.5%H 17.1%V) = (3.450e+04um 4.379e+04um) = (16739 15259)
Overflow: 22 = 0 (0.00% H) + 22 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	14	 0.22%
--------------------------------------
  0:	0	 0.00%	42	 0.67%
  1:	0	 0.00%	51	 0.82%
  2:	0	 0.00%	73	 1.17%
  3:	0	 0.00%	140	 2.25%
  4:	2	 0.03%	9	 0.14%
  5:	3	 0.05%	17	 0.27%
  6:	5	 0.08%	82	 1.32%
  7:	9	 0.14%	44	 0.71%
  8:	31	 0.49%	85	 1.37%
  9:	63	 1.00%	204	 3.28%
 10:	125	 1.98%	394	 6.33%
 11:	342	 5.41%	805	12.93%
 12:	427	 6.75%	1102	17.70%
 13:	1029	16.27%	1318	21.17%
 14:	1044	16.51%	926	14.87%
 15:	1275	20.16%	890	14.29%
 16:	968	15.30%	8	 0.13%
 17:	654	10.34%	3	 0.05%
 18:	233	 3.68%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 395.2M) ***


Total length: 5.482e+04um, number of vias: 15532
M1(H) length: 2.252e+00um, number of vias: 7668
M2(V) length: 2.151e+04um, number of vias: 6927
M3(H) length: 2.483e+04um, number of vias: 767
M4(V) length: 5.300e+03um, number of vias: 156
M5(H) length: 3.060e+03um, number of vias: 14
M6(V) length: 1.185e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.2M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.3 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.211M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.2 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 395.2M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 395.2M **
*** Timing NOT met, worst failing slack is -6.567
*** Check timing (0:00:00.1)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 76.830% **

*** starting 1-st reclaim pass: 1407 instances 
*** starting 2-nd reclaim pass: 241 instances 
*** starting 3-rd reclaim pass: 70 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 11 Downsize = 39 **
** Density Change = 0.169% **
** Density after area reclaim = 76.661% **
*** Finished Area Reclaim (0:00:01.6) ***
*** Starting sequential cell resizing ***
density before resizing = 76.661%

*summary:     16 instances changed cell type
density after resizing = 76.950%
*** Finish sequential cell resizing (cpu=0:00:00.4 mem=395.2M) ***
density before resizing = 76.950%
* summary of transition time violation fixes:
*summary:      3 instances changed cell type
density after resizing = 76.971%
*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=210, multi-gpins=424, moved blk term=0/63

Phase 1a route (0:00:00.0 395.2M):
Est net length = 5.293e+04um = 2.816e+04H + 2.476e+04V
Usage: (15.2%H 16.9%V) = (3.389e+04um 4.325e+04um) = (16444 15071)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)
Number obstruct path=12 reroute=0

Phase 1b route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.385e+04um 4.327e+04um) = (16424 15076)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Phase 1c route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.378e+04um 4.323e+04um) = (16392 15064)
Overflow: 11 = 0 (0.00% H) + 11 (0.17% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.378e+04um 4.323e+04um) = (16392 15064)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.380e+04um 4.323e+04um) = (16402 15061)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (15.2%H 16.9%V) = (3.382e+04um 4.323e+04um) = (16409 15061)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	46	 0.74%
  1:	0	 0.00%	52	 0.84%
  2:	0	 0.00%	83	 1.33%
  3:	0	 0.00%	139	 2.23%
  4:	3	 0.05%	7	 0.11%
  5:	2	 0.03%	9	 0.14%
  6:	4	 0.06%	79	 1.27%
  7:	11	 0.17%	53	 0.85%
  8:	30	 0.47%	74	 1.19%
  9:	49	 0.77%	216	 3.47%
 10:	127	 2.01%	440	 7.07%
 11:	324	 5.12%	758	12.17%
 12:	416	 6.58%	1123	18.03%
 13:	1013	16.02%	1274	20.46%
 14:	1050	16.60%	951	15.27%
 15:	1253	19.81%	895	14.37%
 16:	1006	15.91%	9	 0.14%
 17:	671	10.61%	4	 0.06%
 18:	251	 3.97%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.211M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):


*** After '-updateRemainTrks' operation: 

Usage: (15.5%H 17.2%V) = (3.457e+04um 4.396e+04um) = (16772 15317)
Overflow: 23 = 0 (0.00% H) + 23 (0.38% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	37	 0.59%
  1:	0	 0.00%	52	 0.84%
  2:	0	 0.00%	73	 1.17%
  3:	0	 0.00%	142	 2.28%
  4:	4	 0.06%	9	 0.14%
  5:	5	 0.08%	19	 0.31%
  6:	7	 0.11%	84	 1.35%
  7:	11	 0.17%	42	 0.67%
  8:	34	 0.54%	90	 1.45%
  9:	55	 0.87%	226	 3.63%
 10:	133	 2.10%	396	 6.36%
 11:	341	 5.39%	778	12.49%
 12:	427	 6.75%	1119	17.97%
 13:	1024	16.19%	1282	20.59%
 14:	1049	16.58%	936	15.03%
 15:	1240	19.60%	894	14.36%
 16:	979	15.48%	9	 0.14%
 17:	660	10.43%	4	 0.06%
 18:	241	 3.81%	10	 0.16%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 395.2M) ***


Total length: 5.492e+04um, number of vias: 15560
M1(H) length: 2.252e+00um, number of vias: 7646
M2(V) length: 2.144e+04um, number of vias: 6944
M3(H) length: 2.469e+04um, number of vias: 798
M4(V) length: 5.467e+03um, number of vias: 160
M5(H) length: 3.208e+03um, number of vias: 12
M6(V) length: 1.144e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.211M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.2 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.2M)
Number of Loop : 0
Start delay calculation (mem=395.211M)...
Delay calculation completed.
(0:00:00.1 395.211M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 395.2M) ***
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 395.2M **
*** Timing NOT met, worst failing slack is -5.403
*** Check timing (0:00:00.1)
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 66 no-driver nets excluded.

Density : 0.7697
Max route overflow : 0.0038
Current slack : -5.403 ns, density : 0.7697
Current slack : -4.515 ns, density : 0.7708
Current slack : -4.515 ns, density : 0.7708
Current slack : -4.515 ns, density : 0.7708
Current slack : -4.460 ns, density : 0.7708
Current slack : -3.574 ns, density : 0.7781
Current slack : -3.574 ns, density : 0.7781
Current slack : -3.574 ns, density : 0.7781
Current slack : -3.574 ns, density : 0.7781
Current slack : -3.540 ns, density : 0.7781
Current slack : -3.540 ns, density : 0.7781
Current slack : -3.540 ns, density : 0.7781
*** Starting delays update (0:00:58.4 mem=395.2M) ***
*** Finished delays update (0:00:59.0 mem=395.2M) ***

*** Starting delays update (0:00:59.3 mem=395.2M) ***
*** Finished delays update (0:00:59.9 mem=395.2M) ***

*** Done optCritPath (0:01:00 395.21M) ***
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 395.2M **
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 395.2M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=395.2M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.9 mem=395.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:04.7 mem=396.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=2210 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2304 #term=8887 #term/net=3.86, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
stdCell: 2210 single + 0 double + 0 multi
Total standard cell length = 9.9605 (mm), area = 0.0286 (mm^2)


Average module density = 0.862.
Density for module 'U0_UART' = 0.713.
       = stdcell_area 3386 (3984 um^2) / alloc_area 4752 (5592 um^2).
Density for the rest of the design = 0.886.
       = stdcell_area 20908 (24602 um^2) / alloc_area 23604 (27775 um^2).
Pin Density = 0.366.
            = total # of pins 8887 / total Instance area 24294.




Identified 5 spare or floating instances, with no clusters.

Iteration 11: Total net bbox = 4.498e+04 (2.62e+04 1.88e+04)
              Est.  stn bbox = 5.636e+04 (3.25e+04 2.39e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 400.6M
Iteration 12: Total net bbox = 4.878e+04 (2.98e+04 1.90e+04)
              Est.  stn bbox = 6.032e+04 (3.63e+04 2.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 400.6M
*** cost = 4.878e+04 (2.98e+04 1.90e+04) (cpu for global=0:00:01.6) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.6 real: 0:00:02.0

Starting refinePlace ...
Placement tweakage begins.
wire length = 5.072e+04 = 3.134e+04 H + 1.938e+04 V
wire length = 4.321e+04 = 2.410e+04 H + 1.910e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        41.41 um
  inst (U0_SYS_CTRL/U3) with max move: (161.13, 129.56) -> (191.06, 141.04)
  mean    (X+Y) =         4.99 um
Total instances flipped : 68
Total instances moved : 1813
*** cpu=0:00:00.1   mem=399.4M  mem(used)=0.0M***
Total net length = 4.349e+04 (2.412e+04 1.937e+04) (ext = 2.722e+03)
*** End of Placement (cpu=0:00:08.0, real=0:00:08.0, mem=399.4M) ***

default core: bins with density >  0.75 = 70.8 % ( 34 / 48 )
*** Free Virtual Timing Model ...(mem=399.4M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:28, real = 0: 1:28, mem = 399.4M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE

INFO: Total Number of Tie Cells (TIELOM) placed: 3
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE

INFO: Total Number of Tie Cells (TIEHIM) placed: 6
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> zoomBox 220.546 156.311 255.538 31.893
<CMD> deselectAll
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 399.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 0.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 06:32:48 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net U1_ClkDiv/HTIE_LTIEHI_NET: no routing.
Net U0_CLKDIV_MUX/HTIE_LTIEHI_NET: no routing.
Net U1_RST_SYNC/HTIE_LTIEHI_NET: no routing.
Net U0_RST_SYNC/HTIE_LTIEHI_NET: no routing.
Net U0_ClkDiv/HTIE_LTIEHI_NET: no routing.
Net U0_UART/U0_UART_TX/U0_mux/HTIE_LTIEHI_NET: no routing.
Net U1_ClkDiv/LTIE_LTIELO_NET: no routing.
Net U0_SYS_CTRL/LTIE_LTIELO_NET: no routing.
Net U0_UART/U0_UART_TX/U0_mux/LTIE_LTIELO_NET: no routing.
Net U0_ALU/div_52/FE_RN_522_0: no routing.
Net U0_ALU/div_52/FE_RN_521_0: no routing.
Net U0_ALU/div_52/FE_RN_520_0: no routing.
Net U0_ALU/div_52/FE_RN_519_0: no routing.
Net U0_ALU/div_52/FE_RN_518_0: no routing.
Net U0_ALU/div_52/FE_RN_517_0: no routing.
Net U0_ALU/div_52/FE_RN_516_0: no routing.
Net U0_ALU/div_52/FE_RN_515_0: no routing.
Net U0_ALU/div_52/FE_RN_514_0: no routing.
Net U0_ALU/div_52/FE_RN_513_0: no routing.
Net U0_ALU/div_52/FE_RN_512_0: no routing.
Net U0_ALU/div_52/FE_RN_511_0: no routing.
Net U0_ALU/div_52/FE_RN_510_0: no routing.
Net U0_ALU/div_52/FE_RN_509_0: no routing.
Net U0_ALU/div_52/FE_RN_508_0: no routing.
Net U0_ALU/div_52/FE_RN_507_0: no routing.
Net U0_ALU/div_52/FE_RN_506_0: no routing.
Net U0_ALU/div_52/FE_RN_505_0: no routing.
Net U0_ALU/div_52/FE_RN_504_0: no routing.
Net U0_ALU/div_52/FE_RN_503_0: no routing.
Net U0_ALU/div_52/FE_RN_502_0: no routing.
Net U0_ALU/div_52/FE_RN_501_0: no routing.
Net U0_ALU/div_52/FE_RN_500_0: no routing.
Net U0_ALU/div_52/FE_RN_499_0: no routing.
Net U0_ALU/div_52/FE_RN_498_0: no routing.
Net U0_ALU/div_52/FE_RN_497_0: no routing.
Net U0_ALU/div_52/FE_RN_496_0: no routing.
Net U0_ALU/div_52/FE_RN_495_0: no routing.
Net U0_ALU/div_52/FE_RN_494_0: no routing.
Net U0_ALU/div_52/FE_RN_493_0: no routing.
Net U0_ALU/div_52/FE_RN_492_0: no routing.
Net U0_ALU/div_52/FE_RN_491_0: no routing.
Net U0_ALU/div_52/FE_RN_490_0: no routing.
Net U0_ALU/div_52/FE_RN_489_0: no routing.
Net U0_ALU/div_52/FE_RN_488_0: no routing.
Net U0_ALU/div_52/FE_RN_487_0: no routing.
Net U0_ALU/div_52/FE_RN_486_0: no routing.
Net U0_ALU/div_52/FE_RN_485_0: no routing.
Net U0_ALU/div_52/FE_RN_484_0: no routing.
Net U0_ALU/div_52/FE_RN_483_0: no routing.
Net U0_ALU/div_52/FE_RN_482_0: no routing.
Net U0_ALU/div_52/FE_RN_481_0: no routing.
Net U0_ALU/div_52/FE_RN_480_0: no routing.
Net U0_ALU/div_52/FE_RN_478_0: no routing.
Net U0_ALU/div_52/FE_RN_477_0: no routing.
Net U0_ALU/div_52/FE_RN_476_0: no routing.
Net U0_ALU/div_52/FE_RN_475_0: no routing.
Net U0_ALU/div_52/FE_RN_474_0: no routing.
Net U0_ALU/div_52/FE_RN_473_0: no routing.
Net U0_ALU/div_52/FE_RN_472_0: no routing.
Net U0_ALU/div_52/FE_RN_471_0: no routing.
Net U0_ALU/div_52/FE_RN_470_0: no routing.
Net U0_ALU/div_52/FE_RN_469_0: no routing.
Net U0_ALU/div_52/FE_RN_468_0: no routing.
Net U0_ALU/div_52/FE_RN_467_0: no routing.
Net U0_ALU/div_52/FE_RN_466_0: no routing.
Net U0_ALU/div_52/FE_RN_465_0: no routing.
Net U0_ALU/div_52/FE_RN_464_0: no routing.
Net U0_ALU/div_52/FE_RN_463_0: no routing.
Net U0_ALU/div_52/FE_RN_462_0: no routing.
Net U0_ALU/div_52/FE_RN_461_0: no routing.
Net U0_ALU/div_52/FE_RN_460_0: no routing.
Net U0_ALU/div_52/FE_RN_459_0: no routing.
Net U0_ALU/div_52/FE_RN_458_0: no routing.
Net U0_ALU/div_52/FE_RN_457_0: no routing.
Net U0_ALU/div_52/FE_RN_456_0: no routing.
Net U0_ALU/div_52/FE_RN_455_0: no routing.
Net U0_ALU/div_52/FE_RN_454_0: no routing.
Net U0_ALU/div_52/FE_RN_453_0: no routing.
Net U0_ALU/div_52/FE_RN_425_0: no routing.
Net U0_ALU/div_52/FE_RN_424_0: no routing.
Net U0_ALU/div_52/FE_RN_423_0: no routing.
Net U0_ALU/div_52/FE_RN_422_0: no routing.
Net U0_ALU/div_52/FE_RN_421_0: no routing.
Net U0_ALU/div_52/FE_RN_420_0: no routing.
Net U0_ALU/div_52/FE_RN_417_0: no routing.
Net U0_ALU/div_52/FE_RN_416_0: no routing.
Net U0_ALU/div_52/FE_RN_415_0: no routing.
Net U0_ALU/div_52/FE_RN_414_0: no routing.
Net U0_ALU/div_52/FE_RN_413_0: no routing.
Net U0_ALU/div_52/FE_RN_412_0: no routing.
Net U0_ALU/div_52/FE_RN_411_0: no routing.
Net U0_ALU/div_52/FE_RN_410_0: no routing.
Net U0_ALU/div_52/FE_RN_409_0: no routing.
Net U0_ALU/div_52/FE_RN_408_0: no routing.
Net U0_ALU/div_52/FE_RN_407_0: no routing.
Net U0_ALU/div_52/FE_RN_406_0: no routing.
Net U0_ALU/div_52/FE_RN_405_0: no routing.
Net U0_ALU/div_52/FE_RN_404_0: no routing.
Net U0_ALU/div_52/FE_RN_403_0: no routing.
Net U0_ALU/div_52/FE_RN_402_0: no routing.
Net U0_ALU/div_52/FE_RN_401_0: no routing.
Net U0_ALU/div_52/FE_RN_400_0: no routing.
Net U0_ALU/div_52/FE_RN_399_0: no routing.
Net U0_ALU/div_52/FE_RN_398_0: no routing.
Net U0_ALU/div_52/FE_RN_397_0: no routing.
Net U0_ALU/div_52/FE_RN_395_0: no routing.
Net U0_ALU/div_52/FE_RN_394_0: no routing.
Net U0_ALU/div_52/FE_RN_393_0: no routing.
Net U0_ALU/div_52/FE_RN_392_0: no routing.
Net U0_ALU/div_52/FE_RN_391_0: no routing.
Net U0_ALU/div_52/FE_RN_390_0: no routing.
Net U0_ALU/div_52/FE_RN_389_0: no routing.
Net U0_ALU/div_52/FE_RN_388_0: no routing.
Net U0_ALU/div_52/FE_RN_387_0: no routing.
Net U0_ALU/div_52/FE_RN_386_0: no routing.
Net U0_ALU/div_52/FE_RN_385_0: no routing.
Net U0_ALU/div_52/FE_RN_384_0: no routing.
Net U0_ALU/div_52/FE_RN_383_0: no routing.
Net U0_ALU/div_52/FE_RN_382_0: no routing.
Net U0_ALU/div_52/FE_RN_381_0: no routing.
Net U0_ALU/div_52/FE_RN_379_0: no routing.
Net U0_ALU/div_52/FE_RN_378_0: no routing.
Net U0_ALU/div_52/FE_RN_377_0: no routing.
Net U0_ALU/div_52/FE_RN_376_0: no routing.
Net U0_ALU/div_52/FE_RN_375_0: no routing.
Net U0_ALU/div_52/FE_RN_374_0: no routing.
Net U0_ALU/div_52/FE_RN_373_0: no routing.
Net U0_ALU/div_52/FE_RN_372_0: no routing.
Net U0_ALU/div_52/FE_RN_371_0: no routing.
Net U0_ALU/div_52/FE_RN_370_0: no routing.
Net U0_ALU/div_52/FE_RN_369_0: no routing.
Net U0_ALU/div_52/FE_RN_368_0: no routing.
Net U0_ALU/div_52/FE_RN_367_0: no routing.
Net U0_ALU/div_52/FE_RN_365_0: no routing.
Net U0_ALU/div_52/FE_RN_364_0: no routing.
Net U0_ALU/div_52/FE_RN_363_0: no routing.
Net U0_ALU/div_52/FE_RN_362_0: no routing.
Net U0_ALU/div_52/FE_RN_361_0: no routing.
Net U0_ALU/div_52/FE_RN_360_0: no routing.
Net U0_ALU/div_52/FE_RN_359_0: no routing.
Net U0_ALU/div_52/FE_RN_358_0: no routing.
Net U0_ALU/div_52/FE_RN_357_0: no routing.
Net U0_ALU/div_52/FE_RN_356_0: no routing.
Net U0_ALU/div_52/FE_RN_354_0: no routing.
Net U0_ALU/div_52/FE_RN_353_0: no routing.
Net U0_ALU/div_52/FE_RN_352_0: no routing.
Net U0_ALU/div_52/FE_RN_351_0: no routing.
Net U0_ALU/div_52/FE_RN_349_0: no routing.
Net U0_ALU/div_52/FE_RN_348_0: no routing.
Net U0_ALU/div_52/FE_RN_347_0: no routing.
Net U0_ALU/div_52/FE_RN_346_0: no routing.
Net U0_ALU/div_52/FE_RN_345_0: no routing.
Net U0_ALU/div_52/FE_RN_344_0: no routing.
Net U0_ALU/div_52/FE_RN_343_0: no routing.
Net U0_ALU/div_52/FE_RN_342_0: no routing.
Net U0_ALU/div_52/FE_RN_341_0: no routing.
Net U0_ALU/div_52/FE_RN_340_0: no routing.
Net U0_ALU/div_52/FE_RN_339_0: no routing.
Net U0_ALU/div_52/FE_RN_338_0: no routing.
Net U0_ALU/div_52/FE_RN_337_0: no routing.
Net U0_ALU/div_52/FE_RN_336_0: no routing.
Net U0_ALU/div_52/FE_RN_335_0: no routing.
Net U0_ALU/div_52/FE_RN_334_0: no routing.
Net U0_ALU/div_52/FE_RN_333_0: no routing.
Net U0_ALU/div_52/FE_RN_332_0: no routing.
Net U0_ALU/div_52/FE_RN_331_0: no routing.
Net U0_ALU/div_52/FE_RN_330_0: no routing.
Net U0_ALU/div_52/FE_RN_329_0: no routing.
Net U0_ALU/div_52/FE_RN_328_0: no routing.
Net U0_ALU/div_52/FE_RN_327_0: no routing.
Net U0_ALU/div_52/FE_RN_326_0: no routing.
Net U0_ALU/div_52/FE_RN_325_0: no routing.
Net U0_ALU/div_52/FE_RN_324_0: no routing.
Net U0_ALU/div_52/FE_RN_323_0: no routing.
Net U0_ALU/div_52/FE_RN_322_0: no routing.
Net U0_ALU/div_52/FE_RN_321_0: no routing.
Net U0_ALU/div_52/FE_RN_320_0: no routing.
Net U0_ALU/div_52/FE_RN_319_0: no routing.
Net U0_ALU/div_52/FE_RN_318_0: no routing.
Net U0_ALU/div_52/FE_RN_317_0: no routing.
Net U0_ALU/div_52/FE_RN_316_0: no routing.
Net U0_ALU/div_52/FE_RN_315_0: no routing.
Net U0_ALU/div_52/FE_RN_314_0: no routing.
Net U0_ALU/div_52/FE_RN_313_0: no routing.
Net U0_ALU/div_52/FE_RN_312_0: no routing.
Net U0_ALU/div_52/FE_RN_311_0: no routing.
Net U0_ALU/div_52/FE_RN_310_0: no routing.
Net U0_ALU/div_52/FE_RN_309_0: no routing.
Net U0_ALU/div_52/FE_RN_308_0: no routing.
Net U0_ALU/div_52/FE_RN_307_0: no routing.
Net U0_ALU/div_52/FE_RN_305_0: no routing.
Net U0_ALU/div_52/FE_RN_304_0: no routing.
Net U0_ALU/div_52/FE_RN_303_0: no routing.
Net U0_ALU/div_52/FE_RN_301_0: no routing.
Net U0_ALU/div_52/FE_RN_300_0: no routing.
Net U0_ALU/div_52/FE_RN_299_0: no routing.
Net U0_ALU/div_52/FE_RN_298_0: no routing.
Net U0_ALU/div_52/FE_RN_296_0: no routing.
Net U0_ALU/div_52/FE_RN_295_0: no routing.
Net U0_ALU/div_52/FE_RN_294_0: no routing.
Net U0_ALU/div_52/FE_RN_293_0: no routing.
Net U0_ALU/div_52/FE_RN_292_0: no routing.
Net U0_ALU/div_52/FE_RN_291_0: no routing.
Net U0_ALU/div_52/FE_RN_290_0: no routing.
Net U0_ALU/div_52/FE_RN_289_0: no routing.
Net U0_ALU/div_52/FE_RN_288_0: no routing.
Net U0_ALU/div_52/FE_RN_287_0: no routing.
Net U0_ALU/div_52/FE_RN_286_0: no routing.
Net U0_ALU/div_52/FE_RN_285_0: no routing.
Net U0_ALU/div_52/FE_RN_284_0: no routing.
Net U0_ALU/div_52/FE_RN_282_0: no routing.
Net U0_ALU/div_52/FE_RN_280_0: no routing.
Net U0_ALU/div_52/FE_RN_279_0: no routing.
Net U0_ALU/div_52/FE_RN_278_0: no routing.
Net U0_ALU/div_52/FE_RN_277_0: no routing.
Net U0_ALU/div_52/FE_RN_276_0: no routing.
Net U0_ALU/div_52/FE_RN_275_0: no routing.
Net U0_ALU/div_52/FE_RN_274_0: no routing.
Net U0_ALU/div_52/FE_RN_273_0: no routing.
Net U0_ALU/div_52/FE_RN_272_0: no routing.
Net U0_ALU/div_52/FE_RN_271_0: no routing.
Net U0_ALU/div_52/FE_RN_270_0: no routing.
Net U0_ALU/div_52/FE_RN_269_0: no routing.
Net U0_ALU/div_52/FE_RN_268_0: no routing.
Net U0_ALU/div_52/FE_RN_267_0: no routing.
Net U0_ALU/div_52/FE_RN_266_0: no routing.
Net U0_ALU/div_52/FE_RN_265_0: no routing.
Net U0_ALU/div_52/FE_RN_263_0: no routing.
Net U0_ALU/div_52/FE_RN_262_0: no routing.
Net U0_ALU/div_52/FE_RN_261_0: no routing.
Net U0_ALU/div_52/FE_RN_260_0: no routing.
Net U0_ALU/div_52/FE_RN_259_0: no routing.
Net U0_ALU/div_52/FE_RN_258_0: no routing.
Net U0_ALU/div_52/FE_RN_257_0: no routing.
Net U0_ALU/div_52/FE_RN_256_0: no routing.
Net U0_ALU/div_52/FE_RN_255_0: no routing.
Net U0_ALU/div_52/FE_RN_254_0: no routing.
Net U0_ALU/div_52/FE_RN_253_0: no routing.
Net U0_ALU/div_52/FE_RN_252_0: no routing.
Net U0_ALU/div_52/FE_RN_251_0: no routing.
Net U0_ALU/div_52/FE_RN_250_0: no routing.
Net U0_ALU/div_52/FE_RN_249_0: no routing.
Net U0_ALU/div_52/FE_RN_248_0: no routing.
Net U0_ALU/div_52/FE_RN_247_0: no routing.
Net U0_ALU/div_52/FE_RN_246_0: no routing.
Net U0_ALU/div_52/FE_RN_245_0: no routing.
Net U0_ALU/div_52/FE_RN_244_0: no routing.
Net U0_ALU/div_52/FE_RN_243_0: no routing.
Net U0_ALU/div_52/FE_RN_242_0: no routing.
Net U0_ALU/div_52/FE_RN_241_0: no routing.
Net U0_ALU/div_52/FE_RN_240_0: no routing.
Net U0_ALU/div_52/FE_RN_239_0: no routing.
Net U0_ALU/div_52/FE_RN_238_0: no routing.
Net U0_ALU/div_52/FE_RN_237_0: no routing.
Net U0_ALU/div_52/FE_RN_236_0: no routing.
Net U0_ALU/div_52/FE_RN_235_0: no routing.
Net U0_ALU/div_52/FE_RN_234_0: no routing.
Net U0_ALU/div_52/FE_RN_233_0: no routing.
Net U0_ALU/div_52/FE_RN_232_0: no routing.
Net U0_ALU/div_52/FE_RN_231_0: no routing.
Net U0_ALU/div_52/FE_RN_230_0: no routing.
Net U0_ALU/div_52/FE_RN_229_0: no routing.
Net U0_ALU/div_52/FE_RN_228_0: no routing.
Net U0_ALU/div_52/FE_RN_227_0: no routing.
Net U0_ALU/div_52/FE_RN_226_0: no routing.
Net U0_ALU/div_52/FE_RN_225_0: no routing.
Net U0_ALU/div_52/FE_RN_224_0: no routing.
Net U0_ALU/div_52/FE_RN_223_0: no routing.
Net U0_ALU/div_52/FE_RN_222_0: no routing.
Net U0_ALU/div_52/FE_RN_221_0: no routing.
Net U0_ALU/div_52/FE_RN_220_0: no routing.
Net U0_ALU/div_52/FE_RN_219_0: no routing.
Net U0_ALU/div_52/FE_RN_218_0: no routing.
Net U0_ALU/div_52/FE_RN_217_0: no routing.
Net U0_ALU/div_52/FE_RN_215_0: no routing.
Net U0_ALU/div_52/FE_RN_213_0: no routing.
Net U0_ALU/div_52/FE_RN_212_0: no routing.
Net U0_ALU/div_52/FE_RN_211_0: no routing.
Net U0_ALU/div_52/FE_RN_208_0: no routing.
Net U0_ALU/div_52/FE_RN_207_0: no routing.
Net U0_ALU/div_52/FE_RN_206_0: no routing.
Net U0_ALU/div_52/FE_RN_205_0: no routing.
Net U0_ALU/div_52/FE_RN_204_0: no routing.
Net U0_ALU/div_52/FE_RN_203_0: no routing.
Net U0_ALU/div_52/FE_RN_202_0: no routing.
Net U0_ALU/div_52/FE_RN_201_0: no routing.
Net U0_ALU/div_52/FE_RN_200_0: no routing.
Net U0_ALU/div_52/FE_RN_199_0: no routing.
Net U0_ALU/div_52/FE_RN_198_0: no routing.
Net U0_ALU/div_52/FE_RN_197_0: no routing.
Net U0_ALU/div_52/FE_RN_195_0: no routing.
Net U0_ALU/div_52/FE_RN_194_0: no routing.
Net U0_ALU/div_52/FE_RN_192_0: no routing.
Net U0_ALU/div_52/FE_RN_191_0: no routing.
Net U0_ALU/div_52/FE_RN_190_0: no routing.
Net U0_ALU/div_52/FE_RN_189_0: no routing.
Net U0_ALU/div_52/FE_RN_188_0: no routing.
Net U0_ALU/div_52/FE_RN_187_0: no routing.
Net U0_ALU/div_52/FE_RN_186_0: no routing.
Net U0_ALU/div_52/FE_RN_185_0: no routing.
Net U0_ALU/div_52/FE_RN_166_0: no routing.
Net U0_ALU/div_52/FE_RN_165_0: no routing.
Net U0_ALU/div_52/FE_RN_164_0: no routing.
Net U0_ALU/div_52/FE_RN_163_0: no routing.
Net U0_ALU/div_52/FE_RN_162_0: no routing.
Net U0_ALU/div_52/FE_RN_161_0: no routing.
Net U0_ALU/div_52/FE_RN_160_0: no routing.
Net U0_ALU/div_52/FE_RN_159_0: no routing.
Net U0_ALU/div_52/FE_RN_158_0: no routing.
Net U0_ALU/div_52/FE_RN_157_0: no routing.
Net U0_ALU/div_52/FE_RN_156_0: no routing.
Net U0_ALU/div_52/FE_RN_155_0: no routing.
Net U0_ALU/div_52/FE_RN_154_0: no routing.
Net U0_ALU/div_52/FE_RN_153_0: no routing.
Net U0_ALU/div_52/FE_RN_152_0: no routing.
Net U0_ALU/div_52/FE_RN_151_0: no routing.
Net U0_ALU/div_52/FE_RN_150_0: no routing.
Net U0_ALU/div_52/FE_RN_149_0: no routing.
Net U0_ALU/div_52/FE_RN_148_0: no routing.
Net U0_ALU/div_52/FE_RN_147_0: no routing.
Net U0_ALU/div_52/FE_RN_146_0: no routing.
Net U0_ALU/div_52/FE_RN_145_0: no routing.
Net U0_ALU/div_52/FE_RN_144_0: no routing.
Net U0_ALU/div_52/FE_RN_143_0: no routing.
Net U0_ALU/div_52/FE_RN_142_0: no routing.
Net U0_ALU/div_52/FE_RN_141_0: no routing.
Net U0_ALU/div_52/FE_RN_140_0: no routing.
Net U0_ALU/div_52/FE_RN_139_0: no routing.
Net U0_ALU/div_52/FE_RN_138_0: no routing.
Net U0_ALU/div_52/FE_RN_137_0: no routing.
Net U0_ALU/div_52/FE_RN_136_0: no routing.
Net U0_ALU/div_52/FE_RN_135_0: no routing.
Net U0_ALU/div_52/FE_RN_134_0: no routing.
Net U0_ALU/div_52/FE_RN_133_0: no routing.
Net U0_ALU/div_52/FE_RN_132_0: no routing.
Net U0_ALU/div_52/FE_RN_131_0: no routing.
Net U0_ALU/div_52/FE_RN_129_0: no routing.
Net U0_ALU/div_52/FE_RN_128_0: no routing.
Net U0_ALU/div_52/FE_RN_127_0: no routing.
Net U0_ALU/div_52/FE_RN_126_0: no routing.
Net U0_ALU/div_52/FE_RN_125_0: no routing.
Net U0_ALU/div_52/FE_RN_124_0: no routing.
Net U0_ALU/div_52/FE_RN_123_0: no routing.
Net U0_ALU/div_52/FE_RN_122_0: no routing.
Net U0_ALU/div_52/FE_RN_121_0: no routing.
Net U0_ALU/div_52/FE_RN_120_0: no routing.
Net U0_ALU/div_52/FE_RN_119_0: no routing.
Net U0_ALU/div_52/FE_RN_118_0: no routing.
Net U0_ALU/div_52/FE_RN_117_0: no routing.
Net U0_ALU/div_52/FE_RN_116_0: no routing.
Net U0_ALU/div_52/FE_RN_115_0: no routing.
Net U0_ALU/div_52/FE_RN_114_0: no routing.
Net U0_ALU/div_52/FE_RN_113_0: no routing.
Net U0_ALU/div_52/FE_RN_112_0: no routing.
Net U0_ALU/div_52/FE_RN_111_0: no routing.
Net U0_ALU/div_52/FE_RN_110_0: no routing.
Net U0_ALU/div_52/FE_RN_109_0: no routing.
Net U0_ALU/div_52/FE_RN_108_0: no routing.
Net U0_ALU/div_52/FE_RN_107_0: no routing.
Net U0_ALU/div_52/FE_RN_106_0: no routing.
Net U0_ALU/div_52/FE_RN_105_0: no routing.
Net U0_ALU/div_52/FE_RN_104_0: no routing.
Net U0_ALU/div_52/FE_RN_103_0: no routing.
Net U0_ALU/div_52/FE_RN_102_0: no routing.
Net U0_ALU/div_52/FE_RN_100_0: no routing.
Net U0_ALU/div_52/FE_RN_99_0: no routing.
Net U0_ALU/div_52/FE_RN_98_0: no routing.
Net U0_ALU/div_52/FE_RN_96_0: no routing.
Net U0_ALU/div_52/FE_RN_95_0: no routing.
Net U0_ALU/div_52/FE_RN_94_0: no routing.
Net U0_ALU/div_52/FE_RN_93_0: no routing.
Net U0_ALU/div_52/FE_RN_92_0: no routing.
Net U0_ALU/div_52/FE_RN_90_0: no routing.
Net U0_ALU/div_52/FE_RN_89_0: no routing.
Net U0_ALU/div_52/FE_RN_88_0: no routing.
Net U0_ALU/div_52/FE_RN_87_0: no routing.
Net U0_ALU/div_52/FE_RN_86_0: no routing.
Net U0_ALU/div_52/FE_RN_85_0: no routing.
Net U0_ALU/div_52/FE_RN_84_0: no routing.
Net U0_ALU/div_52/FE_RN_83_0: no routing.
Net U0_ALU/div_52/FE_RN_82_0: no routing.
Net U0_ALU/div_52/FE_RN_81_0: no routing.
Net U0_ALU/div_52/FE_RN_80_0: no routing.
Net U0_ALU/div_52/FE_RN_79_0: no routing.
Net U0_ALU/div_52/FE_RN_78_0: no routing.
Net U0_ALU/div_52/FE_RN_77_0: no routing.
Net U0_ALU/div_52/FE_RN_76_0: no routing.
Net U0_ALU/div_52/FE_RN_75_0: no routing.
Net U0_ALU/div_52/FE_RN_74_0: no routing.
Net U0_ALU/div_52/FE_RN_73_0: no routing.
Net U0_ALU/div_52/FE_RN_72_0: no routing.
Net U0_ALU/div_52/FE_RN_71_0: no routing.
Net U0_ALU/div_52/FE_RN_70_0: no routing.
Net U0_ALU/div_52/FE_RN_69_0: no routing.
Net U0_ALU/div_52/FE_RN_68_0: no routing.
Net U0_ALU/div_52/FE_RN_67_0: no routing.
Net U0_ALU/div_52/FE_RN_66_0: no routing.
Net U0_ALU/div_52/FE_RN_65_0: no routing.
Net U0_ALU/div_52/FE_RN_64_0: no routing.
Net U0_ALU/div_52/FE_RN_63_0: no routing.
Net U0_ALU/div_52/FE_RN_62_0: no routing.
Net U0_ALU/div_52/FE_RN_61_0: no routing.
Net U0_ALU/div_52/FE_RN_60_0: no routing.
Net U0_ALU/div_52/FE_RN_59_0: no routing.
Net U0_ALU/div_52/FE_RN_58_0: no routing.
Net U0_ALU/div_52/FE_RN_56_0: no routing.
Net U0_ALU/div_52/FE_RN_55_0: no routing.
Net U0_ALU/div_52/FE_RN_54_0: no routing.
Net U0_ALU/div_52/FE_RN_53_0: no routing.
Net U0_ALU/div_52/FE_RN_52_0: no routing.
Net U0_ALU/div_52/FE_RN_51_0: no routing.
Net U0_ALU/div_52/FE_RN_50_0: no routing.
Net U0_ALU/div_52/FE_RN_47_0: no routing.
Net U0_ALU/div_52/FE_RN_46_0: no routing.
Net U0_ALU/div_52/FE_RN_45_0: no routing.
Net U0_ALU/div_52/FE_RN_44_0: no routing.
Net U0_ALU/div_52/FE_RN_43_0: no routing.
Net U0_ALU/div_52/FE_RN_42_0: no routing.
Net U0_ALU/div_52/FE_RN_41_0: no routing.
Net U0_ALU/div_52/FE_RN_40_0: no routing.
Net U0_ALU/div_52/FE_RN_39_0: no routing.
Net U0_ALU/div_52/FE_RN_38_0: no routing.
Net U0_ALU/div_52/FE_RN_37_0: no routing.
Net U0_ALU/div_52/FE_RN_36_0: no routing.
Net U0_ALU/div_52/FE_RN_35_0: no routing.
Net U0_ALU/div_52/FE_RN_34_0: no routing.
Net U0_ALU/div_52/FE_RN_33_0: no routing.
Net U0_ALU/div_52/FE_RN_32_0: no routing.
Net U0_ALU/div_52/FE_RN_31_0: no routing.
Net U0_ALU/div_52/FE_RN_28_0: no routing.
Net U0_ALU/div_52/FE_RN_27_0: no routing.
Net U0_ALU/div_52/FE_RN_26_0: no routing.
Net U0_ALU/div_52/FE_RN_24_0: no routing.
Net U0_ALU/div_52/FE_RN_22_0: no routing.
Net U0_ALU/div_52/FE_RN_21_0: no routing.
Net U0_ALU/div_52/FE_RN_20_0: no routing.
Net U0_ALU/div_52/FE_RN_19_0: no routing.
Net U0_ALU/div_52/FE_RN_18_0: no routing.
Net U0_ALU/div_52/FE_RN_17_0: no routing.
Net U0_ALU/div_52/FE_RN_15_0: no routing.
Net U0_ALU/div_52/FE_RN_14_0: no routing.
Net U0_ALU/div_52/FE_RN_13_0: no routing.
Net U0_ALU/div_52/FE_RN_5_0: no routing.
Net U0_ALU/div_52/FE_RN_2_0: no routing.
Net U0_ALU/div_52/FE_RN_1_0: no routing.
Net U0_ALU/div_52/FE_RN_0_0: no routing.
Net U0_RegFile/FE_OFN24_Operand_B_6_: no routing.
Net U0_RegFile/FE_OFN23_Operand_A_7_: no routing.
Net U0_RegFile/FE_OFN22_Operand_A_6_: no routing.
Net U0_RegFile/FE_OFN21_Operand_A_5_: no routing.
Net U0_RegFile/FE_OFN20_Operand_A_4_: no routing.
Net U0_RegFile/FE_OFN19_Operand_A_3_: no routing.
Net U0_RegFile/FE_OFN18_Operand_A_2_: no routing.
Net U0_RegFile/FE_OFN17_Operand_B_0_: no routing.
Net FE_OFN16_SE: no routing.
Net FE_OFN15_SE: no routing.
Net FE_OFN14_SE: no routing.
Net FE_OFN13_SE: no routing.
Net FE_OFN12_SE: no routing.
Net FE_OFN11_SE: no routing.
Net U0_UART/U0_UART_TX/U0_mux/FE_OFN10_UART_TX_O: no routing.
Net U0_ALU/FE_OFN9_n52: no routing.
Net U0_SYS_CTRL/FE_OFN8_RF_Address_2_: no routing.
Net U0_SYS_CTRL/FE_OFN7_RF_Address_3_: no routing.
Net FE_OFN6_SYNC_UART_SCAN_RST: no routing.
Net U0_RegFile/FE_OFN5_SYNC_REF_SCAN_RST: no routing.
Net FE_OFN4_SYNC_REF_SCAN_RST: no routing.
Net U0_RegFile/FE_OFN3_SYNC_REF_SCAN_RST: no routing.
Net FE_OFN2_SYNC_REF_SCAN_RST: no routing.
Net U0_UART_FIFO/FE_OFN1_SYNC_REF_SCAN_RST: no routing.
Net FE_OFN0_SYNC_REF_SCAN_RST: no routing.
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.
Net SI[3]: no routing.
Net SI[2]: no routing.
Net SI[1]: no routing.
Net SI[0]: no routing.
Net SO[3]: no routing.
Net SO[2]: no routing.
Net SO[1]: no routing.
Net SO[0]: no routing.
Net scan_clk: no routing.
Net scan_rst: no routing.
Net test_mode: no routing.
Net SE: no routing.
Net RST_N: no routing.
Net UART_CLK: no routing.
Net REF_CLK: no routing.
Net UART_RX_IN: no routing.
Net UART_TX_O: no routing.
Net parity_error: no routing.
Net framing_error: no routing.
Net REF_SCAN_CLK: no routing.
Net UART_SCAN_CLK: no routing.
Net UART_RX_CLK: no routing.
Net UART_RX_SCAN_CLK: no routing.
Net UART_TX_CLK: no routing.
Net UART_TX_SCAN_CLK: no routing.
Net RSTN_SCAN_RST: no routing.
Net SYNC_REF_SCAN_RST: no routing.
Net SYNC_UART_RST: no routing.
Net SYNC_UART_SCAN_RST: no routing.
Net UART_RX_V_OUT: no routing.
Net UART_RX_V_SYNC: no routing.
Net UART_TX_VLD: no routing.
Net UART_TX_Busy_PULSE: no routing.
Net FIFO_FULL: no routing.
Net UART_TX_V_SYNC: no routing.
Net UART_TX_Busy: no routing.
Net RF_RdData_VLD: no routing.
Net RF_WrEn: no routing.
Net RF_RdEn: no routing.
Net ALU_EN: no routing.
Net ALU_OUT_VLD: no routing.
Net CLKG_EN: no routing.
Net ALU_CLK: no routing.
Net _1_net_: no routing.
Net n2: no routing.
Net n3: no routing.
Net n9: no routing.
Net n10: no routing.
Net n11: no routing.
Net n13: no routing.
Net n14: no routing.
Net n15: no routing.
Net n18: no routing.
Net n21: no routing.
Net n22: no routing.
Net UART_RX_OUT[7]: no routing.
Net UART_RX_OUT[6]: no routing.
Net UART_RX_OUT[5]: no routing.
Net UART_RX_OUT[4]: no routing.
Net UART_RX_OUT[3]: no routing.
Net UART_RX_OUT[2]: no routing.
Net UART_RX_OUT[1]: no routing.
Net UART_RX_OUT[0]: no routing.
Net UART_RX_SYNC[7]: no routing.
Net UART_RX_SYNC[6]: no routing.
Net UART_RX_SYNC[5]: no routing.
Net UART_RX_SYNC[4]: no routing.
Net UART_RX_SYNC[3]: no routing.
Net UART_RX_SYNC[2]: no routing.
Net UART_RX_SYNC[1]: no routing.
Net UART_RX_SYNC[0]: no routing.
Net UART_TX_IN[7]: no routing.
Net UART_TX_IN[6]: no routing.
Net UART_TX_IN[5]: no routing.
Net UART_TX_IN[4]: no routing.
Net UART_TX_IN[3]: no routing.
Net UART_TX_IN[2]: no routing.
Net UART_TX_IN[1]: no routing.
Net UART_TX_IN[0]: no routing.
Net UART_TX_SYNC[7]: no routing.
Net UART_TX_SYNC[6]: no routing.
Net UART_TX_SYNC[5]: no routing.
Net UART_TX_SYNC[4]: no routing.
Net UART_TX_SYNC[3]: no routing.
Net UART_TX_SYNC[2]: no routing.
Net UART_TX_SYNC[1]: no routing.
Net UART_TX_SYNC[0]: no routing.
Net DIV_RATIO[7]: no routing.
Net DIV_RATIO[6]: no routing.
Net DIV_RATIO[5]: no routing.
Net DIV_RATIO[4]: no routing.
Net DIV_RATIO[3]: no routing.
Net DIV_RATIO[2]: no routing.
Net DIV_RATIO[1]: no routing.
Net DIV_RATIO[0]: no routing.
Net UART_Config[7]: no routing.
Net UART_Config[6]: no routing.
Net UART_Config[5]: no routing.
Net UART_Config[4]: no routing.
Net UART_Config[3]: no routing.
Net UART_Config[2]: no routing.
Net UART_Config[1]: no routing.
Net UART_Config[0]: no routing.
Net DIV_RATIO_RX[3]: no routing.
Net DIV_RATIO_RX[2]: no routing.
Net DIV_RATIO_RX[1]: no routing.
Net DIV_RATIO_RX[0]: no routing.
Net RF_RdData[7]: no routing.
Net RF_RdData[6]: no routing.
Net RF_RdData[5]: no routing.
Net RF_RdData[4]: no routing.
Net RF_RdData[3]: no routing.
Net RF_RdData[2]: no routing.
Net RF_RdData[1]: no routing.
Net RF_RdData[0]: no routing.
Net RF_Address[3]: no routing.
Net RF_Address[2]: no routing.
Net RF_Address[1]: no routing.
Net RF_Address[0]: no routing.
Net RF_WrData[7]: no routing.
Net RF_WrData[6]: no routing.
Net RF_WrData[5]: no routing.
Net RF_WrData[4]: no routing.
Net RF_WrData[3]: no routing.
Net RF_WrData[2]: no routing.
Net RF_WrData[1]: no routing.
Net RF_WrData[0]: no routing.
Net ALU_FUN[3]: no routing.
Net ALU_FUN[2]: no routing.
Net ALU_FUN[1]: no routing.
Net ALU_FUN[0]: no routing.
Net ALU_OUT[15]: no routing.
Net ALU_OUT[14]: no routing.
Net ALU_OUT[13]: no routing.
Net ALU_OUT[12]: no routing.
Net ALU_OUT[11]: no routing.
Net ALU_OUT[10]: no routing.
Net ALU_OUT[9]: no routing.
Net ALU_OUT[8]: no routing.
Net ALU_OUT[7]: no routing.
Net ALU_OUT[6]: no routing.
Net ALU_OUT[5]: no routing.
Net ALU_OUT[4]: no routing.
Net ALU_OUT[3]: no routing.
Net ALU_OUT[2]: no routing.
Net ALU_OUT[1]: no routing.
Net ALU_OUT[0]: no routing.
Net Operand_A[7]: no routing.
Net Operand_A[6]: no routing.
Net Operand_A[5]: no routing.
Net Operand_A[4]: no routing.
Net Operand_A[3]: no routing.
Net Operand_A[2]: no routing.
Net Operand_A[1]: no routing.
Net Operand_A[0]: no routing.
Net Operand_B[7]: no routing.
Net Operand_B[6]: no routing.
Net Operand_B[5]: no routing.
Net Operand_B[4]: no routing.
Net Operand_B[3]: no routing.
Net Operand_B[2]: no routing.
Net Operand_B[1]: no routing.
Net Operand_B[0]: no routing.
Net U0_RST_SYNC/sync_reg[0]: no routing.
Net U1_RST_SYNC/sync_reg[0]: no routing.
Net U0_ref_sync/enable_flop: no routing.
Net U0_ref_sync/n1: no routing.
Net U0_ref_sync/n4: no routing.
Net U0_ref_sync/n6: no routing.
Net U0_ref_sync/n8: no routing.
Net U0_ref_sync/n10: no routing.
Net U0_ref_sync/n12: no routing.
Net U0_ref_sync/n14: no routing.
Net U0_ref_sync/n16: no routing.
Net U0_ref_sync/n18: no routing.
Net U0_ref_sync/n23: no routing.
Net U0_ref_sync/sync_reg[0]: no routing.
Net U0_UART_FIFO/n3: no routing.
Net U0_UART_FIFO/n4: no routing.
Net U0_UART_FIFO/n5: no routing.
Net U0_UART_FIFO/w_addr[2]: no routing.
Net U0_UART_FIFO/w_addr[1]: no routing.
Net U0_UART_FIFO/w_addr[0]: no routing.
Net U0_UART_FIFO/r_addr[2]: no routing.
Net U0_UART_FIFO/r_addr[1]: no routing.
Net U0_UART_FIFO/r_addr[0]: no routing.
Net U0_UART_FIFO/w2r_ptr[2]: no routing.
Net U0_UART_FIFO/w2r_ptr[1]: no routing.
Net U0_UART_FIFO/w2r_ptr[0]: no routing.
Net U0_UART_FIFO/gray_rd_ptr[3]: no routing.
Net U0_UART_FIFO/gray_rd_ptr[2]: no routing.
Net U0_UART_FIFO/gray_rd_ptr[1]: no routing.
Net U0_UART_FIFO/gray_rd_ptr[0]: no routing.
Net U0_UART_FIFO/gray_w_ptr[3]: no routing.
Net U0_UART_FIFO/gray_w_ptr[2]: no routing.
Net U0_UART_FIFO/gray_w_ptr[1]: no routing.
Net U0_UART_FIFO/gray_w_ptr[0]: no routing.
Net U0_UART_FIFO/r2w_ptr[3]: no routing.
Net U0_UART_FIFO/r2w_ptr[2]: no routing.
Net U0_UART_FIFO/r2w_ptr[1]: no routing.
Net U0_UART_FIFO/r2w_ptr[0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[7][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[6][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[5][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[4][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[3][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[2][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[1][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][7]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][6]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][5]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][4]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][3]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][2]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][1]: no routing.
Net U0_UART_FIFO/u_fifo_mem/FIFO_MEM[0][0]: no routing.
Net U0_UART_FIFO/u_fifo_mem/n75: no routing.
Net U0_UART_FIFO/u_fifo_mem/n76: no routing.
Net U0_UART_FIFO/u_fifo_mem/n77: no routing.
Net U0_UART_FIFO/u_fifo_mem/n78: no routing.
Net U0_UART_FIFO/u_fifo_mem/n79: no routing.
Net U0_UART_FIFO/u_fifo_mem/n80: no routing.
Net U0_UART_FIFO/u_fifo_mem/n81: no routing.
Net U0_UART_FIFO/u_fifo_mem/n82: no routing.
Net U0_UART_FIFO/u_fifo_mem/n83: no routing.
Net U0_UART_FIFO/u_fifo_mem/n84: no routing.
Net U0_UART_FIFO/u_fifo_mem/n85: no routing.
Net U0_UART_FIFO/u_fifo_mem/n86: no routing.
Net U0_UART_FIFO/u_fifo_mem/n87: no routing.
Net U0_UART_FIFO/u_fifo_mem/n88: no routing.
Net U0_UART_FIFO/u_fifo_mem/n89: no routing.
Net U0_UART_FIFO/u_fifo_mem/n90: no routing.
Net U0_UART_FIFO/u_fifo_mem/n91: no routing.
Net U0_UART_FIFO/u_fifo_mem/n92: no routing.
Net U0_UART_FIFO/u_fifo_mem/n93: no routing.
Net U0_UART_FIFO/u_fifo_mem/n94: no routing.
Net U0_UART_FIFO/u_fifo_mem/n95: no routing.
Net U0_UART_FIFO/u_fifo_mem/n96: no routing.
Net U0_UART_FIFO/u_fifo_mem/n97: no routing.
Net U0_UART_FIFO/u_fifo_mem/n98: no routing.
Net U0_UART_FIFO/u_fifo_mem/n99: no routing.
Net U0_UART_FIFO/u_fifo_mem/n100: no routing.
Net U0_UART_FIFO/u_fifo_mem/n101: no routing.
Net U0_UART_FIFO/u_fifo_mem/n102: no routing.
Net U0_UART_FIFO/u_fifo_mem/n103: no routing.
Net U0_UART_FIFO/u_fifo_mem/n104: no routing.
Net U0_UART_FIFO/u_fifo_mem/n105: no routing.
Net U0_UART_FIFO/u_fifo_mem/n106: no routing.
Net U0_UART_FIFO/u_fifo_mem/n107: no routing.
Net U0_UART_FIFO/u_fifo_mem/n108: no routing.
Net U0_UART_FIFO/u_fifo_mem/n109: no routing.
Net U0_UART_FIFO/u_fifo_mem/n110: no routing.
Net U0_UART_FIFO/u_fifo_mem/n111: no routing.
Net U0_UART_FIFO/u_fifo_mem/n112: no routing.
Net U0_UART_FIFO/u_fifo_mem/n113: no routing.
Net U0_UART_FIFO/u_fifo_mem/n114: no routing.
Net U0_UART_FIFO/u_fifo_mem/n115: no routing.
Net U0_UART_FIFO/u_fifo_mem/n116: no routing.
Net U0_UART_FIFO/u_fifo_mem/n117: no routing.
Net U0_UART_FIFO/u_fifo_mem/n118: no routing.
Net U0_UART_FIFO/u_fifo_mem/n119: no routing.
Net U0_UART_FIFO/u_fifo_mem/n120: no routing.
Net U0_UART_FIFO/u_fifo_mem/n121: no routing.
Net U0_UART_FIFO/u_fifo_mem/n122: no routing.
Net U0_UART_FIFO/u_fifo_mem/n123: no routing.
Net U0_UART_FIFO/u_fifo_mem/n124: no routing.
Net U0_UART_FIFO/u_fifo_mem/n125: no routing.
Net U0_UART_FIFO/u_fifo_mem/n126: no routing.
Net U0_UART_FIFO/u_fifo_mem/n127: no routing.
Net U0_UART_FIFO/u_fifo_mem/n128: no routing.
Net U0_UART_FIFO/u_fifo_mem/n129: no routing.
Net U0_UART_FIFO/u_fifo_mem/n130: no routing.
Net U0_UART_FIFO/u_fifo_mem/n131: no routing.
Net U0_UART_FIFO/u_fifo_mem/n132: no routing.
Net U0_UART_FIFO/u_fifo_mem/n133: no routing.
Net U0_UART_FIFO/u_fifo_mem/n134: no routing.
Net U0_UART_FIFO/u_fifo_mem/n135: no routing.
Net U0_UART_FIFO/u_fifo_mem/n136: no routing.
Net U0_UART_FIFO/u_fifo_mem/n137: no routing.
Net U0_UART_FIFO/u_fifo_mem/n138: no routing.
Net U0_UART_FIFO/u_fifo_mem/n139: no routing.
Net U0_UART_FIFO/u_fifo_mem/n140: no routing.
Net U0_UART_FIFO/u_fifo_mem/n141: no routing.
Net U0_UART_FIFO/u_fifo_mem/n142: no routing.
Net U0_UART_FIFO/u_fifo_mem/n143: no routing.
Net U0_UART_FIFO/u_fifo_mem/n144: no routing.
Net U0_UART_FIFO/u_fifo_mem/n145: no routing.
Net U0_UART_FIFO/u_fifo_mem/n146: no routing.
Net U0_UART_FIFO/u_fifo_mem/n147: no routing.
Net U0_UART_FIFO/u_fifo_mem/n148: no routing.
Net U0_UART_FIFO/u_fifo_mem/n149: no routing.
Net U0_UART_FIFO/u_fifo_mem/n65: no routing.
Net U0_UART_FIFO/u_fifo_mem/n66: no routing.
Net U0_UART_FIFO/u_fifo_mem/n67: no routing.
Net U0_UART_FIFO/u_fifo_mem/n68: no routing.
Net U0_UART_FIFO/u_fifo_mem/n69: no routing.
Net U0_UART_FIFO/u_fifo_mem/n70: no routing.
Net U0_UART_FIFO/u_fifo_mem/n71: no routing.
Net U0_UART_FIFO/u_fifo_mem/n72: no routing.
Net U0_UART_FIFO/u_fifo_mem/n73: no routing.
Net U0_UART_FIFO/u_fifo_mem/n74: no routing.
Net U0_UART_FIFO/u_fifo_mem/n150: no routing.
Net U0_UART_FIFO/u_fifo_mem/n151: no routing.
Net U0_UART_FIFO/u_fifo_mem/n152: no routing.
Net U0_UART_FIFO/u_fifo_mem/n153: no routing.
Net U0_UART_FIFO/u_fifo_mem/n154: no routing.
Net U0_UART_FIFO/u_fifo_mem/n155: no routing.
Net U0_UART_FIFO/u_fifo_mem/n156: no routing.
Net U0_UART_FIFO/u_fifo_mem/n157: no routing.
Net U0_UART_FIFO/u_fifo_mem/n170: no routing.
Net U0_UART_FIFO/u_fifo_mem/n171: no routing.
Net U0_UART_FIFO/u_fifo_mem/n172: no routing.
Net U0_UART_FIFO/u_fifo_mem/n173: no routing.
Net U0_UART_FIFO/u_fifo_mem/n174: no routing.
Net U0_UART_FIFO/u_fifo_mem/n175: no routing.
Net U0_UART_FIFO/u_fifo_mem/n176: no routing.
Net U0_UART_FIFO/u_fifo_mem/n177: no routing.
Net U0_UART_FIFO/u_fifo_mem/n178: no routing.
Net U0_UART_FIFO/u_fifo_mem/n179: no routing.
Net U0_UART_FIFO/u_fifo_rd/N89: no routing.
Net U0_UART_FIFO/u_fifo_rd/N90: no routing.
Net U0_UART_FIFO/u_fifo_rd/N91: no routing.
Net U0_UART_FIFO/u_fifo_rd/n15: no routing.
Net U0_UART_FIFO/u_fifo_rd/n16: no routing.
Net U0_UART_FIFO/u_fifo_rd/n17: no routing.
Net U0_UART_FIFO/u_fifo_rd/n18: no routing.
Net U0_UART_FIFO/u_fifo_rd/n19: no routing.
Net U0_UART_FIFO/u_fifo_rd/n21: no routing.
Net U0_UART_FIFO/u_fifo_rd/n22: no routing.
Net U0_UART_FIFO/u_fifo_rd/n23: no routing.
Net U0_UART_FIFO/u_fifo_rd/n24: no routing.
Net U0_UART_FIFO/u_fifo_rd/n25: no routing.
Net U0_UART_FIFO/u_fifo_rd/n26: no routing.
Net U0_UART_FIFO/u_fifo_rd/n27: no routing.
Net U0_UART_FIFO/u_fifo_rd/n28: no routing.
Net U0_UART_FIFO/u_fifo_rd/n1: no routing.
Net U0_UART_FIFO/u_fifo_rd/n2: no routing.
Net U0_UART_FIFO/u_fifo_rd/n11: no routing.
Net U0_UART_FIFO/u_fifo_rd/n12: no routing.
Net U0_UART_FIFO/u_w2r_sync/sync_reg[3][0]: no routing.
Net U0_UART_FIFO/u_w2r_sync/sync_reg[2][0]: no routing.
Net U0_UART_FIFO/u_w2r_sync/sync_reg[1][0]: no routing.
Net U0_UART_FIFO/u_w2r_sync/sync_reg[0][0]: no routing.
Net U0_UART_FIFO/u_fifo_wr/N89: no routing.
Net U0_UART_FIFO/u_fifo_wr/N90: no routing.
Net U0_UART_FIFO/u_fifo_wr/N91: no routing.
Net U0_UART_FIFO/u_fifo_wr/n3: no routing.
Net U0_UART_FIFO/u_fifo_wr/n4: no routing.
Net U0_UART_FIFO/u_fifo_wr/n5: no routing.
Net U0_UART_FIFO/u_fifo_wr/n7: no routing.
Net U0_UART_FIFO/u_fifo_wr/n8: no routing.
Net U0_UART_FIFO/u_fifo_wr/n9: no routing.
Net U0_UART_FIFO/u_fifo_wr/n10: no routing.
Net U0_UART_FIFO/u_fifo_wr/n11: no routing.
Net U0_UART_FIFO/u_fifo_wr/n12: no routing.
Net U0_UART_FIFO/u_fifo_wr/n16: no routing.
Net U0_UART_FIFO/u_fifo_wr/n19: no routing.
Net U0_UART_FIFO/u_fifo_wr/n21: no routing.
Net U0_UART_FIFO/u_fifo_wr/n23: no routing.
Net U0_UART_FIFO/u_fifo_wr/n1: no routing.
Net U0_UART_FIFO/u_r2w_sync/sync_reg[3][0]: no routing.
Net U0_UART_FIFO/u_r2w_sync/sync_reg[2][0]: no routing.
Net U0_UART_FIFO/u_r2w_sync/sync_reg[1][0]: no routing.
Net U0_UART_FIFO/u_r2w_sync/sync_reg[0][0]: no routing.
Net U0_PULSE_GEN/pls_flop: no routing.
Net U0_ClkDiv/N2: no routing.
Net U0_ClkDiv/div_clk: no routing.
Net U0_ClkDiv/N16: no routing.
Net U0_ClkDiv/N17: no routing.
Net U0_ClkDiv/N18: no routing.
Net U0_ClkDiv/N19: no routing.
Net U0_ClkDiv/N20: no routing.
Net U0_ClkDiv/N21: no routing.
Net U0_ClkDiv/N22: no routing.
Net U0_ClkDiv/n26: no routing.
Net U0_ClkDiv/n27: no routing.
Net U0_ClkDiv/n28: no routing.
Net U0_ClkDiv/n29: no routing.
Net U0_ClkDiv/n30: no routing.
Net U0_ClkDiv/n31: no routing.
Net U0_ClkDiv/n32: no routing.
Net U0_ClkDiv/n33: no routing.
Net U0_ClkDiv/n34: no routing.
Net U0_ClkDiv/n1: no routing.
Net U0_ClkDiv/n2: no routing.
Net U0_ClkDiv/n3: no routing.
Net U0_ClkDiv/n4: no routing.
Net U0_ClkDiv/n5: no routing.
Net U0_ClkDiv/n15: no routing.
Net U0_ClkDiv/n16: no routing.
Net U0_ClkDiv/n17: no routing.
Net U0_ClkDiv/n18: no routing.
Net U0_ClkDiv/n19: no routing.
Net U0_ClkDiv/n20: no routing.
Net U0_ClkDiv/n21: no routing.
Net U0_ClkDiv/n22: no routing.
Net U0_ClkDiv/n23: no routing.
Net U0_ClkDiv/n24: no routing.
Net U0_ClkDiv/n25: no routing.
Net U0_ClkDiv/n35: no routing.
Net U0_ClkDiv/n36: no routing.
Net U0_ClkDiv/n37: no routing.
Net U0_ClkDiv/n38: no routing.
Net U0_ClkDiv/n39: no routing.
Net U0_ClkDiv/n40: no routing.
Net U0_ClkDiv/n41: no routing.
Net U0_ClkDiv/n42: no routing.
Net U0_ClkDiv/n43: no routing.
Net U0_ClkDiv/n44: no routing.
Net U0_ClkDiv/n45: no routing.
Net U0_ClkDiv/n46: no routing.
Net U0_ClkDiv/n47: no routing.
Net U0_ClkDiv/n48: no routing.
Net U0_ClkDiv/n49: no routing.
Net U0_ClkDiv/n50: no routing.
Net U0_ClkDiv/n51: no routing.
Net U0_ClkDiv/count[6]: no routing.
Net U0_ClkDiv/count[5]: no routing.
Net U0_ClkDiv/count[4]: no routing.
Net U0_ClkDiv/count[3]: no routing.
Net U0_ClkDiv/count[2]: no routing.
Net U0_ClkDiv/count[1]: no routing.
Net U0_ClkDiv/count[0]: no routing.
Net U0_ClkDiv/edge_flip_half[6]: no routing.
Net U0_ClkDiv/edge_flip_half[5]: no routing.
Net U0_ClkDiv/edge_flip_half[4]: no routing.
Net U0_ClkDiv/edge_flip_half[3]: no routing.
Net U0_ClkDiv/edge_flip_half[2]: no routing.
Net U0_ClkDiv/edge_flip_half[1]: no routing.
Net U0_ClkDiv/edge_flip_half[0]: no routing.
Net U0_ClkDiv/add_49/carry[6]: no routing.
Net U0_ClkDiv/add_49/carry[5]: no routing.
Net U0_ClkDiv/add_49/carry[4]: no routing.
Net U0_ClkDiv/add_49/carry[3]: no routing.
Net U0_ClkDiv/add_49/carry[2]: no routing.
Net U0_CLKDIV_MUX/n5: no routing.
Net U0_CLKDIV_MUX/n6: no routing.
Net U0_CLKDIV_MUX/n7: no routing.
Net U0_CLKDIV_MUX/n8: no routing.
Net U0_CLKDIV_MUX/n9: no routing.
Net U0_CLKDIV_MUX/n14: no routing.
Net U0_CLKDIV_MUX/n15: no routing.
Net U0_CLKDIV_MUX/n16: no routing.
Net U0_CLKDIV_MUX/n17: no routing.
Net U1_ClkDiv/N2: no routing.
Net U1_ClkDiv/div_clk: no routing.
Net U1_ClkDiv/N16: no routing.
Net U1_ClkDiv/N17: no routing.
Net U1_ClkDiv/N18: no routing.
Net U1_ClkDiv/N19: no routing.
Net U1_ClkDiv/N20: no routing.
Net U1_ClkDiv/N21: no routing.
Net U1_ClkDiv/N22: no routing.
Net U1_ClkDiv/n2: no routing.
Net U1_ClkDiv/n3: no routing.
Net U1_ClkDiv/n4: no routing.
Net U1_ClkDiv/n5: no routing.
Net U1_ClkDiv/n15: no routing.
Net U1_ClkDiv/n16: no routing.
Net U1_ClkDiv/n17: no routing.
Net U1_ClkDiv/n18: no routing.
Net U1_ClkDiv/n19: no routing.
Net U1_ClkDiv/n20: no routing.
Net U1_ClkDiv/n21: no routing.
Net U1_ClkDiv/n22: no routing.
Net U1_ClkDiv/n23: no routing.
Net U1_ClkDiv/n24: no routing.
Net U1_ClkDiv/n25: no routing.
Net U1_ClkDiv/n35: no routing.
Net U1_ClkDiv/n36: no routing.
Net U1_ClkDiv/n37: no routing.
Net U1_ClkDiv/n38: no routing.
Net U1_ClkDiv/n39: no routing.
Net U1_ClkDiv/n40: no routing.
Net U1_ClkDiv/n41: no routing.
Net U1_ClkDiv/n42: no routing.
Net U1_ClkDiv/n43: no routing.
Net U1_ClkDiv/n44: no routing.
Net U1_ClkDiv/n45: no routing.
Net U1_ClkDiv/n46: no routing.
Net U1_ClkDiv/n47: no routing.
Net U1_ClkDiv/n48: no routing.
**WARN: (SOCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000

Begin Summary 
    1000 Problem(s) [ 98]: Net has no global routing and no special routing.
    1000 total info(s) created.
End Summary

End Time: Thu Sep 21 06:32:49 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=399.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=407, multi-gpins=847, moved blk term=0/71

Phase 1a route (0:00:00.0 399.4M):
Est net length = 5.467e+04um = 2.920e+04H + 2.547e+04V
Usage: (16.0%H 18.4%V) = (3.569e+04um 4.710e+04um) = (17324 16411)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)
Number obstruct path=19 reroute=0

Phase 1b route (0:00:00.0 399.4M):
Usage: (16.0%H 18.4%V) = (3.563e+04um 4.712e+04um) = (17297 16417)
Overflow: 19 = 0 (0.00% H) + 19 (0.31% V)

Phase 1c route (0:00:00.0 399.4M):
Usage: (16.0%H 18.4%V) = (3.553e+04um 4.707e+04um) = (17250 16401)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1d route (0:00:00.0 399.4M):
Usage: (16.0%H 18.4%V) = (3.553e+04um 4.707e+04um) = (17250 16401)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1e route (0:00:00.0 399.4M):
Usage: (16.0%H 18.4%V) = (3.553e+04um 4.707e+04um) = (17250 16401)
Overflow: 11 = 0 (0.00% H) + 11 (0.18% V)

Phase 1f route (0:00:00.0 399.4M):
Usage: (16.0%H 18.4%V) = (3.556e+04um 4.709e+04um) = (17262 16406)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 0.06%
--------------------------------------
  0:	0	 0.00%	55	 0.88%
  1:	0	 0.00%	55	 0.88%
  2:	0	 0.00%	70	 1.12%
  3:	0	 0.00%	133	 2.14%
  4:	1	 0.02%	6	 0.10%
  5:	3	 0.05%	30	 0.48%
  6:	7	 0.11%	81	 1.30%
  7:	19	 0.30%	62	 1.00%
  8:	30	 0.47%	118	 1.89%
  9:	78	 1.23%	280	 4.50%
 10:	124	 1.96%	541	 8.69%
 11:	391	 6.18%	888	14.26%
 12:	473	 7.48%	1086	17.44%
 13:	1026	16.22%	1050	16.86%
 14:	1053	16.65%	884	14.20%
 15:	1177	18.61%	847	13.60%
 16:	962	15.21%	12	 0.19%
 17:	606	 9.58%	9	 0.14%
 18:	260	 4.11%	12	 0.19%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 399.387M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 399.4M):


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 18.8%V) = (3.662e+04um 4.806e+04um) = (17776 16747)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	17	 0.27%
--------------------------------------
  0:	0	 0.00%	44	 0.71%
  1:	0	 0.00%	57	 0.92%
  2:	0	 0.00%	64	 1.03%
  3:	1	 0.02%	138	 2.22%
  4:	1	 0.02%	11	 0.18%
  5:	4	 0.06%	32	 0.51%
  6:	11	 0.17%	98	 1.57%
  7:	27	 0.43%	64	 1.03%
  8:	40	 0.63%	128	 2.06%
  9:	82	 1.30%	276	 4.43%
 10:	140	 2.21%	522	 8.38%
 11:	401	 6.34%	866	13.91%
 12:	490	 7.75%	1105	17.75%
 13:	1044	16.51%	1047	16.81%
 14:	1049	16.58%	872	14.00%
 15:	1145	18.10%	845	13.57%
 16:	936	14.80%	12	 0.19%
 17:	594	 9.39%	9	 0.14%
 18:	245	 3.87%	12	 0.19%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 399.4M) ***


Total length: 5.706e+04um, number of vias: 18076
M1(H) length: 3.288e+00um, number of vias: 8902
M2(V) length: 2.162e+04um, number of vias: 7863
M3(H) length: 2.537e+04um, number of vias: 1076
M4(V) length: 6.490e+03um, number of vias: 224
M5(H) length: 3.457e+03um, number of vias: 11
M6(V) length: 1.111e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 399.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=399.4M) ***
Peak Memory Usage was 399.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=399.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 399.387M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.062  | -0.062  |  7.446  | 216.267 |   N/A   |  8.282  |
|           TNS (ns):| -0.062  | -0.062  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 85.770%
Routing Overflow: 0.00% H and 0.36% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.45 sec
Total Real time: 1.0 sec
Total Memory Usage: 399.386719 Mbytes
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 399.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=399.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=399.4M) ***

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.062  |
|           TNS (ns):| -0.062  |
|    Violating Paths:|    1    |
|          All Paths:|  1090   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 85.770%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 399.4M **
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 85.770% **

*** starting 1-st reclaim pass: 1839 instances 
*** starting 2-nd reclaim pass: 561 instances 
*** starting 3-rd reclaim pass: 132 instances 
*** starting 4-th reclaim pass: 8 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 114 Downsize = 214 **
** Density Change = 4.613% **
** Density after area reclaim = 81.157% **
*** Finished Area Reclaim (0:00:02.2) ***
*** Starting sequential cell resizing ***
density before resizing = 81.157%

*summary:      7 instances changed cell type
density after resizing = 81.097%
*** Finish sequential cell resizing (cpu=0:00:00.4 mem=399.4M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=399.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
Re-routed 0 nets
Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 399.387M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.2 399.387M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.1 399.387M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.1 399.387M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 399.4M) ***
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=399.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.145  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1090   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.097%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 399.4M **
*** Starting optFanout (399.4M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 66 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=399.4M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.810975
Start fixing timing ... (0:00:00.0 399.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 399.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.810975
*** Completed optFanout (0:00:00.1 399.4M)

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=399.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.145  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1090   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.097%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 399.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=399.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=234, multi-gpins=471, moved blk term=0/71

Phase 1a route (0:00:00.0 399.4M):
Est net length = 5.554e+04um = 3.000e+04H + 2.554e+04V
Usage: (16.4%H 18.2%V) = (3.644e+04um 4.663e+04um) = (17689 16249)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)
Number obstruct path=19 reroute=0

Phase 1b route (0:00:00.0 399.4M):
Usage: (16.3%H 18.2%V) = (3.637e+04um 4.665e+04um) = (17658 16255)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1c route (0:00:00.0 399.4M):
Usage: (16.3%H 18.2%V) = (3.627e+04um 4.660e+04um) = (17605 16237)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Phase 1d route (0:00:00.0 399.4M):
Usage: (16.3%H 18.2%V) = (3.627e+04um 4.660e+04um) = (17605 16237)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Phase 1e route (0:00:00.0 399.4M):
Usage: (16.3%H 18.2%V) = (3.627e+04um 4.660e+04um) = (17606 16237)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 399.4M):
Usage: (16.3%H 18.2%V) = (3.629e+04um 4.661e+04um) = (17616 16242)
Overflow: 6 = 0 (0.00% H) + 6 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.10%
--------------------------------------
  0:	0	 0.00%	50	 0.80%
  1:	0	 0.00%	55	 0.88%
  2:	0	 0.00%	68	 1.09%
  3:	0	 0.00%	138	 2.22%
  4:	1	 0.02%	6	 0.10%
  5:	3	 0.05%	30	 0.48%
  6:	7	 0.11%	83	 1.33%
  7:	17	 0.27%	59	 0.95%
  8:	33	 0.52%	124	 1.99%
  9:	84	 1.33%	273	 4.38%
 10:	137	 2.17%	554	 8.90%
 11:	402	 6.36%	863	13.86%
 12:	520	 8.22%	1054	16.93%
 13:	1030	16.28%	1032	16.57%
 14:	1043	16.49%	903	14.50%
 15:	1137	17.98%	889	14.28%
 16:	959	15.16%	17	 0.27%
 17:	581	 9.19%	6	 0.10%
 18:	256	 4.05%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 399.387M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 399.4M):


*** After '-updateRemainTrks' operation: 

Usage: (16.8%H 18.7%V) = (3.743e+04um 4.782e+04um) = (18169 16662)
Overflow: 26 = 0 (0.00% H) + 26 (0.42% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	19	 0.31%
--------------------------------------
  0:	0	 0.00%	43	 0.69%
  1:	0	 0.00%	51	 0.82%
  2:	0	 0.00%	63	 1.01%
  3:	1	 0.02%	143	 2.30%
  4:	3	 0.05%	12	 0.19%
  5:	4	 0.06%	32	 0.51%
  6:	7	 0.11%	97	 1.56%
  7:	29	 0.46%	66	 1.06%
  8:	35	 0.55%	137	 2.20%
  9:	102	 1.61%	291	 4.67%
 10:	152	 2.40%	513	 8.24%
 11:	414	 6.55%	847	13.60%
 12:	527	 8.33%	1075	17.26%
 13:	1062	16.79%	1020	16.38%
 14:	1030	16.28%	884	14.20%
 15:	1099	17.38%	889	14.28%
 16:	938	14.83%	17	 0.27%
 17:	566	 8.95%	6	 0.10%
 18:	241	 3.81%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 399.4M) ***


Total length: 5.788e+04um, number of vias: 17836
M1(H) length: 2.897e+00um, number of vias: 8658
M2(V) length: 2.130e+04um, number of vias: 7783
M3(H) length: 2.590e+04um, number of vias: 1132
M4(V) length: 6.818e+03um, number of vias: 252
M5(H) length: 3.723e+03um, number of vias: 11
M6(V) length: 1.332e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 399.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=399.4M) ***
Peak Memory Usage was 399.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=399.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 399.387M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.2 399.387M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.1 399.387M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 399.4M)
Number of Loop : 0
Start delay calculation (mem=399.387M)...
Delay calculation completed.
(0:00:00.1 399.387M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 399.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 399.4M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  7.434  | 216.267 |   N/A   |  8.282  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.097%
Routing Overflow: 0.00% H and 0.42% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 399.4M **
*** Finished optDesign ***
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: U0_ClkDiv/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: U1_ClkDiv/div_clk_reg (CK->Q)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: UART_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: REF_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (274) instances, and (0) nets in Clock REF_CLK.
*** Changed status on (98) instances, and (0) nets in Clock UART_CLK.
*** Changed status on (0) instances, and (0) nets in Clock scan_clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock REF_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock UART_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 399.387M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 399.387M)

Start to trace clock trees ...
*** Begin Tracer (mem=399.4M) ***
Tracing Clock scan_clk ...
Tracing Clock UART_CLK ...
 ** Pin U1_mux2X1/U1/Y is a crossover pin between Clock scan_clk and UART_CLK
Tracing Clock REF_CLK ...
 ** Pin U0_mux2X1/U1/Y is a crossover pin between Clock scan_clk and REF_CLK
*** End Tracer (mem=399.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 399.387M)

****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 361
Nr.          Rising  Sync Pins  : 361
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U3_mux2X1/U1/B)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (UART_TX_SCAN_CLK)   
**** CK_START: TopDown Tree Construction for UART_TX_SCAN_CLK (43-leaf) (maxFan=50) (mem=399.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  4 fence channel(s), 
 4 channel(s).
Trig. Edge Skew=9[440,449] N43 B1 G1 A8(8.0) L[2,2] score=1939 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for UART_TX_SCAN_CLK (cpu=0:00:00.5, real=0:00:01.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 1

Input_Pin:  (U2_mux2X1/U1/B)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (UART_RX_SCAN_CLK)   
**** CK_START: TopDown Tree Construction for UART_RX_SCAN_CLK (28-leaf) (maxFan=50) (mem=399.4M)

Trig. Edge Skew=2[407,410] N28 B1 G1 A8(8.0) L[2,2] score=1848 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for UART_RX_SCAN_CLK (cpu=0:00:00.3, real=0:00:00.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 2

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (UART_RX_SCAN_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 3

Input_Pin:  (U1_ClkDiv/U16/A)
Output_Pin: (U1_ClkDiv/U16/Y)
Output_Net: (UART_RX_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 4

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (UART_RX_SCAN_CLK)   
SubTree No: 5

Input_Pin:  (U1_ClkDiv/U16/B)
Output_Pin: (U1_ClkDiv/U16/Y)
Output_Net: (UART_RX_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 6

Input_Pin:  (U1_ClkDiv/div_clk_reg/CK)
Output_Pin: (U1_ClkDiv/div_clk_reg/Q)
Output_Net: (U1_ClkDiv/div_clk)   
*** Find 2 Excluded Nodes.


**** CK_START: Update Database (mem=399.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 7

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (UART_TX_SCAN_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 8

Input_Pin:  (U0_ClkDiv/U15/A)
Output_Pin: (U0_ClkDiv/U15/Y)
Output_Net: (UART_TX_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 9

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (UART_TX_SCAN_CLK)   
SubTree No: 10

Input_Pin:  (U0_ClkDiv/U15/B)
Output_Pin: (U0_ClkDiv/U15/Y)
Output_Net: (UART_TX_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 11

Input_Pin:  (U0_ClkDiv/div_clk_reg/CK)
Output_Pin: (U0_ClkDiv/div_clk_reg/Q)
Output_Net: (U0_ClkDiv/div_clk)   
*** Find 2 Excluded Nodes.


**** CK_START: Update Database (mem=399.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 12

Input_Pin:  (U1_mux2X1/U1/B)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_SCAN_CLK)   
**** CK_START: TopDown Tree Construction for UART_SCAN_CLK (22-leaf) (4 macro model) (maxFan=50) (mem=399.4M)

0: ckNode L0_0_INVX4M: loc not Legalized (43061 175912)=>(42640 167280) 4um
1: ckNode L0_0_INVX4M: loc not Legalized (74216 164416)=>(73800 155800) 4um
2: ckNode L0_0_INVX4M: loc not Legalized (156213 95531)=>(155800 86920) 4um
3: ckNode L0_0_INVX4M: loc not Legalized (159498 101271)=>(164820 92660) 6um
4: ckNode L1_0_C1_INVX4M: loc not Legalized (43061 175912)=>(42640 167280) 4um
5: ckNode L0_0_INVX2M: loc not Legalized (43066 175933)=>(42640 167280) 4um
6: ckNode L1_0_C1_INVX4M: loc not Legalized (74216 164416)=>(73800 155800) 4um
7: ckNode L0_0_INVX2M: loc not Legalized (74233 164421)=>(73800 155800) 4um
8: ckNode L1_0_C1_INVX4M: loc not Legalized (156213 95531)=>(155800 86920) 4um
9: ckNode L0_0_INVX2M: loc not Legalized (156219 95538)=>(155800 86920) 4um
Trig. Edge Skew=120[1344,1464] N22 B16 G5 A39(39.0) L[3,7] C0/5 score=11934 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for UART_SCAN_CLK (cpu=0:00:00.4, real=0:00:00.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
16 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 13

Input_Pin:  (U0_CLK_GATE/U0_TLATNCAX12M/CK)
Output_Pin: (U0_CLK_GATE/U0_TLATNCAX12M/ECK)
Output_Net: (ALU_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 14

Input_Pin:  (U0_mux2X1/U1/B)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_SCAN_CLK)   
**** CK_START: TopDown Tree Construction for REF_SCAN_CLK (256-leaf) (1 macro model) (maxFan=50) (mem=399.4M)

Trig. Edge Skew=32[540,572] N256 B2 G2 A16(16.0) L[1,2] score=3444 cpu=0:00:13.0 mem=399M 

**** CK_END: TopDown Tree Construction for REF_SCAN_CLK (cpu=0:00:13.9, real=0:00:14.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   
**** CK_START: TopDown Tree Construction for scan_clk (4-leaf) (4 macro model) (maxFan=50) (mem=399.4M)

Trig. Edge Skew=179[1420,1598] N4 B12 G5 A91(91.3) L[3,13] C2/10 score=20810 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.1, real=0:00:01.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
12 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)

****** Clock Tree (UART_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 271267(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 89
Nr.          Rising  Sync Pins  : 97
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (UART_RX_SCAN_CLK)   
SubTree No: 1

Input_Pin:  (U1_ClkDiv/U16/A)
Output_Pin: (U1_ClkDiv/U16/Y)
Output_Net: (UART_RX_CLK)   
SubTree No: 2

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (UART_RX_SCAN_CLK)   
SubTree No: 3

Input_Pin:  (U1_ClkDiv/U16/B)
Output_Pin: (U1_ClkDiv/U16/Y)
Output_Net: (UART_RX_CLK)   
SubTree No: 4

Input_Pin:  (U1_ClkDiv/div_clk_reg/CK)
Output_Pin: (U1_ClkDiv/div_clk_reg/Q)
Output_Net: (U1_ClkDiv/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 5

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (UART_TX_SCAN_CLK)   
SubTree No: 6

Input_Pin:  (U0_ClkDiv/U15/A)
Output_Pin: (U0_ClkDiv/U15/Y)
Output_Net: (UART_TX_CLK)   
SubTree No: 7

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (UART_TX_SCAN_CLK)   
SubTree No: 8

Input_Pin:  (U0_ClkDiv/U15/B)
Output_Pin: (U0_ClkDiv/U15/Y)
Output_Net: (UART_TX_CLK)   
SubTree No: 9

Input_Pin:  (U0_ClkDiv/div_clk_reg/CK)
Output_Pin: (U0_ClkDiv/div_clk_reg/Q)
Output_Net: (U0_ClkDiv/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 10

Input_Pin:  (U1_mux2X1/U1/A)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_SCAN_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (UART_CLK)
Output_Net: (UART_CLK)   
**** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=399.4M)

Trig. Edge Skew=121[1396,1517] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=3936 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)

****** Clock Tree (REF_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 272
Nr.          Rising  Sync Pins  : 273
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U0_CLK_GATE/U0_TLATNCAX12M/CK)
Output_Pin: (U0_CLK_GATE/U0_TLATNCAX12M/ECK)
Output_Net: (ALU_CLK)   
SubTree No: 1

Input_Pin:  (U0_mux2X1/U1/A)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_SCAN_CLK)   
**** CK_START: Macro Models Generation (mem=399.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (REF_CLK)
Output_Net: (REF_CLK)   
**** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=399.4M)

Trig. Edge Skew=36[610,647] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=1713 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)



**** CK_START: Update Database (mem=399.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=399.4M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        75.44 um
  inst (UART_SCAN_CLK__L1_I2) with max move: (11.89, 52.07) -> (18.45, 120.95)
  mean    (X+Y) =         7.98 um
Total instances moved : 381
*** cpu=0:00:00.0   mem=399.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 399.387M)
Resetting all latency settings from fanout cone of port 'REF_CLK'
Resetting all latency settings from fanout cone of port 'UART_CLK'
Resetting all latency settings from fanout cone of port 'scan_clk'
Resetting all latency settings from fanout cone of pin 'U0_CLK_GATE/U0_TLATNCAX12M/ECK'
Resetting all latency settings from fanout cone of pin 'U1_ClkDiv/U16/Y'
Resetting all latency settings from fanout cone of pin 'U0_ClkDiv/U15/Y'
Resetting all latency settings from fanout cone of pin 'U1_ClkDiv/U16/Y'
Resetting all latency settings from fanout cone of pin 'U0_ClkDiv/U15/Y'
Resetting all latency settings from fanout cone of pin 'U1_ClkDiv/U16/Y'
Resetting all latency settings from fanout cone of pin 'U0_ClkDiv/U15/Y'
Resetting all latency settings from fanout cone of pin 'U1_ClkDiv/U16/Y'
Resetting all latency settings from fanout cone of pin 'U0_ClkDiv/U15/Y'
Resetting all latency settings from fanout cone of pin 'U0_CLK_GATE/U0_TLATNCAX12M/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=399.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 399.391M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 361
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]/CK 1622.3(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK 1440.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1440.8~1622.3(ps)      0~100000(ps)        
Fall Phase Delay               : 1467.5~1728(ps)        0~100000(ps)        
Trig. Edge Skew                : 181.5(ps)              200(ps)             
Rise Skew                      : 181.5(ps)              
Fall Skew                      : 260.5(ps)              
Max. Rise Buffer Tran.         : 449.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 253.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 328(ps)                400(ps)             
Max. Fall Sink Tran.           : 215.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 30.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 84.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 73.7(ps)               0(ps)               

view setup1_analysis_view : skew = 181.5ps (required = 200ps)
view setup2_analysis_view : skew = 181.5ps (required = 200ps)
view setup3_analysis_view : skew = 181.5ps (required = 200ps)
view hold1_analysis_view : skew = 118ps (required = 200ps)
view hold2_analysis_view : skew = 118ps (required = 200ps)
view hold3_analysis_view : skew = 118ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK 1570(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK 1465.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1465.2~1570(ps)        0~271267(ps)        
Fall Phase Delay               : 1404.5~1703(ps)        0~271267(ps)        
Trig. Edge Skew                : 104.8(ps)              200(ps)             
Rise Skew                      : 104.8(ps)              
Fall Skew                      : 298.5(ps)              
Max. Rise Buffer Tran.         : 448.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 237.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 328(ps)                400(ps)             
Max. Fall Sink Tran.           : 152.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 20.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 84.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 73.7(ps)               0(ps)               

view setup1_analysis_view : skew = 104.8ps (required = 200ps)
view setup2_analysis_view : skew = 104.8ps (required = 200ps)
view setup3_analysis_view : skew = 104.8ps (required = 200ps)
view hold1_analysis_view : skew = 26.9ps (required = 200ps)
view hold2_analysis_view : skew = 26.9ps (required = 200ps)
view hold3_analysis_view : skew = 26.9ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 272
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]/CK 665.6(ps)
Min trig. edge delay at sink(R): U0_RegFile/RdData_reg[7]/CK 622.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 622.3~665.6(ps)        0~10000(ps)         
Fall Phase Delay               : 613.6~671.7(ps)        0~10000(ps)         
Trig. Edge Skew                : 43.3(ps)               200(ps)             
Rise Skew                      : 43.3(ps)               
Fall Skew                      : 58.1(ps)               
Max. Rise Buffer Tran.         : 239.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 169(ps)                400(ps)             
Max. Rise Sink Tran.           : 265.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 215.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 260.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 147.6(ps)              0(ps)               

view setup1_analysis_view : skew = 43.3ps (required = 200ps)
view setup2_analysis_view : skew = 43.3ps (required = 200ps)
view setup3_analysis_view : skew = 43.3ps (required = 200ps)
view hold1_analysis_view : skew = 46.4ps (required = 200ps)
view hold2_analysis_view : skew = 46.4ps (required = 200ps)
view hold3_analysis_view : skew = 46.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.5)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 06:35:18 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.99%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         365          26        1014     0.00%
#  Metal 6        V         561          26        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3077       1.58%        7098    11.28%
#
#  48 nets (2.08%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5062 um.
#Total half perimeter of net bounding box = 3268 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 264 um.
#Total wire length on LAYER METAL3 = 2626 um.
#Total wire length on LAYER METAL4 = 2171 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1018
#Up-Via Summary (total 1018):
#           
#-----------------------
#  Metal 1          394
#  Metal 2          376
#  Metal 3          248
#-----------------------
#                  1018 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 399.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 12.5% of the total area was rechecked for DRC, and 75.0% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 399.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5088 um.
#Total half perimeter of net bounding box = 3268 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2411 um.
#Total wire length on LAYER METAL4 = 2603 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1474
#Up-Via Summary (total 1474):
#           
#-----------------------
#  Metal 1          459
#  Metal 2          460
#  Metal 3          555
#-----------------------
#                  1474 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 399.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 399.00 (Mb)
#Peak memory = 431.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 06:35:22 2023
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 361
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 1663.9(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK 1448.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1448.4~1663.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1473.1~1750.1(ps)      0~100000(ps)        
Trig. Edge Skew                : 215.5(ps)              200(ps)             
Rise Skew                      : 215.5(ps)              
Fall Skew                      : 277(ps)                
Max. Rise Buffer Tran.         : 451.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 254.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 30.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 85.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 74.7(ps)               0(ps)               

view setup1_analysis_view : skew = 215.5ps (required = 200ps)
view setup2_analysis_view : skew = 215.5ps (required = 200ps)
view setup3_analysis_view : skew = 215.5ps (required = 200ps)
view hold1_analysis_view : skew = 153.8ps (required = 200ps)
view hold2_analysis_view : skew = 153.8ps (required = 200ps)
view hold3_analysis_view : skew = 153.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK 1597.3(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK 1470.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1470.4~1597.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1410.5~1725.9(ps)      0~271267(ps)        
Trig. Edge Skew                : 126.9(ps)              200(ps)             
Rise Skew                      : 126.9(ps)              
Fall Skew                      : 315.4(ps)              
Max. Rise Buffer Tran.         : 450.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 238.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 157.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 20.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 85.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 74.7(ps)               0(ps)               

view setup1_analysis_view : skew = 126.9ps (required = 200ps)
view setup2_analysis_view : skew = 126.9ps (required = 200ps)
view setup3_analysis_view : skew = 126.9ps (required = 200ps)
view hold1_analysis_view : skew = 36.5ps (required = 200ps)
view hold2_analysis_view : skew = 36.5ps (required = 200ps)
view hold3_analysis_view : skew = 36.5ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 272
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 703.1(ps)
Min trig. edge delay at sink(R): U0_RegFile/RdData_reg[2]/CK 627(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 627~703.1(ps)          0~10000(ps)         
Fall Phase Delay               : 621.4~708.1(ps)        0~10000(ps)         
Trig. Edge Skew                : 76.1(ps)               200(ps)             
Rise Skew                      : 76.1(ps)               
Fall Skew                      : 86.7(ps)               
Max. Rise Buffer Tran.         : 241.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 169.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 275.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 261.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.9(ps)              0(ps)               

view setup1_analysis_view : skew = 76.1ps (required = 200ps)
view setup2_analysis_view : skew = 76.1ps (required = 200ps)
view setup3_analysis_view : skew = 76.1ps (required = 200ps)
view hold1_analysis_view : skew = 75.6ps (required = 200ps)
view hold2_analysis_view : skew = 75.6ps (required = 200ps)
view hold3_analysis_view : skew = 75.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'scan_clk' is redundant
View 'setup3_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold2_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold3_analysis_view' in clock tree 'scan_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'UART_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'REF_CLK' is redundant
Selecting the worst MMMC view of clock tree 'scan_clk' ...
Optimizing clock tree 'scan_clk' in 'setup1_analysis_view' view ...

Calculating clk-route-only downstream delay for clock tree 'scan_clk' ...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has reconvergent cell(s).
Resized (CLKBUFX40M->BUFX32M): UART_RX_SCAN_CLK__L1_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=399.4M) ***
Selecting the worst MMMC view of clock tree 'UART_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=399.4M) ***
Selecting the worst MMMC view of clock tree 'REF_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=399.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.05 um
  inst (UART_RX_SCAN_CLK__L1_I0) with max move: (45.92, 112.34) -> (43.87, 112.34)
  mean    (X+Y) =         2.05 um
Total instances moved : 8
*** cpu=0:00:00.0   mem=399.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 399.391M)

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 06:35:22 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#2 routed nets are extracted.
#    2 (0.09%) extracted nets are partially routed.
#46 routed nets are imported.
#2189 (94.84%) nets are without wires.
#71 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2308.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.99%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         365          26        1014     0.00%
#  Metal 6        V         561          26        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3077       1.58%        7098    11.28%
#
#  48 nets (2.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5088 um.
#Total half perimeter of net bounding box = 3267 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2411 um.
#Total wire length on LAYER METAL4 = 2603 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1474
#Up-Via Summary (total 1474):
#           
#-----------------------
#  Metal 1          459
#  Metal 2          460
#  Metal 3          555
#-----------------------
#                  1474 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 399.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 20.8% of the total area was rechecked for DRC, and 4.2% required routing.
#2.3% of the total area is being checked for drcs
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5086 um.
#Total half perimeter of net bounding box = 3267 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2413 um.
#Total wire length on LAYER METAL4 = 2599 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1473
#Up-Via Summary (total 1473):
#           
#-----------------------
#  Metal 1          459
#  Metal 2          460
#  Metal 3          554
#-----------------------
#                  1473 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#
#Total wire length = 5086 um.
#Total half perimeter of net bounding box = 3267 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 74 um.
#Total wire length on LAYER METAL3 = 2413 um.
#Total wire length on LAYER METAL4 = 2599 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1473
#Up-Via Summary (total 1473):
#           
#-----------------------
#  Metal 1          459
#  Metal 2          460
#  Metal 3          554
#-----------------------
#                  1473 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 431.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 06:35:23 2023
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:00.5 mem=409.4M) ***
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 361
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 1663.9(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK 1465.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1465.6~1663.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1473.1~1750.1(ps)      0~100000(ps)        
Trig. Edge Skew                : 198.3(ps)              200(ps)             
Rise Skew                      : 198.3(ps)              
Fall Skew                      : 277(ps)                
Max. Rise Buffer Tran.         : 451.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 254.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 30.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 89.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 198.3ps (required = 200ps)
view setup2_analysis_view : skew = 198.3ps (required = 200ps)
view setup3_analysis_view : skew = 198.3ps (required = 200ps)
view hold1_analysis_view : skew = 146.1ps (required = 200ps)
view hold2_analysis_view : skew = 146.1ps (required = 200ps)
view hold3_analysis_view : skew = 146.1ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK 1597.3(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK 1487.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1487.6~1597.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1410.5~1725.9(ps)      0~271267(ps)        
Trig. Edge Skew                : 109.7(ps)              200(ps)             
Rise Skew                      : 109.7(ps)              
Fall Skew                      : 315.4(ps)              
Max. Rise Buffer Tran.         : 450.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 238.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 157.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 20.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 89.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 109.7ps (required = 200ps)
view setup2_analysis_view : skew = 109.7ps (required = 200ps)
view setup3_analysis_view : skew = 109.7ps (required = 200ps)
view hold1_analysis_view : skew = 28.8ps (required = 200ps)
view hold2_analysis_view : skew = 28.8ps (required = 200ps)
view hold3_analysis_view : skew = 28.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 272
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 703.1(ps)
Min trig. edge delay at sink(R): U0_RegFile/RdData_reg[2]/CK 627(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 627~703.1(ps)          0~10000(ps)         
Fall Phase Delay               : 621.4~708.1(ps)        0~10000(ps)         
Trig. Edge Skew                : 76.1(ps)               200(ps)             
Rise Skew                      : 76.1(ps)               
Fall Skew                      : 86.7(ps)               
Max. Rise Buffer Tran.         : 241.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 169.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 275.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 261.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.9(ps)              0(ps)               

view setup1_analysis_view : skew = 76.1ps (required = 200ps)
view setup2_analysis_view : skew = 76.1ps (required = 200ps)
view setup3_analysis_view : skew = 76.1ps (required = 200ps)
view hold1_analysis_view : skew = 75.6ps (required = 200ps)
view hold2_analysis_view : skew = 75.6ps (required = 200ps)
view hold3_analysis_view : skew = 75.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'setup1_analysis_view' ...
The clock tree scan_clk has crossover cell(s).
The clock tree UART_CLK has crossover cell(s).
The clock tree REF_CLK has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 361
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 1663.9(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK 1465.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1465.6~1663.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1473.1~1750.1(ps)      0~100000(ps)        
Trig. Edge Skew                : 198.3(ps)              200(ps)             
Rise Skew                      : 198.3(ps)              
Fall Skew                      : 277(ps)                
Max. Rise Buffer Tran.         : 451.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 254.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 30.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 27.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 89.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 198.3ps (required = 200ps)
view setup2_analysis_view : skew = 198.3ps (required = 200ps)
view setup3_analysis_view : skew = 198.3ps (required = 200ps)
view hold1_analysis_view : skew = 146.1ps (required = 200ps)
view hold2_analysis_view : skew = 146.1ps (required = 200ps)
view hold3_analysis_view : skew = 146.1ps (required = 200ps)


Clock scan_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree UART_CLK has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 89
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK 1597.3(ps)
Min trig. edge delay at sink(R): U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK 1487.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1487.6~1597.3(ps)      0~271267(ps)        
Fall Phase Delay               : 1410.5~1725.9(ps)      0~271267(ps)        
Trig. Edge Skew                : 109.7(ps)              200(ps)             
Rise Skew                      : 109.7(ps)              
Fall Skew                      : 315.4(ps)              
Max. Rise Buffer Tran.         : 450.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 238.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 340.2(ps)              400(ps)             
Max. Fall Sink Tran.           : 157.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 20.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 89.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 56.3(ps)               0(ps)               

view setup1_analysis_view : skew = 109.7ps (required = 200ps)
view setup2_analysis_view : skew = 109.7ps (required = 200ps)
view setup3_analysis_view : skew = 109.7ps (required = 200ps)
view hold1_analysis_view : skew = 28.8ps (required = 200ps)
view hold2_analysis_view : skew = 28.8ps (required = 200ps)
view hold3_analysis_view : skew = 28.8ps (required = 200ps)


Clock UART_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree REF_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 272
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]/CK 703.1(ps)
Min trig. edge delay at sink(R): U0_RegFile/RdData_reg[2]/CK 627(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 627~703.1(ps)          0~10000(ps)         
Fall Phase Delay               : 621.4~708.1(ps)        0~10000(ps)         
Trig. Edge Skew                : 76.1(ps)               200(ps)             
Rise Skew                      : 76.1(ps)               
Fall Skew                      : 86.7(ps)               
Max. Rise Buffer Tran.         : 241.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 169.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 275.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 226.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 261.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 151.9(ps)              0(ps)               

view setup1_analysis_view : skew = 76.1ps (required = 200ps)
view setup2_analysis_view : skew = 76.1ps (required = 200ps)
view setup3_analysis_view : skew = 76.1ps (required = 200ps)
view hold1_analysis_view : skew = 75.6ps (required = 200ps)
view hold2_analysis_view : skew = 75.6ps (required = 200ps)
view hold3_analysis_view : skew = 75.6ps (required = 200ps)


Clock REF_CLK has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:21.6, real=0:00:22.0, mem=409.4M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=409.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
There are 48 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 48 prerouted nets with extraSpace.
Number of multi-gpin terms=242, multi-gpins=487, moved blk term=0/61

Phase 1a route (0:00:00.0 409.4M):
Est net length = 5.559e+04um = 3.026e+04H + 2.533e+04V
Usage: (20.5%H 22.3%V) = (4.575e+04um 5.716e+04um) = (22197 19916)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)
Number obstruct path=13 reroute=0

There are 48 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 409.4M):
Usage: (20.5%H 22.3%V) = (4.564e+04um 5.716e+04um) = (22147 19917)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)

There are 48 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.710e+04um) = (22111 19897)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1d route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.710e+04um) = (22111 19897)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1e route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.711e+04um) = (22113 19898)
Overflow: 28 = 0 (0.00% H) + 28 (0.44% V)

Phase 1f route (0:00:00.0 409.4M):
Usage: (20.5%H 22.3%V) = (4.559e+04um 5.713e+04um) = (22121 19905)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	65	 1.04%
  1:	0	 0.00%	63	 1.01%
  2:	0	 0.00%	78	 1.25%
  3:	3	 0.05%	106	 1.70%
  4:	16	 0.25%	44	 0.71%
  5:	28	 0.44%	86	 1.38%
  6:	49	 0.77%	129	 2.07%
  7:	86	 1.36%	161	 2.59%
  8:	130	 2.06%	245	 3.93%
  9:	196	 3.10%	419	 6.73%
 10:	251	 3.97%	676	10.86%
 11:	567	 8.96%	831	13.35%
 12:	624	 9.87%	911	14.63%
 13:	1009	15.95%	816	13.10%
 14:	865	13.68%	696	11.18%
 15:	880	13.91%	847	13.60%
 16:	795	12.57%	12	 0.19%
 17:	490	 7.75%	6	 0.10%
 18:	221	 3.49%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 409.395M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 409.4M):
There are 48 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.0%H 22.8%V) = (4.682e+04um 5.846e+04um) = (22716 20369)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	29	 0.47%
--------------------------------------
  0:	0	 0.00%	56	 0.90%
  1:	0	 0.00%	58	 0.93%
  2:	1	 0.02%	81	 1.30%
  3:	4	 0.06%	114	 1.83%
  4:	25	 0.40%	47	 0.75%
  5:	39	 0.62%	99	 1.59%
  6:	47	 0.74%	135	 2.17%
  7:	90	 1.42%	162	 2.60%
  8:	153	 2.42%	282	 4.53%
  9:	191	 3.02%	407	 6.54%
 10:	271	 4.28%	639	10.26%
 11:	580	 9.17%	812	13.04%
 12:	620	 9.80%	929	14.92%
 13:	1013	16.02%	808	12.98%
 14:	850	13.44%	679	10.90%
 15:	869	13.74%	847	13.60%
 16:	772	12.21%	12	 0.19%
 17:	472	 7.46%	6	 0.10%
 18:	213	 3.37%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 409.4M) ***


Total length: 6.374e+04um, number of vias: 18657
M1(H) length: 3.718e+00um, number of vias: 8734
M2(V) length: 2.153e+04um, number of vias: 7918
M3(H) length: 2.853e+04um, number of vias: 1691
M4(V) length: 9.650e+03um, number of vias: 300
M5(H) length: 3.840e+03um, number of vias: 14
M6(V) length: 1.902e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 409.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=409.4M) ***
Peak Memory Usage was 409.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=409.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 409.395M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |  7.453  | 214.686 |   N/A   |  7.933  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 83.145%
Routing Overflow: 0.00% H and 0.67% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.48 sec
Total Real time: 1.0 sec
Total Memory Usage: 409.394531 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=409.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
There are 48 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 48 prerouted nets with extraSpace.
Number of multi-gpin terms=242, multi-gpins=487, moved blk term=0/61

Phase 1a route (0:00:00.0 409.4M):
Est net length = 5.559e+04um = 3.026e+04H + 2.533e+04V
Usage: (20.5%H 22.3%V) = (4.575e+04um 5.716e+04um) = (22197 19916)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)
Number obstruct path=13 reroute=0

There are 48 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 409.4M):
Usage: (20.5%H 22.3%V) = (4.564e+04um 5.716e+04um) = (22147 19917)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)

There are 48 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.710e+04um) = (22111 19897)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1d route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.710e+04um) = (22111 19897)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1e route (0:00:00.0 409.4M):
Usage: (20.4%H 22.3%V) = (4.557e+04um 5.711e+04um) = (22113 19898)
Overflow: 28 = 0 (0.00% H) + 28 (0.44% V)

Phase 1f route (0:00:00.0 409.4M):
Usage: (20.5%H 22.3%V) = (4.559e+04um 5.713e+04um) = (22121 19905)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	65	 1.04%
  1:	0	 0.00%	63	 1.01%
  2:	0	 0.00%	78	 1.25%
  3:	3	 0.05%	106	 1.70%
  4:	16	 0.25%	44	 0.71%
  5:	28	 0.44%	86	 1.38%
  6:	49	 0.77%	129	 2.07%
  7:	86	 1.36%	161	 2.59%
  8:	130	 2.06%	245	 3.93%
  9:	196	 3.10%	419	 6.73%
 10:	251	 3.97%	676	10.86%
 11:	567	 8.96%	831	13.35%
 12:	624	 9.87%	911	14.63%
 13:	1009	15.95%	816	13.10%
 14:	865	13.68%	696	11.18%
 15:	880	13.91%	847	13.60%
 16:	795	12.57%	12	 0.19%
 17:	490	 7.75%	6	 0.10%
 18:	221	 3.49%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 409.395M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 409.4M):
There are 48 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.0%H 22.8%V) = (4.682e+04um 5.846e+04um) = (22716 20369)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	29	 0.47%
--------------------------------------
  0:	0	 0.00%	56	 0.90%
  1:	0	 0.00%	58	 0.93%
  2:	1	 0.02%	81	 1.30%
  3:	4	 0.06%	114	 1.83%
  4:	25	 0.40%	47	 0.75%
  5:	39	 0.62%	99	 1.59%
  6:	47	 0.74%	135	 2.17%
  7:	90	 1.42%	162	 2.60%
  8:	153	 2.42%	282	 4.53%
  9:	191	 3.02%	407	 6.54%
 10:	271	 4.28%	639	10.26%
 11:	580	 9.17%	812	13.04%
 12:	620	 9.80%	929	14.92%
 13:	1013	16.02%	808	12.98%
 14:	850	13.44%	679	10.90%
 15:	869	13.74%	847	13.60%
 16:	772	12.21%	12	 0.19%
 17:	472	 7.46%	6	 0.10%
 18:	213	 3.37%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 409.4M) ***


Total length: 6.374e+04um, number of vias: 18657
M1(H) length: 3.718e+00um, number of vias: 8734
M2(V) length: 2.153e+04um, number of vias: 7918
M3(H) length: 2.853e+04um, number of vias: 1691
M4(V) length: 9.650e+03um, number of vias: 300
M5(H) length: 3.840e+03um, number of vias: 14
M6(V) length: 1.902e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 409.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=409.4M) ***
Peak Memory Usage was 409.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=409.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 409.395M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.813  | -0.245  | -0.813  | 54.757  |   N/A   |  0.458  |
|           TNS (ns):| -36.743 | -0.484  | -36.260 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   113   |    2    |   111   |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 83.145%
Routing Overflow: 0.00% H and 0.67% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.64 sec
Total Real time: 2.0 sec
Total Memory Usage: 409.394531 Mbytes
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 409.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=409.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=409.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Started fixing hold violations - preprocessing (totcpu=0:11:58, mem=409.4M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed.
(0:00:00.2 409.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
Delay calculation completed.
(0:00:00.1 409.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
Delay calculation completed.
(0:00:00.1 409.395M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 409.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.813 ns 
 TNS         : -36.744 ns 
 Viol paths  : 115 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:11:59, mem=409.4M)
Setting analysis mode to setup ...
Info: 48 nets with fixed/cover wires excluded.
Info: 48 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.107 ns      0.107 ns  setup1_analysis_view
    7.453 ns     93.937 ns  setup2_analysis_view
    7.453 ns      8.808 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 93.937 ns 
 reg2reg WS  : 0.107 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.107 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:12:00, mem=409.4M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1090   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.813  |
|           TNS (ns):| -36.743 |
|    Violating Paths:|   113   |
|          All Paths:|  1090   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 83.145%
------------------------------------------------------------
Info: 48 nets with fixed/cover wires excluded.
Info: 48 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:02.1, totcpu=0:12:00, mem=409.4M)
Density before buffering = 0.831 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)

*info:
*info: Hold fixing prefix "FE_PHC" starts with 0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.087 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D 
View: hold2_analysis_view 
	WNS: 0.086 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/D 
View: hold3_analysis_view 
	WNS: 0.045 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U0_ClkDiv/odd_edge_tog_reg/SI 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: 0.107 
	TNS: 0.000 
	VP: 0 
	WNS-Term:U0_RegFile/regArr_reg[1][6]/Q 
View: setup2_analysis_view 
	WNS: 5.516 
	TNS: 0.000 
	VP: 0 
	WNS-Term:scan_rst 
View: setup3_analysis_view 
	WNS: 5.516 
	TNS: 0.000 
	VP: 0 
	WNS-Term:scan_rst 
--------------------------------------------------- 
Density after buffering = 0.837 (fixHold)
*info:
*info: A total of 8 net(s) have been evaluated for adding cells
*info:            8 net(s): Added a total of 20 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:           17 cells of type 'DLY4X1M' used
*info:            2 cells of type 'DLY3X1M' used
*info:            1 cell  of type 'DLY1X1M' used
*info:
*** Finished hold time fix (CPU=0:00:03.0, totcpu=0:12:01, mem=409.4M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=409.4M  mem(used)=0.0M***
Total net length = 5.282e+04 (2.879e+04 2.403e+04) (ext = 2.941e+03)

default core: bins with density >  0.75 = 29.2 % ( 14 / 48 )
*** Starting trialRoute (mem=409.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
There are 48 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 48 prerouted nets with extraSpace.
Number of multi-gpin terms=242, multi-gpins=487, moved blk term=0/61

Phase 1a route (0:00:00.0 409.4M):
Est net length = 5.651e+04um = 3.063e+04H + 2.588e+04V
Usage: (20.7%H 22.6%V) = (4.616e+04um 5.783e+04um) = (22398 20150)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)
Number obstruct path=13 reroute=0

There are 48 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 409.4M):
Usage: (20.7%H 22.6%V) = (4.606e+04um 5.783e+04um) = (22349 20151)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)

There are 48 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.598e+04um 5.778e+04um) = (22313 20131)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1d route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.598e+04um 5.778e+04um) = (22313 20131)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1e route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.599e+04um 5.778e+04um) = (22315 20132)
Overflow: 28 = 0 (0.00% H) + 28 (0.44% V)

Phase 1f route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.600e+04um 5.780e+04um) = (22323 20139)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	66	 1.06%
  1:	0	 0.00%	62	 1.00%
  2:	0	 0.00%	79	 1.27%
  3:	1	 0.02%	105	 1.69%
  4:	16	 0.25%	45	 0.72%
  5:	24	 0.38%	99	 1.59%
  6:	50	 0.79%	130	 2.09%
  7:	84	 1.33%	169	 2.71%
  8:	150	 2.37%	243	 3.90%
  9:	188	 2.97%	438	 7.03%
 10:	256	 4.05%	673	10.81%
 11:	585	 9.25%	804	12.91%
 12:	617	 9.75%	924	14.84%
 13:	1025	16.21%	813	13.06%
 14:	864	13.66%	703	11.29%
 15:	882	13.94%	820	13.17%
 16:	782	12.36%	13	 0.21%
 17:	476	 7.53%	5	 0.08%
 18:	210	 3.32%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 409.395M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 409.4M):
There are 48 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.2%H 23.1%V) = (4.724e+04um 5.914e+04um) = (22921 20608)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	28	 0.45%
--------------------------------------
  0:	0	 0.00%	55	 0.88%
  1:	0	 0.00%	59	 0.95%
  2:	0	 0.00%	84	 1.35%
  3:	4	 0.06%	112	 1.80%
  4:	24	 0.38%	48	 0.77%
  5:	31	 0.49%	107	 1.72%
  6:	51	 0.81%	137	 2.20%
  7:	92	 1.45%	178	 2.86%
  8:	160	 2.53%	278	 4.46%
  9:	196	 3.10%	417	 6.70%
 10:	278	 4.40%	643	10.33%
 11:	586	 9.26%	788	12.65%
 12:	630	 9.96%	938	15.06%
 13:	1016	16.06%	807	12.96%
 14:	857	13.55%	684	10.98%
 15:	862	13.63%	820	13.17%
 16:	770	12.17%	13	 0.21%
 17:	450	 7.11%	5	 0.08%
 18:	203	 3.21%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 409.4M) ***


Total length: 6.469e+04um, number of vias: 18746
M1(H) length: 3.718e+00um, number of vias: 8774
M2(V) length: 2.176e+04um, number of vias: 7956
M3(H) length: 2.881e+04um, number of vias: 1703
M4(V) length: 1.001e+04um, number of vias: 299
M5(H) length: 3.934e+03um, number of vias: 14
M6(V) length: 1.652e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 409.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=409.4M) ***
Peak Memory Usage was 409.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=409.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 409.395M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
Delay calculation completed.
(0:00:00.2 409.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
Delay calculation completed.
(0:00:00.1 409.395M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.4M)
Number of Loop : 0
Start delay calculation (mem=409.395M)...
Delay calculation completed.
(0:00:00.1 409.395M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 409.4M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 409.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 409.4M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  5.549  | 214.686 |   N/A   |  7.933  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.059  |  0.050  | 54.757  |   N/A   |  0.458  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 83.710%
Routing Overflow: 0.00% H and 0.67% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 409.4M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=409.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
There are 48 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 48 prerouted nets with extraSpace.
Number of multi-gpin terms=242, multi-gpins=487, moved blk term=0/61

Phase 1a route (0:00:00.0 409.4M):
Est net length = 5.651e+04um = 3.063e+04H + 2.588e+04V
Usage: (20.7%H 22.6%V) = (4.616e+04um 5.783e+04um) = (22398 20150)
Obstruct: 98 = 0 (0.0%H) + 98 (1.5%V)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)
Number obstruct path=13 reroute=0

There are 48 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 409.4M):
Usage: (20.7%H 22.6%V) = (4.606e+04um 5.783e+04um) = (22349 20151)
Overflow: 37 = 0 (0.00% H) + 37 (0.60% V)

There are 48 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.598e+04um 5.778e+04um) = (22313 20131)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1d route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.598e+04um 5.778e+04um) = (22313 20131)
Overflow: 36 = 0 (0.00% H) + 36 (0.58% V)

Phase 1e route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.599e+04um 5.778e+04um) = (22315 20132)
Overflow: 28 = 0 (0.00% H) + 28 (0.44% V)

Phase 1f route (0:00:00.0 409.4M):
Usage: (20.6%H 22.6%V) = (4.600e+04um 5.780e+04um) = (22323 20139)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	66	 1.06%
  1:	0	 0.00%	62	 1.00%
  2:	0	 0.00%	79	 1.27%
  3:	1	 0.02%	105	 1.69%
  4:	16	 0.25%	45	 0.72%
  5:	24	 0.38%	99	 1.59%
  6:	50	 0.79%	130	 2.09%
  7:	84	 1.33%	169	 2.71%
  8:	150	 2.37%	243	 3.90%
  9:	188	 2.97%	438	 7.03%
 10:	256	 4.05%	673	10.81%
 11:	585	 9.25%	804	12.91%
 12:	617	 9.75%	924	14.84%
 13:	1025	16.21%	813	13.06%
 14:	864	13.66%	703	11.29%
 15:	882	13.94%	820	13.17%
 16:	782	12.36%	13	 0.21%
 17:	476	 7.53%	5	 0.08%
 18:	210	 3.32%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 409.395M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 409.4M):
There are 48 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.2%H 23.1%V) = (4.724e+04um 5.914e+04um) = (22921 20608)
Overflow: 42 = 0 (0.00% H) + 42 (0.67% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	2	 0.03%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	28	 0.45%
--------------------------------------
  0:	0	 0.00%	55	 0.88%
  1:	0	 0.00%	59	 0.95%
  2:	0	 0.00%	84	 1.35%
  3:	4	 0.06%	112	 1.80%
  4:	24	 0.38%	48	 0.77%
  5:	31	 0.49%	107	 1.72%
  6:	51	 0.81%	137	 2.20%
  7:	92	 1.45%	178	 2.86%
  8:	160	 2.53%	278	 4.46%
  9:	196	 3.10%	417	 6.70%
 10:	278	 4.40%	643	10.33%
 11:	586	 9.26%	788	12.65%
 12:	630	 9.96%	938	15.06%
 13:	1016	16.06%	807	12.96%
 14:	857	13.55%	684	10.98%
 15:	862	13.63%	820	13.17%
 16:	770	12.17%	13	 0.21%
 17:	450	 7.11%	5	 0.08%
 18:	203	 3.21%	13	 0.21%
 19:	5	 0.08%	0	 0.00%
 20:	110	 1.74%	4	 0.06%



*** Completed Phase 1 route (0:00:00.2 409.4M) ***


Total length: 6.469e+04um, number of vias: 18746
M1(H) length: 3.718e+00um, number of vias: 8774
M2(V) length: 2.176e+04um, number of vias: 7956
M3(H) length: 2.881e+04um, number of vias: 1703
M4(V) length: 1.001e+04um, number of vias: 299
M5(H) length: 3.934e+03um, number of vias: 14
M6(V) length: 1.652e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 409.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=409.4M) ***
Peak Memory Usage was 409.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=409.4M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 409.395M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.106  |  5.549  | 214.686 |   N/A   |  7.933  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 83.710%
Routing Overflow: 0.00% H and 0.67% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.61 sec
Total Real time: 2.0 sec
Total Memory Usage: 409.394531 Mbytes
<CMD> refinePlace -preserveRouting

Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        81.59 um
  inst (U1_ClkDiv/U26) with max move: (13.53, 83.64) -> (37.72, 26.24)
  mean    (X+Y) =        17.05 um
Total instances moved : 175
*** cpu=0:00:00.0   mem=409.4M  mem(used)=0.0M***
Total net length = 5.630e+04 (3.088e+04 2.542e+04) (ext = 2.902e+03)

default core: bins with density >  0.75 = 27.1 % ( 13 / 48 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> setNanoRouteMode -droutePostRouteSwapVia true
#WARNING (NRIF-64) When droutePostRouteSwapVia is NOT set to 'false' or 'none', the tool just does post route via optimization and it will NOT do normal routing.
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 06:37:23 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    79.39%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         365          26        1014     0.00%
#  Metal 6        V         561          26        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3077       1.58%        7098    11.34%
#
#  48 nets (2.06%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     27(2.66%)      5(0.49%)      2(0.20%)   (3.35%)
#   Metal 3      1(0.10%)      0(0.00%)      0(0.00%)   (0.10%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     28(0.44%)      5(0.08%)      2(0.03%)   (0.55%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 70405 um.
#Total half perimeter of net bounding box = 56195 um.
#Total wire length on LAYER METAL1 = 130 um.
#Total wire length on LAYER METAL2 = 19988 um.
#Total wire length on LAYER METAL3 = 26679 um.
#Total wire length on LAYER METAL4 = 14001 um.
#Total wire length on LAYER METAL5 = 7675 um.
#Total wire length on LAYER METAL6 = 1654 um.
#Total wire length on LAYER METAL7 = 277 um.
#Total number of vias = 14106
#Up-Via Summary (total 14106):
#           
#-----------------------
#  Metal 1         6660
#  Metal 2         5199
#  Metal 3         1662
#  Metal 4          480
#  Metal 5           88
#  Metal 6           17
#-----------------------
#                 14106 
#
#Max overcon = 5 tracks.
#Total overcon = 0.55%.
#Worst layer Gcell overcon rate = 3.35%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#31.3% of the total area is being checked for drcs
#    number of violations = 21
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 410.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 410.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#Complete Detail Routing.
#Total wire length = 69185 um.
#Total half perimeter of net bounding box = 56195 um.
#Total wire length on LAYER METAL1 = 1259 um.
#Total wire length on LAYER METAL2 = 19201 um.
#Total wire length on LAYER METAL3 = 27367 um.
#Total wire length on LAYER METAL4 = 12474 um.
#Total wire length on LAYER METAL5 = 7001 um.
#Total wire length on LAYER METAL6 = 1656 um.
#Total wire length on LAYER METAL7 = 226 um.
#Total number of vias = 21541
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 21540 (100.0%)
#Up-Via Summary (total 21541):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8816 (100.0%)         1 (  0.0%)       8817
#  Metal 2        9288 (100.0%)         0 (  0.0%)       9288
#  Metal 3        2626 (100.0%)         0 (  0.0%)       2626
#  Metal 4         694 (100.0%)         0 (  0.0%)        694
#  Metal 5         102 (100.0%)         0 (  0.0%)        102
#  Metal 6          14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                21540 (100.0%)         1 (  0.0%)      21541 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 411.00 (Mb)
#
#Total wire length = 69185 um.
#Total half perimeter of net bounding box = 56195 um.
#Total wire length on LAYER METAL1 = 1259 um.
#Total wire length on LAYER METAL2 = 19201 um.
#Total wire length on LAYER METAL3 = 27367 um.
#Total wire length on LAYER METAL4 = 12474 um.
#Total wire length on LAYER METAL5 = 7001 um.
#Total wire length on LAYER METAL6 = 1656 um.
#Total wire length on LAYER METAL7 = 226 um.
#Total number of vias = 21541
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 21540 (100.0%)
#Up-Via Summary (total 21541):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8816 (100.0%)         1 (  0.0%)       8817
#  Metal 2        9288 (100.0%)         0 (  0.0%)       9288
#  Metal 3        2626 (100.0%)         0 (  0.0%)       2626
#  Metal 4         694 (100.0%)         0 (  0.0%)        694
#  Metal 5         102 (100.0%)         0 (  0.0%)        102
#  Metal 6          14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                21540 (100.0%)         1 (  0.0%)      21541 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 2.00 (Mb)
#Total memory = 411.00 (Mb)
#Peak memory = 441.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 2.00 (Mb)
#Total memory = 411.00 (Mb)
#Peak memory = 441.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 06:37:32 2023
#
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setLayerPreference fence -isVisible 0
<CMD> setLayerPreference hinst -isVisible 0
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ETeHxz_6698.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 411.4M)
Creating parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0107% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 30.0096% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 40.009% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 60.0079% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 70.0073% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 80.0068% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 90.0062% (CPU Time= 0:00:00.1  MEM= 411.5M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 411.5M)
Nr. Extracted Resistors     : 39233
Nr. Extracted Ground Cap.   : 41488
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 411.449M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.053  |  0.048  | 54.803  |   N/A   |  0.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 83.710%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.59 sec
Total Real time: 2.0 sec
Total Memory Usage: 411.453125 Mbytes
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 5 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 44 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 139 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 252 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 382 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 420 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 1251 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (CPU: 0:00:00.3).
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (CPU: 0:00:00.3).
*INFO: End DRC Checks. (CPU: 0:00:00.7 MEM: 5.4M).
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ETeHxz_6698.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 416.9M)
Closing parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d'. 2262 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0107% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 30.0096% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 40.009% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 60.0079% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 70.0073% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 80.0068% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 90.0062% (CPU Time= 0:00:00.2  MEM= 416.9M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 416.9M)
Nr. Extracted Resistors     : 39233
Nr. Extracted Ground Cap.   : 41488
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 416.863M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.326  |  0.326  |  5.616  | 214.704 |   N/A   |  7.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.79 sec
Total Real time: 2.0 sec
Total Memory Usage: 416.867188 Mbytes
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 0 filler inst  (cell FILL64M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL16M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL8M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL4M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL2M / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
<CMD> undo
<CMD> undo
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setLayerPreference fence -isVisible 1
<CMD> setLayerPreference hinst -isVisible 1
<CMD> windowSelect -37.842 109.137 -34.685 110.189
<CMD> selectObject Module U0_UART
<CMD> deselectAll
<CMD> selectObject Module U0_UART
<CMD> deselectAll
<CMD> selectObject Module U0_UART
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox Module U0_UART -107.892 110.0365 -19.465 169.0455
<CMD> setObjFPlanBox Module U0_UART -131.8285 105.302 -43.4015 164.311
<CMD> deselectAll
<CMD> selectObject Module U0_UART_FIFO
<CMD> setObjFPlanBox Module U0_UART_FIFO -74.5545 69.3965 9.7325 125.643
<CMD> deselectAll
<CMD> selectInst U0_UART/U0_UART_TX/U0_mux/OUT_reg
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ETeHxz_6698.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 416.9M)
Closing parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d'. 2262 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0107% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 30.0096% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 40.009% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 60.0079% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 70.0073% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 80.0068% (CPU Time= 0:00:00.1  MEM= 416.9M)
Extracted 90.0062% (CPU Time= 0:00:00.2  MEM= 416.9M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 416.9M)
Nr. Extracted Resistors     : 39233
Nr. Extracted Ground Cap.   : 41488
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 416.863M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.326  |  0.326  |  5.616  | 214.704 |   N/A   |  7.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.39 sec
Total Real time: 1.0 sec
Total Memory Usage: 416.867188 Mbytes
<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> saveNetlist export/SYS_TOP.v
Writing Netlist "export/SYS_TOP.v" ...
<CMD> saveNetlist export/SYS_TOP_pg.v -includePowerGround
Writing Netlist "export/SYS_TOP_pg.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (SYS_TOP).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (SYS_TOP).
<CMD> rcOut -spf export/SYS_TOP.spf
Cleaning up IPDB random ...
Closing parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d'. 2262 times net's RC data read were performed.
Opening parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC:RCcorner
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.3  MEM= 416.9M)
Closing parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d'. 2262 times net's RC data read were performed.
<CMD> delayCal -sdf export/SYS_TOP.sdf -version 3.0
delayCal Option :  -sdf export/SYS_TOP.sdf -version 3.0 
delayCal Mode   : 'setDelayCalMode -engine default -signOff false -ecsmType ecsmOnDemand'
Topological Sorting (CPU = 0:00:00.0, MEM = 416.9M)
Number of Loop : 0
Start delay calculation (mem=416.863M)...
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_ETeHxz_6698.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 416.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed.
(0:00:00.3 416.871M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 2
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.3)
<CMD> report_power -outfile report/power.rpt
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 416.9M)
Number of Loop : 0
Start delay calculation (mem=416.867M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.2 416.867M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 416.9M)
Number of Loop : 0
Start delay calculation (mem=416.867M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 416.867M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 416.9M)
Number of Loop : 0
Start delay calculation (mem=416.867M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 416.867M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 416.9M) ***
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
INFO (POWER-1606): Found clock 'REF_CLK' with frequency 100MHz from SDC file.

INFO (POWER-1606): Found clock 'ALU_CLK' with frequency 100MHz from SDC file.

INFO (POWER-1606): Found clock 'SCAN_CLK' with frequency 10MHz from SDC file.

INFO (POWER-1606): Found clock 'UART_RX_CLK' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'UART_CLK' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'UART_TX_CLK' with frequency 115200Hz from SDC file.


Propagating signal activity...


Starting Levelizing
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT)
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 5%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 10%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 15%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 20%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 25%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 30%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 35%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 40%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 45%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 50%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 55%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 60%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 65%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 70%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 75%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 80%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 85%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 90%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 95%

Finished Levelizing
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT)

Starting Activity Propagation
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 5%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 10%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 15%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 20%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 25%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 30%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 35%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 40%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 45%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 50%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 55%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 60%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 65%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 70%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 75%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 80%
2023-Sep-21 06:52:53 (2023-Sep-21 13:52:53 GMT): 85%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 90%

Finished Activity Propagation
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIELOM
  TIEHIM
WARNING (POWER-1501): 2 cell(s) in the design have timing library models but
do not have leakage power data.  Leakage power will not be calculated for these cells:

  TIELOM
  TIEHIM

Starting Calculating power
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT)

Calculating power dissipation...

 ... Calculating switching power
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 5%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 10%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 15%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 20%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 25%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 30%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 35%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 40%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 45%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 50%
 ... Calculating internal and leakage power
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 55%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 60%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 65%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 70%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 75%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 80%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 85%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 90%
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT): 95%

Finished Calculating power
2023-Sep-21 06:52:54 (2023-Sep-21 13:52:54 GMT)
WARNING (POWER-1216): The total clock network power in the report may be higher than the actual total clock network power in the design.
Instances that are part of multiple clock networks may be counted multiple times in this total.

report_power consumed time 00:00:01 : increased peak memory (617M) by 0
Output file is report/power.rpt.
<CMD> streamOut export/SYS_TOP.gds -mapFile ./import/gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
Parse map file...
**ERROR: (SOCOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
....check the number of fields on this line
**WARN: (EMS-27):	Message (SOCOGDS-1556) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           3414

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveDesign /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc
Redoing specifyClockTree  -file Clock.ctstch  ...
Writing Netlist "/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.v" ...
Saving clock tree spec file '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.ctstch' ...
Saving configuration ...
Saving preference file /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=416.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=416.9M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.144 (Current mem = 416.867M, initial mem = 62.238M) ***
--- Ending "First Encounter" (totcpu=0:18:22, real=0:53:39, mem=416.9M) ---
