// Seed: 1542136409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_1;
  wire id_10;
  assign module_1.type_10 = 0;
  id_11(
      1'b0
  );
  wire id_12, id_13, id_14 = ~1;
  wire id_15, id_16;
  wire id_17, id_18;
  assign id_18 = id_15;
  always id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri id_5
);
  assign id_3 = id_2;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
