name: LPTIM
description: Low-power timer
groupName: LPTIM
registers:
  - name: LPTIM1_ISR_OUTPUT
    displayName: LPTIM1_ISR_OUTPUT
    description: LPTIM1 interrupt and status register [alternate]
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: Compare 1 interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR1 register's value
            value: 1
      - name: ARRM
        description: Autoreload match
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: External trigger edge event
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: CMP1OK
        description: Compare register 1 update OK
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: Autoreload register update OK
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: Counter direction change down to up
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: Counter direction change up to down
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: LPTIM update event occurred
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: Repetition register update OK
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: Compare 2 interrupt flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched the LPTIM_CCR2 register's value
            value: 1
      - name: CMP2OK
        description: Compare register 2 update OK
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: DIEROK
        description: Interrupt enable register update OK
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: LPTIM1_ISR_INPUT
    displayName: LPTIM1_ISR_INPUT
    description: LPTIM1 interrupt and status register [alternate]
    alternateRegister: LPTIM1_ISR_OUTPUT
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: capture 1 interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR1 register. (An edge has been detected on IC1 which matches the selected polarity). The CC1IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.
            value: 1
      - name: ARRM
        description: Autoreload match
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: External trigger edge event
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: Autoreload register update OK
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: Counter direction change down to up
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: Counter direction change up to down
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: LPTIM update event occurred
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: Repetition register update OK
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: Capture 2 interrupt flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR2 register. (An edge has been detected on IC2 which matches the selected polarity). The CC2IF flag is automatically cleared by hardware once the captured value is read (CPU or DMA). The CC2IF flag can be cleared by writing 1 to the CC2CF bit in the LPTIM_ICR register.
            value: 1
      - name: CC1OF
        description: Capture 1 over-capture flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR1 register while CC1IF flag was already set.
            value: 1
      - name: CC2OF
        description: Capture 2 over-capture flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR2 register while CC2IF flag was already set.
            value: 1
      - name: DIEROK
        description: Interrupt enable register update OK
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: LPTIM1_ICR_OUTPUT
    displayName: LPTIM1_ICR_OUTPUT
    description: LPTIM1 interrupt clear register [alternate]
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: Capture/compare 1 clear flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: Autoreload match clear flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: External trigger valid edge clear flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CMP1OKCF
        description: Compare register 1 update OK clear flag
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: Autoreload register update OK clear flag
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: Direction change to UP clear flag
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: Direction change to down clear flag
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: Update event clear flag
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: Repetition register update OK clear flag
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: Capture/compare 2 clear flag
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CMP2OKCF
        description: Compare register 2 update OK clear flag
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: Interrupt enable register update OK clear flag
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: LPTIM1_ICR_INPUT
    displayName: LPTIM1_ICR_INPUT
    description: LPTIM1 interrupt clear register [alternate]
    alternateRegister: LPTIM1_ICR_OUTPUT
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: Capture/compare 1 clear flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: Autoreload match clear flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: External trigger valid edge clear flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: Autoreload register update OK clear flag
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: Direction change to UP clear flag
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: Direction change to down clear flag
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: Update event clear flag
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: Repetition register update OK clear flag
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: Capture/compare 2 clear flag
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CC1OCF
        description: Capture/compare 1 over-capture clear flag
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: CC2OCF
        description: Capture/compare 2 over-capture clear flag
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: Interrupt enable register update OK clear flag
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: LPTIM1_DIER_OUTPUT
    displayName: LPTIM1_DIER_OUTPUT
    description: LPTIM1 interrupt enable register [alternate]
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: CMP1OKIE
        description: Compare register 1 update OK interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 1 interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: Direction change to UP Interrupt Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: Direction change to down Interrupt Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: Capture/compare 2 interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CMP2OKIE
        description: Compare register 2 update OK interrupt enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 2 interrupt enabled
            value: 1
      - name: UEDE
        description: Update event DMA request enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
  - name: LPTIM1_DIER_INPUT
    displayName: LPTIM1_DIER_INPUT
    description: LPTIM1 interrupt enable register [alternate]
    alternateRegister: LPTIM1_DIER_OUTPUT
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: Direction change to UP Interrupt Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: Direction change to down Interrupt Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: Capture/compare 2 interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CC1OIE
        description: Capture/compare 1 over-capture interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC1 over-capture interrupt enabled
            value: 1
      - name: CC2OIE
        description: Capture/compare 2 over-capture interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC2 over-capture interrupt enabled
            value: 1
      - name: CC1DE
        description: Capture/compare 1 DMA request enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled. Writing '0' to the CC1DE bit resets the associated ic1_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled
            value: 1
      - name: UEDE
        description: Update event DMA request enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
      - name: CC2DE
        description: Capture/compare 2 DMA request enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled. Writing '0' to the CC2DE bit resets the associated ic2_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled
            value: 1
  - name: LPTIM1_CFGR
    displayName: LPTIM1_CFGR
    description: LPTIM1 configuration register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CKSEL
        description: Clock selector
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)
            value: 0
          - name: B_0x1
            description: LPTIM is clocked by an external clock source through the LPTIM external Input1
            value: 1
      - name: CKPOL
        description: Clock Polarity
        bitOffset: 1
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the rising edge is the active edge used for counting.
            value: 0
          - name: B_0x1
            description: the falling edge is the active edge used for counting.
            value: 1
          - name: B_0x2
            description: both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency.
            value: 2
          - name: B_0x3
            description: not allowed
            value: 3
      - name: CKFLT
        description: Configurable digital filter for external clock
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external clock signal level change is considered as a valid transition
            value: 0
          - name: B_0x1
            description: external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.
            value: 3
      - name: TRGFLT
        description: Configurable digital filter for trigger
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any trigger active level change is considered as a valid trigger
            value: 0
          - name: B_0x1
            description: trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.
            value: 1
          - name: B_0x2
            description: trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.
            value: 2
          - name: B_0x3
            description: trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.
            value: 3
      - name: PRESC
        description: Clock prescaler
        bitOffset: 9
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: /1
            value: 0
          - name: B_0x1
            description: /2
            value: 1
          - name: B_0x2
            description: /4
            value: 2
          - name: B_0x3
            description: /8
            value: 3
          - name: B_0x4
            description: /16
            value: 4
          - name: B_0x5
            description: /32
            value: 5
          - name: B_0x6
            description: /64
            value: 6
          - name: B_0x7
            description: /128
            value: 7
      - name: TRIGSEL
        description: Trigger selector
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lptim_ext_trig0
            value: 0
          - name: B_0x1
            description: lptim_ext_trig1
            value: 1
          - name: B_0x2
            description: lptim_ext_trig2
            value: 2
          - name: B_0x3
            description: lptim_ext_trig3
            value: 3
          - name: B_0x4
            description: lptim_ext_trig4
            value: 4
          - name: B_0x5
            description: lptim_ext_trig5
            value: 5
          - name: B_0x6
            description: lptim_ext_trig6
            value: 6
          - name: B_0x7
            description: lptim_ext_trig7
            value: 7
      - name: TRIGEN
        description: Trigger enable and polarity
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: software trigger (counting start is initiated by software)
            value: 0
          - name: B_0x1
            description: rising edge is the active edge
            value: 1
          - name: B_0x2
            description: falling edge is the active edge
            value: 2
          - name: B_0x3
            description: both edges are active edges
            value: 3
      - name: TIMOUT
        description: Timeout enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: A trigger event arriving when the timer is already started is ignored
            value: 0
          - name: B_0x1
            description: A trigger event arriving when the timer is already started resets and restarts the LPTIM counter and the repetition counter
            value: 1
      - name: WAVE
        description: Waveform shape
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Deactivate Set-once mode
            value: 0
          - name: B_0x1
            description: Activate the Set-once mode
            value: 1
      - name: WAVPOL
        description: Waveform shape polarity
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The LPTIM output reflects the compare results between LPTIM_CNT and LPTIM_CCRx registers
            value: 0
          - name: B_0x1
            description: The LPTIM output reflects the inverse of the compare results between LPTIM_CNT and LPTIM_CCRx registers
            value: 1
      - name: PRELOAD
        description: Registers update mode
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Registers are updated after each APB bus write access
            value: 0
          - name: B_0x1
            description: Registers are updated at the end of the current LPTIM period
            value: 1
      - name: COUNTMODE
        description: counter mode enabled
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the counter is incremented following each internal clock pulse
            value: 0
          - name: B_0x1
            description: the counter is incremented following each valid clock pulse on the LPTIM external Input1
            value: 1
      - name: ENC
        description: Encoder mode enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Encoder mode disabled
            value: 0
          - name: B_0x1
            description: Encoder mode enabled
            value: 1
  - name: LPTIM1_CR
    displayName: LPTIM1_CR
    description: LPTIM1 control register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ENABLE
        description: LPTIM enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM is disabled. Writing '0' to the ENABLE bit resets all the DMA request signals (input capture and update event DMA requests).
            value: 0
          - name: B_0x1
            description: LPTIM is enabled
            value: 1
      - name: SNGSTRT
        description: LPTIM start in Single mode
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: CNTSTRT
        description: Timer start in Continuous mode
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: COUNTRST
        description: Counter reset
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: RSTARE
        description: Reset after read enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: LPTIM1_CCR1
    displayName: LPTIM1_CCR1
    description: LPTIM1 compare register 1
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR1
        description: Capture/compare 1 value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_ARR
    displayName: LPTIM1_ARR
    description: LPTIM1 autoreload register
    addressOffset: 24
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: ARR
        description: Auto reload value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_CNT
    displayName: LPTIM1_CNT
    description: LPTIM1 counter register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: Counter value
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: LPTIM1_CFGR2
    displayName: LPTIM1_CFGR2
    description: LPTIM1 configuration register 2
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IN1SEL
        description: LPTIM input 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lptim_in1_mux0
            value: 0
          - name: B_0x1
            description: lptim_in1_mux1
            value: 1
          - name: B_0x2
            description: lptim_in1_mux2
            value: 2
          - name: B_0x3
            description: lptim_in1_mux3
            value: 3
      - name: IN2SEL
        description: LPTIM input 2 selection
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lptim_in2_mux0
            value: 0
          - name: B_0x1
            description: lptim_in2_mux1
            value: 1
          - name: B_0x2
            description: lptim_in2_mux2
            value: 2
          - name: B_0x3
            description: lptim_in2_mux3
            value: 3
      - name: IC1SEL
        description: LPTIM input capture 1 selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lptim_ic1_mux0
            value: 0
          - name: B_0x1
            description: lptim_ic1_mux1
            value: 1
          - name: B_0x2
            description: lptim_ic1_mux2
            value: 2
          - name: B_0x3
            description: lptim_ic1_mux3
            value: 3
      - name: IC2SEL
        description: LPTIM input capture 2 selection
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lptim_ic2_mux0
            value: 0
          - name: B_0x1
            description: lptim_ic2_mux1
            value: 1
          - name: B_0x2
            description: lptim_ic2_mux2
            value: 2
          - name: B_0x3
            description: lptim_ic2_mux3
            value: 3
  - name: LPTIM1_RCR
    displayName: LPTIM1_RCR
    description: LPTIM1 repetition register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REP
        description: Repetition register value
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: LPTIM1_CCMR1
    displayName: LPTIM1_CCMR1
    description: LPTIM1 capture/compare mode register 1
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1SEL
        description: Capture/compare 1 selection
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC1 channel is configured in input capture mode
            value: 1
      - name: CC1E
        description: Capture/compare 1 output enable.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_CC1_AS_OUTPUT
            description: Off - OC1 is not active. Writing '0' to the CC1E bit resets the ue_dma_req signal only if all the other LPTIM channels are disabled.
            value: 0
          - name: B_0x1_CC1_AS_OUTPUT
            description: On - OC1 signal is output on the corresponding output pin
            value: 1
      - name: CC1P
        description: Capture/compare 1 output polarity.
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_CC1_AS_INPUT
            description: rising edge, circuit is sensitive to IC1 rising edge
            value: 0
          - name: B_0x1_CC1_AS_INPUT
            description: falling edge, circuit is sensitive to IC1 falling edge
            value: 1
          - name: B_0x3_CC1_AS_INPUT
            description: both edges, circuit is sensitive to both IC1 rising and falling edges.
            value: 3
      - name: IC1PSC
        description: Input capture 1 prescaler
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: Input capture 1 filter
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.
            value: 3
      - name: CC2SEL
        description: Capture/compare 2 selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC2 channel is configured in input capture mode
            value: 1
      - name: CC2E
        description: Capture/compare 2 output enable.
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0_CC2_AS_OUTPUT
            description: Off - OC2 is not active. Writing '0' to the CC2E bit resets the ue_dma_req signal only if all the other LPTIM channels are disabled.
            value: 0
          - name: B_0x1_CC2_AS_OUTPUT
            description: On - OC2 signal is output on the corresponding output pin
            value: 1
      - name: CC2P
        description: Capture/compare 2 output polarity.
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0_CC2_AS_INPUT
            description: rising edge, circuit is sensitive to IC2 rising edge
            value: 0
          - name: B_0x1_CC2_AS_INPUT
            description: falling edge, circuit is sensitive to IC2 falling edge
            value: 1
          - name: B_0x3_CC2_AS_INPUT
            description: both edges, circuit is sensitive to both IC2 rising and falling edges.
            value: 3
      - name: IC2PSC
        description: Input capture 2 prescaler
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC2F
        description: Input capture 2 filter
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable for at least 8 clock periods before it is considered as valid transition.
            value: 3
  - name: LPTIM1_CCR2
    displayName: LPTIM1_CCR2
    description: LPTIM1 compare register 2
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR2
        description: Capture/compare 2 value
        bitOffset: 0
        bitWidth: 16
        access: read-write
interrupts:
  - name: INTR
    description: LPTIM1 global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
