# Reading D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ifdef_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Maven_Silicon_Training/Verilog_Practice/Conditional\ Compiler\ Directive {D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive/ifdef.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:38 on Sep 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive" D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive/ifdef.v 
# -- Compiling module ifdef
# 
# Top level modules:
# 	ifdef
# End time: 15:01:38 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Maven_Silicon_Training/Verilog_Practice/Conditional\ Compiler\ Directive {D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive/ifdef_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:38 on Sep 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive" D:/Maven_Silicon_Training/Verilog_Practice/Conditional Compiler Directive/ifdef_tb.v 
# -- Compiling module ifdef_tb
# 
# Top level modules:
# 	ifdef_tb
# End time: 15:01:38 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  ifdef_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" ifdef_tb 
# Start time: 15:01:38 on Sep 22,2023
# Loading work.ifdef_tb
# Loading work.ifdef
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 0100
# 1101
# 0102
# 1103
# 0100
# End time: 15:02:32 on Sep 22,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
