

================================================================
== Vivado HLS Report for 'slide_window'
================================================================
* Date:           Mon Jul 15 11:51:58 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64_rec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.756|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    138|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|     135|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     135|    222|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln265_fu_139_p2          |     *    |      0|  0|  51|           4|           9|
    |add_ln1353_1_fu_183_p2       |     +    |      0|  0|  15|           9|           2|
    |add_ln1353_fu_161_p2         |     +    |      0|  0|  15|           9|           1|
    |add_ln265_1_fu_171_p2        |     +    |      0|  0|  17|          13|          13|
    |add_ln265_2_fu_193_p2        |     +    |      0|  0|  17|          13|          13|
    |add_ln265_fu_149_p2          |     +    |      0|  0|  17|          13|          13|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 138|          64|          55|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |line_buff_val_0_V_address0  |  15|          3|   12|         36|
    |line_buff_val_1_V_address0  |  15|          3|   12|         36|
    |line_buff_val_2_V_address0  |  15|          3|   12|         36|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  84|         17|   39|        116|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln265_2_reg_289            |  13|   0|   13|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_port_reg_conv_count_V       |   9|   0|    9|          0|
    |line_buff_val_0_V_l_1_reg_299  |  16|   0|   16|          0|
    |line_buff_val_0_V_l_reg_294    |  16|   0|   16|          0|
    |line_buff_val_1_V_l_1_reg_324  |  16|   0|   16|          0|
    |line_buff_val_1_V_l_reg_319    |  16|   0|   16|          0|
    |line_buff_val_2_V_l_1_reg_334  |  16|   0|   16|          0|
    |line_buff_val_2_V_l_reg_329    |  16|   0|   16|          0|
    |mul_ln265_reg_252              |  12|   0|   13|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 135|   0|  136|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_ce                       |  in |    1| ap_ctrl_hs |      slide_window      | return value |
|ap_return_0                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_1                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_2                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_3                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_4                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_5                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_6                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_7                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|ap_return_8                 | out |   16| ap_ctrl_hs |      slide_window      | return value |
|conv_count_V                |  in |    9|   ap_none  |      conv_count_V      |    scalar    |
|line_buff_val_0_V_address0  | out |   12|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_0_V_ce0       | out |    1|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_0_V_q0        |  in |   16|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_0_V_address1  | out |   12|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_0_V_ce1       | out |    1|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_0_V_q1        |  in |   16|  ap_memory |    line_buff_val_0_V   |     array    |
|line_buff_val_1_V_address0  | out |   12|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_1_V_ce0       | out |    1|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_1_V_q0        |  in |   16|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_1_V_address1  | out |   12|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_1_V_ce1       | out |    1|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_1_V_q1        |  in |   16|  ap_memory |    line_buff_val_1_V   |     array    |
|line_buff_val_2_V_address0  | out |   12|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_2_V_ce0       | out |    1|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_2_V_q0        |  in |   16|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_2_V_address1  | out |   12|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_2_V_ce1       | out |    1|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_2_V_q1        |  in |   16|  ap_memory |    line_buff_val_2_V   |     array    |
|line_buff_val_V_offset      |  in |    4|   ap_none  | line_buff_val_V_offset |    scalar    |
+----------------------------+-----+-----+------------+------------------------+--------------+

