{
    "specparam/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specparam/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 87.7,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "specparam/specparam_define_check/k6_N10_40nm": {
        "test_name": "specparam/specparam_define_check/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "specparam/specparam_define_check/k6_N10_mem32K_40nm": {
        "test_name": "specparam/specparam_define_check/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 74.7,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "specparam/specparam_define_check/no_arch": {
        "test_name": "specparam/specparam_define_check/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "specparam/specparam_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specparam/specparam_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_failure/k6_N10_40nm": {
        "test_name": "specparam/specparam_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_failure/k6_N10_mem32K_40nm": {
        "test_name": "specparam/specparam_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_failure/no_arch": {
        "test_name": "specparam/specparam_failure/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_inside/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specparam/specparam_inside/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_inside/k6_N10_40nm": {
        "test_name": "specparam/specparam_inside/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_inside/k6_N10_mem32K_40nm": {
        "test_name": "specparam/specparam_inside/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_inside/no_arch": {
        "test_name": "specparam/specparam_inside/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_outside/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "specparam/specparam_outside/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_outside/k6_N10_40nm": {
        "test_name": "specparam/specparam_outside/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_outside/k6_N10_mem32K_40nm": {
        "test_name": "specparam/specparam_outside/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "specparam/specparam_outside/no_arch": {
        "test_name": "specparam/specparam_outside/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
