code name: Ice Lake.


## Examples

### Ice Lake
* UHD Graphics


## References

1. [Developer and Optimization Guide for Intel Processor Graphics Gen11 API](https://www.intel.com/content/www/us/en/developer/articles/guide/developer-and-optimization-guide-for-intel-processor-graphics-gen11-api.html), [[webarchive](https://web.archive.org/web/20230319150934/https://www.intel.com/content/www/us/en/developer/articles/guide/developer-and-optimization-guide-for-intel-processor-graphics-gen11-api.html)]


## Notes

## Specs

* Each EU contains 2 x 128-bit FPUs.
* One FPU supports 32-bit and 64-bit integer, FP16, FP32, FP64, and transcendental math functions.
* Other FPU supports only 32-bit and 64-bit integer, FP16 and FP32.
* Each Subslice contains 8 EUs and a sampler (4 tex/clk), and has 64 KB shared memory.
