library work;
use work.all;
library ieee; 
use ieee.std_logic_1164.all;

-- AND Gate using MUX
entity ANDMux is
	port( i: in std_logic_vector(1 downto 0);
	z: out std_logic
	);
end entity;

architecture ARCH of ANDMux is
	component TwoByOneMux is 
		port (i : in std_logic_vector(1 downto 0);
		sel : in std_logic; 
		z : out std_logic);
	end component;
	signal x: std_logic;
begin
	chip1: TwoByOneMux
		port map("10",i(0),x);
	chip2: TwoByOneMux
		port map(x & '0',i(1),z);
end;
