

================================================================
== Vitis HLS Report for 'infer_Outline_VITIS_LOOP_63_1'
================================================================
* Date:           Thu May 22 16:58:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13454701|  13454701|  0.135 sec|  0.135 sec|  13454701|  13454701|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |  13454700|  13454700|    480525|          -|          -|    28|        no|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn.cpp:63]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%vec_tmp = alloca i64 1" [lstm_hls/rnn.cpp:60]   --->   Operation 27 'alloca' 'vec_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%vec_i = alloca i64 1" [lstm_hls/rnn.cpp:59]   --->   Operation 28 'alloca' 'vec_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln63 = store i5 0, i5 %i" [lstm_hls/rnn.cpp:63]   --->   Operation 29 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_90_2" [lstm_hls/rnn.cpp:63]   --->   Operation 30 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_9 = load i5 %i" [lstm_hls/rnn.cpp:63]   --->   Operation 31 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%icmp_ln63 = icmp_eq  i5 %i_9, i5 28" [lstm_hls/rnn.cpp:63]   --->   Operation 32 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln63 = add i5 %i_9, i5 1" [lstm_hls/rnn.cpp:63]   --->   Operation 33 'add' 'add_ln63' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %VITIS_LOOP_90_2.split, void %for.inc.i.i203.preheader.exitStub" [lstm_hls/rnn.cpp:63]   --->   Operation 34 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_9, i5 0" [lstm_hls/rnn.cpp:63]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_9, i2 0" [lstm_hls/rnn.cpp:63]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl24 = zext i7 %tmp" [lstm_hls/rnn.cpp:63]   --->   Operation 37 'zext' 'p_shl24' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%empty = sub i10 %p_shl, i10 %p_shl24" [lstm_hls/rnn.cpp:63]   --->   Operation 38 'sub' 'empty' <Predicate = (!icmp_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (4.98ns)   --->   "%call_ln63 = call void @infer_Pipeline_VITIS_LOOP_90_2, i10 %empty, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:63]   --->   Operation 39 'call' 'call_ln63' <Predicate = (!icmp_ln63)> <Delay = 4.98> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_10, i32 %gate_f"   --->   Operation 40 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_14, i32 %gate_i"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_18, i32 %vec_tmp"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_22, i32 %gate_o"   --->   Operation 43 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %i" [lstm_hls/rnn.cpp:63]   --->   Operation 44 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.09>
ST_3 : Operation 46 [1/2] (4.95ns)   --->   "%call_ln63 = call void @infer_Pipeline_VITIS_LOOP_90_2, i10 %empty, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:63]   --->   Operation 46 'call' 'call_ln63' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 47 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_10, i32 %gate_f"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 48 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_14, i32 %gate_i"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 49 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_18, i32 %vec_tmp"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 50 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_22, i32 %gate_o"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_91_3, i32 %h_t, i32 %vec_i"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 52 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_91_3, i32 %h_t, i32 %vec_i"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5, i32 %vec_i, i32 %gate_f, i32 %Weight0_f"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5, i32 %vec_i, i32 %gate_f, i32 %Weight0_f"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %gate_f, i32 %Bias0_f"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7, i32 %vec_i, i32 %gate_i, i32 %Weight0_i"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %gate_f, i32 %Bias0_f"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7, i32 %vec_i, i32 %gate_i, i32 %Weight0_i"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_1, i32 %gate_f"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_11, i32 %gate_i, i32 %Bias0_i"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_1, i32 %gate_f"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_11, i32 %gate_i, i32 %Bias0_i"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_12, i32 %gate_i"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_13, i32 %vec_tmp, i32 %Bias0_c"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11, i32 %vec_i, i32 %gate_o, i32 %Weight0_o"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_1, i32 %gate_f, i32 %C_t, i32 %stat_C"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_12, i32 %gate_i"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_13, i32 %vec_tmp, i32 %Bias0_c"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11, i32 %vec_i, i32 %gate_o, i32 %Weight0_o"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_1, i32 %gate_f, i32 %C_t, i32 %stat_C"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_27_1, i32 %vec_tmp, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %gate_o, i32 %Bias0_o"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_27_1, i32 %vec_tmp, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %gate_o, i32 %Bias0_o"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_15, i32 %gate_o"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_16, i32 %gate_i, i32 %vec_tmp"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_20_15, i32 %gate_o"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_16, i32 %gate_i, i32 %vec_tmp"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_17, i32 %vec_tmp, i32 %stat_C"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_17, i32 %vec_tmp, i32 %stat_C"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_29, i32 %stat_C, i32 %C_t"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 5.09>
ST_21 : Operation 84 [1/2] (5.09ns)   --->   "%call_ln0 = call void @infer_Pipeline_29, i32 %stat_C, i32 %C_t"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_27_18, i32 %stat_C, i32 %vec_tmp, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_27_18, i32 %stat_C, i32 %vec_tmp, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_19, i32 %gate_o, i32 %vec_tmp, i32 %h_t"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28" [lstm_hls/rnn.cpp:63]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lstm_hls/rnn.cpp:63]   --->   Operation 89 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_41_19, i32 %gate_o, i32 %vec_tmp, i32 %h_t"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_90_2" [lstm_hls/rnn.cpp:63]   --->   Operation 91 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i', lstm_hls/rnn.cpp:63) [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln63', lstm_hls/rnn.cpp:63) of constant 0 on local variable 'i', lstm_hls/rnn.cpp:63 [22]  (1.588 ns)

 <State 2>: 6.765ns
The critical path consists of the following:
	'load' operation 5 bit ('i', lstm_hls/rnn.cpp:63) on local variable 'i', lstm_hls/rnn.cpp:63 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', lstm_hls/rnn.cpp:63) [26]  (1.780 ns)
	'call' operation 0 bit ('call_ln63', lstm_hls/rnn.cpp:63) to 'infer_Pipeline_VITIS_LOOP_90_2' [36]  (4.985 ns)

 <State 3>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'infer_Pipeline_10' [38]  (5.091 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'infer_Pipeline_VITIS_LOOP_91_3' [37]  (5.091 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 5.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'infer_Pipeline_29' [57]  (5.091 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
