<meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
<style> body {
    background-color: #fffff8;
    font-family: 'Optima' !important;
    min-width: 60%;
    padding-left: 20%;
    padding-right: 20%;
    padding-top: 2%;
} </style>
<style> h1 {
    text-align: center;
} </style>
<style> a {
    text-decoration: none;
    color: #005;
} </style>
<style> a:hover {
    text-decoration: none;
    color: #905;
} </style>
<h1 id="oussama-oulkaid">Oussama Oulkaid</h1>
<p style="text-align: center">
PhD Student at <a href="http://www.ens-lyon.fr/LIP/">LIP</a>, <a
href="https://www-verimag.imag.fr/">Verimag</a>, and <a
href="https://www.aniah.fr/">Aniah</a>
</p>
<h2 id="thesis">Thesis</h2>
<blockquote>
<p>Since October 2022, I am conducting a PhD <a
href="https://www.theses.fr/s349827">thesis</a> at <a
href="http://www.ens-lyon.fr/LIP/">LIP</a>, <a
href="https://www-verimag.imag.fr/">Verimag</a>, and <a
href="https://www.aniah.fr/">Aniah</a>, on <em>formal models of
integrated circuits for transistor level electrical verification</em>,
under the supervision of <a href="https://matthieu-moy.fr/">Matthieu
Moy</a>, <a href="http://www-verimag.imag.fr/~raymond/">Pascal
Raymond</a>, <a href="https://www.ferres.me/">Bruno Ferres</a>, and <a
href="https://www.lamsade.dauphine.fr/~mkhosravian/">Mehdi
Khosravian</a>.</p>
</blockquote>
<h2 id="publications">Publications</h2>
<blockquote>
<p><strong>2025</strong></p>
</blockquote>
<blockquote>
<p>O. Oulkaid, B. Ferres, M. Moy, P. Raymond, M. Khosravian.<br />
<a
href="https://ieeexplore.ieee.org/abstract/document/11156099/"><strong>Modeling
Techniques for the Formal Verification of Integrated Circuits at
Transistor-Level: Performance vs. Precision Trade-offs</strong></a>. In
IEEE TCAD.</p>
</blockquote>
<blockquote>
<p>B. Ferres, O. Oulkaid, M. Moy, G. Radanne, L. Henrio, P. Raymond, M.
Khosravian.<br />
<a href="https://dl.acm.org/doi/abs/10.1145/3748327"><strong>A Survey on
Transistor-Level Electrical Rule Checking of Integrated
Circuits</strong></a>. In ACM TODAES.</p>
</blockquote>
<blockquote>
<p><strong>2024</strong></p>
</blockquote>
<blockquote>
<p>O. Oulkaid, B. Ferres, M. Moy, P. Raymond, M. Khosravian, L. Henrio,
G. Radanne.<br />
<a href="https://hal.science/hal-04527225v1/document"><strong>A
Transistor Level Relational Semantics for Electrical Rule Checking by
SMT Solving</strong></a>. In DATE.</p>
</blockquote>
<blockquote>
<p><strong>2023</strong></p>
</blockquote>
<blockquote>
<p>B. Ferres, O. Oulkaid, L. Henrio, M. Khosravian, M. Moy, G. Radanne,
P. Raymond.<br />
<a href="https://hal.science/hal-04007446v1/document"><strong>Electrical
Rule Checking of Integrated Circuits using Satisfiability Modulo
Theory</strong></a>. In DATE.</p>
</blockquote>
<h2 id="teaching">Teaching</h2>
<blockquote>
<p>Teaching Assistant in <a
href="http://www-verimag.imag.fr/~riegl">Lionel Rieg</a>’s course: <a
href="https://ensimag.grenoble-inp.fr/fr/formation/conception-et-exploitation-des-processeurs-3mmcep">Conception
et Exploitation des Processeurs</a>.<br />
RISC-V processor design (project). Grenoble INP – Ensimag. Spring 2024
and 2025.</p>
</blockquote>
<blockquote>
<p>Teaching Assistant in <a
href="https://tima.univ-grenoble-alpes.fr/research/sls/members/laurence-pierre">Laurence
Pierre</a>’s course: <a
href="https://formations.univ-grenoble-alpes.fr/fr/catalogue-2021/master-XB/master-electronique-energie-electrique-automatique-IFZ3DRB9/parcours-microelectronique-integration-des-systemes-temps-reels-embarques-mistre-1re-et-2e-annees-IFZ5TP7C/ue-systemes-materiel-IG3L7NVE.html">Modélisation
des Systèmes Numériques</a>.<br />
Circuit design labs in VHDL (Master 2). Université Grenoble Alpes. Fall
2023 and 2024.</p>
</blockquote>
<h2 id="contact">Contact</h2>
<blockquote>
<p>firstname dot lastname at univ-grenoble-alpes.fr</p>
</blockquote>
