.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__DR, CYREG_GPIO_PRT0_DR
.set RX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RX__0__HSIOM_MASK, 0x0000000F
.set RX__0__HSIOM_SHIFT, 0
.set RX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTR, CYREG_GPIO_PRT0_INTR
.set RX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__0__MASK, 0x01
.set RX__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RX__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RX__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RX__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RX__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RX__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RX__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RX__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RX__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RX__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RX__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RX__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RX__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RX__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RX__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RX__0__PC, CYREG_GPIO_PRT0_PC
.set RX__0__PC2, CYREG_GPIO_PRT0_PC2
.set RX__0__PORT, 0
.set RX__0__PS, CYREG_GPIO_PRT0_PS
.set RX__0__SHIFT, 0
.set RX__DR, CYREG_GPIO_PRT0_DR
.set RX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTR, CYREG_GPIO_PRT0_INTR
.set RX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX__MASK, 0x01
.set RX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RX__PC, CYREG_GPIO_PRT0_PC
.set RX__PC2, CYREG_GPIO_PRT0_PC2
.set RX__PORT, 0
.set RX__PS, CYREG_GPIO_PRT0_PS
.set RX__SHIFT, 0

/* TX */
.set TX__0__DR, CYREG_GPIO_PRT0_DR
.set TX__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TX__0__HSIOM_MASK, 0x000000F0
.set TX__0__HSIOM_SHIFT, 4
.set TX__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTR, CYREG_GPIO_PRT0_INTR
.set TX__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__0__MASK, 0x02
.set TX__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set TX__0__OUT_SEL_SHIFT, 2
.set TX__0__OUT_SEL_VAL, -1
.set TX__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TX__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TX__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TX__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TX__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TX__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TX__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TX__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TX__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TX__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TX__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TX__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TX__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TX__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TX__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TX__0__PC, CYREG_GPIO_PRT0_PC
.set TX__0__PC2, CYREG_GPIO_PRT0_PC2
.set TX__0__PORT, 0
.set TX__0__PS, CYREG_GPIO_PRT0_PS
.set TX__0__SHIFT, 1
.set TX__DR, CYREG_GPIO_PRT0_DR
.set TX__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TX__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TX__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TX__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTR, CYREG_GPIO_PRT0_INTR
.set TX__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TX__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TX__MASK, 0x02
.set TX__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TX__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TX__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TX__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TX__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TX__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TX__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TX__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TX__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TX__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TX__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TX__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TX__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TX__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TX__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TX__PC, CYREG_GPIO_PRT0_PC
.set TX__PC2, CYREG_GPIO_PRT0_PC2
.set TX__PORT, 0
.set TX__PS, CYREG_GPIO_PRT0_PS
.set TX__SHIFT, 1

/* CAN_CanIP */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN1_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN1_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN1_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN1_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN1_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN1_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN1_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN1_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN1_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN1_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN1_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN1_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN1_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN1_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN1_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN1_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN1_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN1_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN1_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN1_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN1_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN1_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN1_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN1_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN1_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN1_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN1_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN1_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN1_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN1_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN1_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN1_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN1_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN1_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN1_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN1_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN1_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN1_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN1_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN1_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN1_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN1_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN1_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN1_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN1_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN1_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN1_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN1_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN1_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN1_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN1_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN1_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN1_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN1_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN1_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN1_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN1_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN1_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN1_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN1_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN1_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN1_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN1_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN1_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN1_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN1_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN1_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN1_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN1_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN1_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN1_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN1_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN1_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN1_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN1_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN1_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN1_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN1_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN1_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN1_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN1_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN1_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN1_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN1_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN1_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN1_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN1_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN1_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN1_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN1_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN1_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN1_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN1_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN1_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN1_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN1_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN1_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN1_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN1_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN1_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN1_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN1_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN1_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN1_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN1_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN1_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN1_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN1_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN1_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN1_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN1_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN1_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN1_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN1_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN1_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN1_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN1_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN1_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN1_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN1_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN1_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN1_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN1_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN1_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN1_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN1_TTCAN_TIMING

/* CAN_HFCLK */
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF

/* CAN_isr */
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x10000000
.set CAN_isr__INTC_NUMBER, 28
.set CAN_isr__INTC_PRIOR_MASK, 0xC0
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED1 */
.set LED1__0__DR, CYREG_GPIO_PRT1_DR
.set LED1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED1__0__HSIOM_MASK, 0x0F000000
.set LED1__0__HSIOM_SHIFT, 24
.set LED1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED1__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED1__0__MASK, 0x40
.set LED1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED1__0__OUT_SEL_SHIFT, 12
.set LED1__0__OUT_SEL_VAL, 1
.set LED1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__0__PC, CYREG_GPIO_PRT1_PC
.set LED1__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED1__0__PORT, 1
.set LED1__0__PS, CYREG_GPIO_PRT1_PS
.set LED1__0__SHIFT, 6
.set LED1__DR, CYREG_GPIO_PRT1_DR
.set LED1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED1__INTR, CYREG_GPIO_PRT1_INTR
.set LED1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED1__MASK, 0x40
.set LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__PC, CYREG_GPIO_PRT1_PC
.set LED1__PC2, CYREG_GPIO_PRT1_PC2
.set LED1__PORT, 1
.set LED1__PS, CYREG_GPIO_PRT1_PS
.set LED1__SHIFT, 6

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB3_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB3_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__0__PORT, 7
.set UART_tx__0__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT7_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT7_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT7_PC
.set UART_tx__PC2, CYREG_GPIO_PRT7_PC2
.set UART_tx__PORT, 7
.set UART_tx__PS, CYREG_GPIO_PRT7_PS
.set UART_tx__SHIFT, 1

/* M1_ENA */
.set M1_ENA__0__DR, CYREG_GPIO_PRT2_DR
.set M1_ENA__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_ENA__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_ENA__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_ENA__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set M1_ENA__0__HSIOM_MASK, 0x000F0000
.set M1_ENA__0__HSIOM_SHIFT, 16
.set M1_ENA__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_ENA__0__INTR, CYREG_GPIO_PRT2_INTR
.set M1_ENA__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_ENA__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_ENA__0__MASK, 0x10
.set M1_ENA__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set M1_ENA__0__OUT_SEL_SHIFT, 8
.set M1_ENA__0__OUT_SEL_VAL, 1
.set M1_ENA__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_ENA__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_ENA__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_ENA__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_ENA__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_ENA__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_ENA__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_ENA__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_ENA__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_ENA__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_ENA__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_ENA__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_ENA__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_ENA__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_ENA__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_ENA__0__PC, CYREG_GPIO_PRT2_PC
.set M1_ENA__0__PC2, CYREG_GPIO_PRT2_PC2
.set M1_ENA__0__PORT, 2
.set M1_ENA__0__PS, CYREG_GPIO_PRT2_PS
.set M1_ENA__0__SHIFT, 4
.set M1_ENA__DR, CYREG_GPIO_PRT2_DR
.set M1_ENA__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_ENA__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_ENA__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_ENA__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_ENA__INTR, CYREG_GPIO_PRT2_INTR
.set M1_ENA__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_ENA__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_ENA__MASK, 0x10
.set M1_ENA__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_ENA__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_ENA__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_ENA__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_ENA__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_ENA__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_ENA__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_ENA__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_ENA__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_ENA__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_ENA__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_ENA__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_ENA__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_ENA__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_ENA__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_ENA__PC, CYREG_GPIO_PRT2_PC
.set M1_ENA__PC2, CYREG_GPIO_PRT2_PC2
.set M1_ENA__PORT, 2
.set M1_ENA__PS, CYREG_GPIO_PRT2_PS
.set M1_ENA__SHIFT, 4

/* M1_IN1 */
.set M1_IN1__0__DR, CYREG_GPIO_PRT2_DR
.set M1_IN1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_IN1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_IN1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_IN1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set M1_IN1__0__HSIOM_MASK, 0x00F00000
.set M1_IN1__0__HSIOM_SHIFT, 20
.set M1_IN1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN1__0__INTR, CYREG_GPIO_PRT2_INTR
.set M1_IN1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_IN1__0__MASK, 0x20
.set M1_IN1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_IN1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_IN1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_IN1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_IN1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_IN1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_IN1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_IN1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_IN1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_IN1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_IN1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_IN1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_IN1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_IN1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_IN1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_IN1__0__PC, CYREG_GPIO_PRT2_PC
.set M1_IN1__0__PC2, CYREG_GPIO_PRT2_PC2
.set M1_IN1__0__PORT, 2
.set M1_IN1__0__PS, CYREG_GPIO_PRT2_PS
.set M1_IN1__0__SHIFT, 5
.set M1_IN1__DR, CYREG_GPIO_PRT2_DR
.set M1_IN1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_IN1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_IN1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_IN1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN1__INTR, CYREG_GPIO_PRT2_INTR
.set M1_IN1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_IN1__MASK, 0x20
.set M1_IN1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_IN1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_IN1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_IN1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_IN1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_IN1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_IN1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_IN1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_IN1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_IN1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_IN1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_IN1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_IN1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_IN1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_IN1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_IN1__PC, CYREG_GPIO_PRT2_PC
.set M1_IN1__PC2, CYREG_GPIO_PRT2_PC2
.set M1_IN1__PORT, 2
.set M1_IN1__PS, CYREG_GPIO_PRT2_PS
.set M1_IN1__SHIFT, 5

/* M1_IN2 */
.set M1_IN2__0__DR, CYREG_GPIO_PRT2_DR
.set M1_IN2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_IN2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_IN2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_IN2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set M1_IN2__0__HSIOM_MASK, 0x0F000000
.set M1_IN2__0__HSIOM_SHIFT, 24
.set M1_IN2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN2__0__INTR, CYREG_GPIO_PRT2_INTR
.set M1_IN2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_IN2__0__MASK, 0x40
.set M1_IN2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_IN2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_IN2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_IN2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_IN2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_IN2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_IN2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_IN2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_IN2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_IN2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_IN2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_IN2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_IN2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_IN2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_IN2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_IN2__0__PC, CYREG_GPIO_PRT2_PC
.set M1_IN2__0__PC2, CYREG_GPIO_PRT2_PC2
.set M1_IN2__0__PORT, 2
.set M1_IN2__0__PS, CYREG_GPIO_PRT2_PS
.set M1_IN2__0__SHIFT, 6
.set M1_IN2__DR, CYREG_GPIO_PRT2_DR
.set M1_IN2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set M1_IN2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set M1_IN2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set M1_IN2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN2__INTR, CYREG_GPIO_PRT2_INTR
.set M1_IN2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set M1_IN2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set M1_IN2__MASK, 0x40
.set M1_IN2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M1_IN2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M1_IN2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M1_IN2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M1_IN2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M1_IN2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M1_IN2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M1_IN2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M1_IN2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M1_IN2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M1_IN2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M1_IN2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M1_IN2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M1_IN2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M1_IN2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M1_IN2__PC, CYREG_GPIO_PRT2_PC
.set M1_IN2__PC2, CYREG_GPIO_PRT2_PC2
.set M1_IN2__PORT, 2
.set M1_IN2__PS, CYREG_GPIO_PRT2_PS
.set M1_IN2__SHIFT, 6

/* M2_ENB */
.set M2_ENB__0__DR, CYREG_GPIO_PRT3_DR
.set M2_ENB__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_ENB__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_ENB__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_ENB__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set M2_ENB__0__HSIOM_MASK, 0x000F0000
.set M2_ENB__0__HSIOM_SHIFT, 16
.set M2_ENB__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_ENB__0__INTR, CYREG_GPIO_PRT3_INTR
.set M2_ENB__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_ENB__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_ENB__0__MASK, 0x10
.set M2_ENB__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set M2_ENB__0__OUT_SEL_SHIFT, 8
.set M2_ENB__0__OUT_SEL_VAL, 0
.set M2_ENB__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_ENB__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_ENB__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_ENB__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_ENB__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_ENB__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_ENB__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_ENB__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_ENB__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_ENB__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_ENB__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_ENB__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_ENB__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_ENB__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_ENB__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_ENB__0__PC, CYREG_GPIO_PRT3_PC
.set M2_ENB__0__PC2, CYREG_GPIO_PRT3_PC2
.set M2_ENB__0__PORT, 3
.set M2_ENB__0__PS, CYREG_GPIO_PRT3_PS
.set M2_ENB__0__SHIFT, 4
.set M2_ENB__DR, CYREG_GPIO_PRT3_DR
.set M2_ENB__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_ENB__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_ENB__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_ENB__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_ENB__INTR, CYREG_GPIO_PRT3_INTR
.set M2_ENB__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_ENB__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_ENB__MASK, 0x10
.set M2_ENB__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_ENB__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_ENB__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_ENB__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_ENB__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_ENB__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_ENB__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_ENB__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_ENB__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_ENB__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_ENB__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_ENB__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_ENB__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_ENB__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_ENB__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_ENB__PC, CYREG_GPIO_PRT3_PC
.set M2_ENB__PC2, CYREG_GPIO_PRT3_PC2
.set M2_ENB__PORT, 3
.set M2_ENB__PS, CYREG_GPIO_PRT3_PS
.set M2_ENB__SHIFT, 4

/* M2_IN3 */
.set M2_IN3__0__DR, CYREG_GPIO_PRT3_DR
.set M2_IN3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_IN3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_IN3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_IN3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set M2_IN3__0__HSIOM_MASK, 0x00F00000
.set M2_IN3__0__HSIOM_SHIFT, 20
.set M2_IN3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN3__0__INTR, CYREG_GPIO_PRT3_INTR
.set M2_IN3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_IN3__0__MASK, 0x20
.set M2_IN3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_IN3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_IN3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_IN3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_IN3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_IN3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_IN3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_IN3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_IN3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_IN3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_IN3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_IN3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_IN3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_IN3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_IN3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_IN3__0__PC, CYREG_GPIO_PRT3_PC
.set M2_IN3__0__PC2, CYREG_GPIO_PRT3_PC2
.set M2_IN3__0__PORT, 3
.set M2_IN3__0__PS, CYREG_GPIO_PRT3_PS
.set M2_IN3__0__SHIFT, 5
.set M2_IN3__DR, CYREG_GPIO_PRT3_DR
.set M2_IN3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_IN3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_IN3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_IN3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN3__INTR, CYREG_GPIO_PRT3_INTR
.set M2_IN3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_IN3__MASK, 0x20
.set M2_IN3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_IN3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_IN3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_IN3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_IN3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_IN3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_IN3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_IN3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_IN3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_IN3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_IN3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_IN3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_IN3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_IN3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_IN3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_IN3__PC, CYREG_GPIO_PRT3_PC
.set M2_IN3__PC2, CYREG_GPIO_PRT3_PC2
.set M2_IN3__PORT, 3
.set M2_IN3__PS, CYREG_GPIO_PRT3_PS
.set M2_IN3__SHIFT, 5

/* M2_IN4 */
.set M2_IN4__0__DR, CYREG_GPIO_PRT3_DR
.set M2_IN4__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_IN4__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_IN4__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_IN4__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set M2_IN4__0__HSIOM_MASK, 0x0F000000
.set M2_IN4__0__HSIOM_SHIFT, 24
.set M2_IN4__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN4__0__INTR, CYREG_GPIO_PRT3_INTR
.set M2_IN4__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN4__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_IN4__0__MASK, 0x40
.set M2_IN4__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_IN4__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_IN4__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_IN4__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_IN4__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_IN4__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_IN4__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_IN4__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_IN4__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_IN4__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_IN4__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_IN4__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_IN4__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_IN4__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_IN4__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_IN4__0__PC, CYREG_GPIO_PRT3_PC
.set M2_IN4__0__PC2, CYREG_GPIO_PRT3_PC2
.set M2_IN4__0__PORT, 3
.set M2_IN4__0__PS, CYREG_GPIO_PRT3_PS
.set M2_IN4__0__SHIFT, 6
.set M2_IN4__DR, CYREG_GPIO_PRT3_DR
.set M2_IN4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set M2_IN4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set M2_IN4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set M2_IN4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN4__INTR, CYREG_GPIO_PRT3_INTR
.set M2_IN4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set M2_IN4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set M2_IN4__MASK, 0x40
.set M2_IN4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set M2_IN4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set M2_IN4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set M2_IN4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set M2_IN4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set M2_IN4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set M2_IN4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set M2_IN4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set M2_IN4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set M2_IN4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set M2_IN4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set M2_IN4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set M2_IN4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set M2_IN4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set M2_IN4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set M2_IN4__PC, CYREG_GPIO_PRT3_PC
.set M2_IN4__PC2, CYREG_GPIO_PRT3_PC2
.set M2_IN4__PORT, 3
.set M2_IN4__PS, CYREG_GPIO_PRT3_PS
.set M2_IN4__SHIFT, 6

/* M3_ENA */
.set M3_ENA__0__DR, CYREG_GPIO_PRT1_DR
.set M3_ENA__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_ENA__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_ENA__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_ENA__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set M3_ENA__0__HSIOM_MASK, 0x00000F00
.set M3_ENA__0__HSIOM_SHIFT, 8
.set M3_ENA__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_ENA__0__INTR, CYREG_GPIO_PRT1_INTR
.set M3_ENA__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_ENA__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_ENA__0__MASK, 0x04
.set M3_ENA__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set M3_ENA__0__OUT_SEL_SHIFT, 4
.set M3_ENA__0__OUT_SEL_VAL, 3
.set M3_ENA__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_ENA__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_ENA__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_ENA__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_ENA__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_ENA__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_ENA__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_ENA__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_ENA__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_ENA__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_ENA__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_ENA__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_ENA__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_ENA__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_ENA__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_ENA__0__PC, CYREG_GPIO_PRT1_PC
.set M3_ENA__0__PC2, CYREG_GPIO_PRT1_PC2
.set M3_ENA__0__PORT, 1
.set M3_ENA__0__PS, CYREG_GPIO_PRT1_PS
.set M3_ENA__0__SHIFT, 2
.set M3_ENA__DR, CYREG_GPIO_PRT1_DR
.set M3_ENA__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_ENA__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_ENA__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_ENA__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_ENA__INTR, CYREG_GPIO_PRT1_INTR
.set M3_ENA__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_ENA__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_ENA__MASK, 0x04
.set M3_ENA__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_ENA__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_ENA__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_ENA__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_ENA__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_ENA__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_ENA__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_ENA__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_ENA__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_ENA__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_ENA__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_ENA__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_ENA__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_ENA__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_ENA__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_ENA__PC, CYREG_GPIO_PRT1_PC
.set M3_ENA__PC2, CYREG_GPIO_PRT1_PC2
.set M3_ENA__PORT, 1
.set M3_ENA__PS, CYREG_GPIO_PRT1_PS
.set M3_ENA__SHIFT, 2

/* M3_IN1 */
.set M3_IN1__0__DR, CYREG_GPIO_PRT1_DR
.set M3_IN1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_IN1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_IN1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_IN1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set M3_IN1__0__HSIOM_MASK, 0x0000F000
.set M3_IN1__0__HSIOM_SHIFT, 12
.set M3_IN1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN1__0__INTR, CYREG_GPIO_PRT1_INTR
.set M3_IN1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_IN1__0__MASK, 0x08
.set M3_IN1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_IN1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_IN1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_IN1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_IN1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_IN1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_IN1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_IN1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_IN1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_IN1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_IN1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_IN1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_IN1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_IN1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_IN1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_IN1__0__PC, CYREG_GPIO_PRT1_PC
.set M3_IN1__0__PC2, CYREG_GPIO_PRT1_PC2
.set M3_IN1__0__PORT, 1
.set M3_IN1__0__PS, CYREG_GPIO_PRT1_PS
.set M3_IN1__0__SHIFT, 3
.set M3_IN1__DR, CYREG_GPIO_PRT1_DR
.set M3_IN1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_IN1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_IN1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_IN1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN1__INTR, CYREG_GPIO_PRT1_INTR
.set M3_IN1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_IN1__MASK, 0x08
.set M3_IN1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_IN1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_IN1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_IN1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_IN1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_IN1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_IN1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_IN1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_IN1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_IN1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_IN1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_IN1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_IN1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_IN1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_IN1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_IN1__PC, CYREG_GPIO_PRT1_PC
.set M3_IN1__PC2, CYREG_GPIO_PRT1_PC2
.set M3_IN1__PORT, 1
.set M3_IN1__PS, CYREG_GPIO_PRT1_PS
.set M3_IN1__SHIFT, 3

/* M3_IN2 */
.set M3_IN2__0__DR, CYREG_GPIO_PRT1_DR
.set M3_IN2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_IN2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_IN2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_IN2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set M3_IN2__0__HSIOM_MASK, 0x000F0000
.set M3_IN2__0__HSIOM_SHIFT, 16
.set M3_IN2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN2__0__INTR, CYREG_GPIO_PRT1_INTR
.set M3_IN2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_IN2__0__MASK, 0x10
.set M3_IN2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_IN2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_IN2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_IN2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_IN2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_IN2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_IN2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_IN2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_IN2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_IN2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_IN2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_IN2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_IN2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_IN2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_IN2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_IN2__0__PC, CYREG_GPIO_PRT1_PC
.set M3_IN2__0__PC2, CYREG_GPIO_PRT1_PC2
.set M3_IN2__0__PORT, 1
.set M3_IN2__0__PS, CYREG_GPIO_PRT1_PS
.set M3_IN2__0__SHIFT, 4
.set M3_IN2__DR, CYREG_GPIO_PRT1_DR
.set M3_IN2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M3_IN2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M3_IN2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M3_IN2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN2__INTR, CYREG_GPIO_PRT1_INTR
.set M3_IN2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M3_IN2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M3_IN2__MASK, 0x10
.set M3_IN2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set M3_IN2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set M3_IN2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set M3_IN2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set M3_IN2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set M3_IN2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set M3_IN2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set M3_IN2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set M3_IN2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set M3_IN2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set M3_IN2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set M3_IN2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set M3_IN2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set M3_IN2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set M3_IN2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set M3_IN2__PC, CYREG_GPIO_PRT1_PC
.set M3_IN2__PC2, CYREG_GPIO_PRT1_PC2
.set M3_IN2__PORT, 1
.set M3_IN2__PS, CYREG_GPIO_PRT1_PS
.set M3_IN2__SHIFT, 4

/* PWM_L1_PWMUDB */
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set PWM_L1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PWM_L1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set PWM_L1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_L1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set PWM_L1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_L1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_L1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_L1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_L1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set PWM_L1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PWM_L1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK0
.set PWM_L1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PWM_L1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set PWM_L1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F00
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F10
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set PWM_L1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0

/* PWM_L2_PWMUDB */
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_L2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set PWM_L2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_L2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_L2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_L2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_L2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_L2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set PWM_L2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_L2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_L2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_L2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_UDB_W8_A03
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_UDB_W8_A13
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_UDB_W8_D03
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_UDB_W8_D13
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_UDB_W8_F03
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_UDB_W8_F13
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_L2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* PWM_M1_cy_m0s8_tcpwm_1 */
.set PWM_M1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_M1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_M1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_M1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_M1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_M1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_M1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_M1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_M1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_M1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_M1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_M1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_M2_cy_m0s8_tcpwm_1 */
.set PWM_M2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_M2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_M2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_M2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_M2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_M2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_M2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_M2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_M2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_M2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_M2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_M2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_M3_cy_m0s8_tcpwm_1 */
.set PWM_M3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_M3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_M3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_M3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_M3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_M3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_M3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_M3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_M3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_M3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_M3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_M3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set Clock_2__DIV_ID, 0x00000043
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Control_LED1 */
.set Control_LED1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_LED1_Sync_ctrl_reg__0__POS, 0
.set Control_LED1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Control_LED1_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set Control_LED1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Control_LED1_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set Control_LED1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set Control_LED1_Sync_ctrl_reg__MASK, 0x01
.set Control_LED1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Control_LED1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set Control_LED1_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 1
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO, 5
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
