# FPGA Project - Phase 1

- FP-Posit Multiplication Module (Melika)
- FP-Posit Accumulator (Melika)
- FP-Posit MAC (Melika)
  
- FP-Int Multiplication Module as baseline (Hasantha)
- FP-Int Accumulator as baseline (Hasantha)
- FP-Int as baseline MAC (Hasantha)

  
- Custom IP Creation with Zynq for both FP-Posit MAC and FP-Int MAC (Melika and Hasantha)

FP-Int MAC

