#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.855     5.855
data arrival time                                                                                                                                                                                  5.855

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_14^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.855
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.906


#Path 2
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.720     5.720
data arrival time                                                                                                                                                                                  5.720

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.720
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.772


#Path 3
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.643     5.643
data arrival time                                                                                                                                                                                   5.643

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_10^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.094    -0.052
data required time                                                                                                                                                                                 -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.052
data arrival time                                                                                                                                                                                  -5.643
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -5.695


#Path 4
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_15^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_15^c_addr~0.reset[0] (matmul_4x4_systolic)                       5.467     5.467
data arrival time                                                                                                                                                                          5.467

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_15^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -5.467
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.519


#Path 5
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_15^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_15^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.443     5.443
data arrival time                                                                                                                                                                                  5.443

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_15^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.443
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.495


#Path 6
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.383     5.383
data arrival time                                                                                                                                                                                   5.383

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_10^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.094    -0.052
data required time                                                                                                                                                                                 -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.052
data arrival time                                                                                                                                                                                  -5.383
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -5.434


#Path 7
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_12^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_12^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.306     5.306
data arrival time                                                                                                                                                                                  5.306

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_12^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.306
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.358


#Path 8
Startpoint: matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~3_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n169576.in[1] (.names)                                                                     4.912     5.078
n169576.out[0] (.names)                                                                    0.235     5.313
matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE.D[0] (.latch)                         0.000     5.313
data arrival time                                                                                    5.313

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -5.313
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -5.337


#Path 9
Startpoint: matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~3_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n169646.in[1] (.names)                                                                     4.912     5.078
n169646.out[0] (.names)                                                                    0.235     5.313
matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE.D[0] (.latch)                         0.000     5.313
data arrival time                                                                                    5.313

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -5.313
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -5.337


#Path 10
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_9^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_9^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.242     5.242
data arrival time                                                                                                                                                                                  5.242

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_9^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.242
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.293


#Path 11
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                            0.000     0.000
n119696.in[2] (.names)                                                                   5.029     5.029
n119696.out[0] (.names)                                                                  0.235     5.264
matrix_multiplication^data_from_out_mat~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                  5.264

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.264
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.288


#Path 12
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119706.in[2] (.names)                                                         5.029     5.029
n119706.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_1~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 13
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119746.in[2] (.names)                                                         5.029     5.029
n119746.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_9~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_9~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 14
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119711.in[2] (.names)                                                         5.029     5.029
n119711.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_2~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_2~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 15
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119716.in[2] (.names)                                                         5.029     5.029
n119716.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_3~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_3~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 16
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119721.in[2] (.names)                                                         5.029     5.029
n119721.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_4~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_4~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 17
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119741.in[2] (.names)                                                         5.029     5.029
n119741.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_8~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_8~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 18
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119726.in[2] (.names)                                                         5.029     5.029
n119726.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_5~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_5~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 19
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119731.in[2] (.names)                                                         5.029     5.029
n119731.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_6~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_6~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 20
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_247~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119651.in[2] (.names)                                                           5.029     5.029
n119651.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_247~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_247~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 21
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_252~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119676.in[2] (.names)                                                           5.029     5.029
n119676.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_252~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_252~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 22
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119736.in[2] (.names)                                                         5.029     5.029
n119736.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_7~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_7~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 23
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_248~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119656.in[2] (.names)                                                           5.029     5.029
n119656.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_248~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_248~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 24
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n119701.in[0] (.names)                                                         5.029     5.029
n119701.out[0] (.names)                                                        0.235     5.264
matrix_multiplication^c_reg_0~36_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                        5.264

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.264
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.288


#Path 25
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_249~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119661.in[2] (.names)                                                           5.029     5.029
n119661.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_249~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_249~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 26
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119671.in[2] (.names)                                                           5.029     5.029
n119671.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_251~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_251~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 27
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_255~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119691.in[2] (.names)                                                           5.029     5.029
n119691.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_255~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_255~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 28
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_253~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119681.in[2] (.names)                                                           5.029     5.029
n119681.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_253~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_253~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 29
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_254~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119686.in[2] (.names)                                                           5.029     5.029
n119686.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_254~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_254~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 30
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_250~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n119666.in[2] (.names)                                                           5.029     5.029
n119666.out[0] (.names)                                                          0.235     5.264
matrix_multiplication^c_reg_250~35_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_250~35_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.264
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.288


#Path 31
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_14_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
input external delay                                                                                                                                                                      0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_14_10^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.232     5.232
data arrival time                                                                                                                                                                                   5.232

clock matrix_multiplication^clk (rise edge)                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_14_10^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                          -0.094    -0.052
data required time                                                                                                                                                                                 -0.052
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 -0.052
data arrival time                                                                                                                                                                                  -5.232
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                   -5.283


#Path 32
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                            0.000     0.000
n104276.in[2] (.names)                                                                   5.008     5.008
n104276.out[0] (.names)                                                                  0.235     5.243
matrix_multiplication^data_from_out_mat~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                                  5.243

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.243
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.267


#Path 33
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n137751.in[2] (.names)                                                          5.008     5.008
n137751.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_12~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_12~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 34
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_252~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104256.in[2] (.names)                                                           5.008     5.008
n104256.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_252~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_252~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 35
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137731.in[2] (.names)                                                         5.008     5.008
n137731.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_8~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_8~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 36
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_250~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137656.in[2] (.names)                                                           5.008     5.008
n137656.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_250~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_250~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 37
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n104331.in[2] (.names)                                                          5.008     5.008
n104331.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_10~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_10~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 38
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_252~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137666.in[2] (.names)                                                           5.008     5.008
n137666.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_252~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_252~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 39
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^data_from_out_mat~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                            0.000     0.000
n137686.in[2] (.names)                                                                   5.008     5.008
n137686.out[0] (.names)                                                                  0.235     5.243
matrix_multiplication^data_from_out_mat~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                                  5.243

clock matrix_multiplication^clk (rise edge)                                              0.000     0.000
clock source latency                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                              0.000     0.000
matrix_multiplication^data_from_out_mat~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.243
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.267


#Path 40
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n137741.in[2] (.names)                                                          5.008     5.008
n137741.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_10~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_10~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 41
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104251.in[2] (.names)                                                           5.008     5.008
n104251.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_251~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_251~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 42
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n137746.in[2] (.names)                                                          5.008     5.008
n137746.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_11~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_11~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 43
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_250~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104246.in[2] (.names)                                                           5.008     5.008
n104246.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_250~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_250~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 44
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_251~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137661.in[2] (.names)                                                           5.008     5.008
n137661.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_251~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_251~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 45
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104326.in[2] (.names)                                                         5.008     5.008
n104326.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_9~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_9~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 46
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_11~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n104336.in[2] (.names)                                                          5.008     5.008
n104336.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_11~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_11~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 47
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137736.in[2] (.names)                                                         5.008     5.008
n137736.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_9~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_9~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 48
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137701.in[2] (.names)                                                         5.008     5.008
n137701.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_2~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_2~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 49
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_253~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137671.in[2] (.names)                                                           5.008     5.008
n137671.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_253~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_253~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 50
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_253~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104261.in[2] (.names)                                                           5.008     5.008
n104261.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_253~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_253~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 51
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_254~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137676.in[2] (.names)                                                           5.008     5.008
n137676.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_254~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_254~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 52
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_254~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104266.in[2] (.names)                                                           5.008     5.008
n104266.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_254~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_254~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 53
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_255~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n137681.in[2] (.names)                                                           5.008     5.008
n137681.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_255~49_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_255~49_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 54
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_255~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
input external delay                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                    0.000     0.000
n104271.in[2] (.names)                                                           5.008     5.008
n104271.out[0] (.names)                                                          0.235     5.243
matrix_multiplication^c_reg_255~23_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                          5.243

clock matrix_multiplication^clk (rise edge)                                      0.000     0.000
clock source latency                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                      0.000     0.000
matrix_multiplication^c_reg_255~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                0.000     0.042
cell setup time                                                                 -0.066    -0.024
data required time                                                                        -0.024
------------------------------------------------------------------------------------------------
data required time                                                                        -0.024
data arrival time                                                                         -5.243
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -5.267


#Path 55
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104281.in[0] (.names)                                                         5.008     5.008
n104281.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_0~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 56
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137691.in[0] (.names)                                                         5.008     5.008
n137691.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_0~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_0~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 57
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104286.in[2] (.names)                                                         5.008     5.008
n104286.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_1~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 58
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_1~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137696.in[2] (.names)                                                         5.008     5.008
n137696.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_1~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_1~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 59
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104291.in[2] (.names)                                                         5.008     5.008
n104291.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_2~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_2~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 60
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104321.in[2] (.names)                                                         5.008     5.008
n104321.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_8~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_8~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 61
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104311.in[2] (.names)                                                         5.008     5.008
n104311.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_6~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_6~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 62
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_12~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
input external delay                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                   0.000     0.000
n104341.in[2] (.names)                                                          5.008     5.008
n104341.out[0] (.names)                                                         0.235     5.243
matrix_multiplication^c_reg_12~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                         5.243

clock matrix_multiplication^clk (rise edge)                                     0.000     0.000
clock source latency                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                     0.000     0.000
matrix_multiplication^c_reg_12~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                               0.000     0.042
cell setup time                                                                -0.066    -0.024
data required time                                                                       -0.024
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.024
data arrival time                                                                        -5.243
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -5.267


#Path 63
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137726.in[2] (.names)                                                         5.008     5.008
n137726.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_7~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_7~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 64
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104316.in[2] (.names)                                                         5.008     5.008
n104316.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_7~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_7~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 65
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_6~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137721.in[2] (.names)                                                         5.008     5.008
n137721.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_6~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_6~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 66
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104296.in[2] (.names)                                                         5.008     5.008
n104296.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_3~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_3~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 67
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137716.in[2] (.names)                                                         5.008     5.008
n137716.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_5~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_5~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 68
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104306.in[2] (.names)                                                         5.008     5.008
n104306.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_5~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_5~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 69
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137711.in[2] (.names)                                                         5.008     5.008
n137711.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_4~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_4~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 70
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n104301.in[2] (.names)                                                         5.008     5.008
n104301.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_4~24_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_4~24_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 71
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_3~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                  0.000     0.000
n137706.in[2] (.names)                                                         5.008     5.008
n137706.out[0] (.names)                                                        0.235     5.243
matrix_multiplication^c_reg_3~50_FF_NODE.D[0] (.latch)                         0.000     5.243
data arrival time                                                                        5.243

clock matrix_multiplication^clk (rise edge)                                    0.000     0.000
clock source latency                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                    0.000     0.000
matrix_multiplication^c_reg_3~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.066    -0.024
data required time                                                                      -0.024
----------------------------------------------------------------------------------------------
data required time                                                                      -0.024
data arrival time                                                                       -5.243
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -5.267


#Path 72
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.reset[0] (matmul_4x4_systolic)                       5.208     5.208
data arrival time                                                                                                                                                                          5.208

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_11^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -5.208
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.260


#Path 73
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_15^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_15^c_addr~0.reset[0] (matmul_4x4_systolic)                       5.185     5.185
data arrival time                                                                                                                                                                          5.185

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_15^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -5.185
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -5.236


#Path 74
Startpoint: matrix_multiplication^reset.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_6^c_addr~0.reset[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                            0.000     0.000
matrix_multiplication^reset.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_6^c_addr~0.reset[0] (matmul_4x4_systolic)                       5.169     5.169
data arrival time                                                                                                                                                                         5.169

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_6^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                -0.094    -0.052
data required time                                                                                                                                                                       -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                       -0.052
data arrival time                                                                                                                                                                        -5.169
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -5.221


#Path 75
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                     0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                    0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_14^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       5.166     5.166
data arrival time                                                                                                                                                                                  5.166

clock matrix_multiplication^clk (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_14^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                         -0.094    -0.052
data required time                                                                                                                                                                                -0.052
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                -0.052
data arrival time                                                                                                                                                                                 -5.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                  -5.218


#Path 76
Startpoint: matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~3_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n173216.in[1] (.names)                                                                     4.782     4.949
n173216.out[0] (.names)                                                                    0.235     5.184
matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE.D[0] (.latch)                         0.000     5.184
data arrival time                                                                                    5.184

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -5.184
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -5.207


#Path 77
Startpoint: matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^addr_pi_reg~3_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication^addr_pi_reg~3_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n169716.in[1] (.names)                                                                     4.782     4.949
n169716.out[0] (.names)                                                                    0.235     5.184
matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE.D[0] (.latch)                         0.000     5.184
data arrival time                                                                                    5.184

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -5.184
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -5.207


#Path 78
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 79
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 80
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~12.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~11.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~11.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 87
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 88
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~13.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~13.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~3.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                        4.740

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.740
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -5.207


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~19.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~22.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~21.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~21.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~23.we[0] (single_port_ram)                        4.740     4.740
data arrival time                                                                                                                         4.740

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_1_11.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -4.740
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -5.207


#End of timing report
