
;; Function HAL_FLASHEx_Erase (HAL_FLASHEx_Erase, funcdef_no=329, decl_uid=8829, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 37 n_edges 52 count 42 (  1.1)


HAL_FLASHEx_Erase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,9u} r1={4d,1u} r2={4d} r3={4d} r7={1d,36u} r12={6d} r13={1d,39u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={19d,16u} r101={3d} r102={1d,36u} r103={1d,35u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u,1e} r127={1d,1u} r129={1d,1u,1e} r130={1d,1u} r136={2d,10u} r137={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,3u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r185={4d,8u} r186={1d,8u} r187={1d,2u} r189={1d,1u} r191={1d,2u} r196={1d,7u} r197={1d,1u} r199={1d,1u} r203={1d,1u} r209={1d,1u} r213={1d,1u} r218={1d,1u} r219={1d,5u} r220={1d,1u} r221={1d,1u} r224={1d,1u} r225={1d,2u} r228={1d,1u} r230={1d,4u} r234={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,15u} r240={1d,1u} r243={1d,1u} r244={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r258={1d,3u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,8u} r279={1d,1u} r282={1d,1u} r283={1d,6u} r290={1d,1u} r293={1d,1u} r296={1d,10u} 
;;    total ref usage 736{387d,346u,3e} in 266{263 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 279, 280, 281, 282, 283, 284, 285, 286, 287
;;  reg->defs[] map:	0[0,7] 1[8,11] 2[12,15] 3[16,19] 7[20,20] 12[21,26] 13[27,27] 14[28,31] 15[32,34] 16[35,38] 17[39,42] 18[43,46] 19[47,50] 20[51,54] 21[55,58] 22[59,62] 23[63,66] 24[67,70] 25[71,74] 26[75,78] 27[79,82] 28[83,86] 29[87,90] 30[91,94] 31[95,98] 48[99,101] 49[102,104] 50[105,107] 51[108,110] 52[111,113] 53[114,116] 54[117,119] 55[120,122] 56[123,125] 57[126,128] 58[129,131] 59[132,134] 60[135,137] 61[138,140] 62[141,143] 63[144,146] 64[147,149] 65[150,152] 66[153,155] 67[156,158] 68[159,161] 69[162,164] 70[165,167] 71[168,170] 72[171,173] 73[174,176] 74[177,179] 75[180,182] 76[183,185] 77[186,188] 78[189,191] 79[192,194] 80[195,197] 81[198,200] 82[201,203] 83[204,206] 84[207,209] 85[210,212] 86[213,215] 87[216,218] 88[219,221] 89[222,224] 90[225,227] 91[228,230] 92[231,233] 93[234,236] 94[237,239] 95[240,242] 96[243,245] 97[246,248] 98[249,251] 99[252,254] 100[255,273] 101[274,276] 102[277,277] 103[278,278] 104[279,281] 105[282,284] 106[285,287] 114[288,288] 116[289,289] 118[290,290] 119[291,291] 120[292,292] 122[293,293] 123[294,294] 125[295,295] 126[296,296] 127[297,297] 129[298,298] 130[299,299] 136[300,301] 137[302,302] 140[303,303] 141[304,304] 143[305,305] 144[306,306] 145[307,307] 146[308,308] 147[309,309] 148[310,310] 149[311,311] 151[312,312] 152[313,313] 154[314,314] 155[315,315] 156[316,316] 157[317,317] 158[318,318] 161[319,319] 162[320,320] 163[321,321] 164[322,322] 165[323,323] 166[324,324] 167[325,325] 168[326,326] 169[327,327] 170[328,328] 171[329,329] 172[330,330] 173[331,331] 174[332,332] 176[333,333] 177[334,334] 178[335,335] 179[336,336] 180[337,337] 181[338,338] 185[339,342] 186[343,343] 187[344,344] 189[345,345] 191[346,346] 196[347,347] 197[348,348] 199[349,349] 203[350,350] 209[351,351] 213[352,352] 218[353,353] 219[354,354] 220[355,355] 221[356,356] 224[357,357] 225[358,358] 228[359,359] 230[360,360] 234[361,361] 236[362,362] 237[363,363] 238[364,364] 239[365,365] 240[366,366] 243[367,367] 244[368,368] 250[369,369] 251[370,370] 252[371,371] 258[372,372] 260[373,373] 262[374,374] 263[375,375] 264[376,376] 268[377,377] 269[378,378] 270[379,379] 271[380,380] 279[381,381] 282[382,382] 283[383,383] 290[384,384] 293[385,385] 296[386,386] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d11(1){ }d15(2){ }d19(3){ }d20(7){ }d27(13){ }d31(14){ }d38(16){ }d42(17){ }d46(18){ }d50(19){ }d54(20){ }d58(21){ }d62(22){ }d66(23){ }d70(24){ }d74(25){ }d78(26){ }d82(27){ }d86(28){ }d90(29){ }d94(30){ }d98(31){ }d277(102){ }d278(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[7],1[11],2[15],3[19],7[20],13[27],14[31],16[38],17[42],18[46],19[50],20[54],21[58],22[62],23[66],24[70],25[74],26[78],27[82],28[86],29[90],30[94],31[98],102[277],103[278]
;; rd  kill	(92) 0[0,1,2,3,4,5,6,7],1[8,9,10,11],2[12,13,14,15],3[16,17,18,19],7[20],13[27],14[28,29,30,31],16[35,36,37,38],17[39,40,41,42],18[43,44,45,46],19[47,48,49,50],20[51,52,53,54],21[55,56,57,58],22[59,60,61,62],23[63,64,65,66],24[67,68,69,70],25[71,72,73,74],26[75,76,77,78],27[79,80,81,82],28[83,84,85,86],29[87,88,89,90],30[91,92,93,94],31[95,96,97,98],102[277],103[278]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[7],1[11],7[20],13[27],102[277],103[278]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 35 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d20(bb 0 insn -1) }u1(13){ d27(bb 0 insn -1) }u2(102){ d277(bb 0 insn -1) }u3(103){ d278(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 186 187 189 296
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 186 187 189 296
;; live  kill	
;; rd  in  	(6) 0[7],1[11],7[20],13[27],102[277],103[278]
;; rd  gen 	(5) 100[273],186[343],187[344],189[345],296[386]
;; rd  kill	(23) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],186[343],187[344],189[345],296[386]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; rd  out 	(7) 7[20],13[27],102[277],103[278],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 2 )->[3]->( 4 34 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d20(bb 0 insn -1) }u10(13){ d27(bb 0 insn -1) }u11(102){ d277(bb 0 insn -1) }u12(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 185 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187 296
;; live  gen 	 0 [r0] 100 [cc] 185 191
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[20],13[27],102[277],103[278],186[343],187[344],296[386]
;; rd  gen 	(4) 0[5],100[271],185[340],191[346]
;; rd  kill	(36) 0[0,1,2,3,4,5,6,7],14[28,29,30,31],100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],185[339,340,341,342],191[346]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; rd  out 	(9) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 3 )->[4]->( 5 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d20(bb 0 insn -1) }u22(13){ d27(bb 0 insn -1) }u23(102){ d277(bb 0 insn -1) }u24(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  def 	 100 [cc] 114 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  gen 	 100 [cc] 114 196 197
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],296[386]
;; rd  gen 	(4) 100[270],114[288],196[347],197[348]
;; rd  kill	(22) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],114[288],196[347],197[348]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; rd  out 	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(7){ d20(bb 0 insn -1) }u32(13){ d27(bb 0 insn -1) }u33(102){ d277(bb 0 insn -1) }u34(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 100 [cc] 116 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  gen 	 100 [cc] 116 199
;; live  kill	
;; rd  in  	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;; rd  gen 	(3) 100[269],116[289],199[349]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],116[289],199[349]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 196 296
;; rd  out 	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ d20(bb 0 insn -1) }u40(13){ d27(bb 0 insn -1) }u41(102){ d277(bb 0 insn -1) }u42(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 296
;; lr  def 	 118 119 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 118 119 203
;; live  kill	
;; rd  in  	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;; rd  gen 	(3) 118[290],119[291],203[350]
;; rd  kill	(3) 118[290],119[291],203[350]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 5 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ d20(bb 0 insn -1) }u50(13){ d27(bb 0 insn -1) }u51(102){ d277(bb 0 insn -1) }u52(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 296
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 191 296
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 4 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ d20(bb 0 insn -1) }u56(13){ d27(bb 0 insn -1) }u57(102){ d277(bb 0 insn -1) }u58(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 100 [cc] 120 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 100 [cc] 120 209
;; live  kill	
;; rd  in  	(10) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],191[346],196[347],296[386]
;; rd  gen 	(3) 100[268],120[292],209[351]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],120[292],209[351]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; rd  out 	(9) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],196[347],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ d20(bb 0 insn -1) }u64(13){ d27(bb 0 insn -1) }u65(102){ d277(bb 0 insn -1) }u66(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 296
;; lr  def 	 122 123 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 196 296
;; live  gen 	 122 123 213
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],196[347],296[386]
;; rd  gen 	(3) 122[293],123[294],213[352]
;; rd  kill	(3) 122[293],123[294],213[352]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ d20(bb 0 insn -1) }u74(13){ d27(bb 0 insn -1) }u75(102){ d277(bb 0 insn -1) }u76(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],196[347],296[386]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 7 9 10 6 )->[11]->( 12 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u79(7){ d20(bb 0 insn -1) }u80(13){ d27(bb 0 insn -1) }u81(102){ d277(bb 0 insn -1) }u82(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	 100 [cc] 218
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;; rd  gen 	(2) 100[267],218[353]
;; rd  kill	(20) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],218[353]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 11 )->[12]->( 13 17 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u86(7){ d20(bb 0 insn -1) }u87(13){ d27(bb 0 insn -1) }u88(102){ d277(bb 0 insn -1) }u89(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 137 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 296
;; live  gen 	 100 [cc] 137 219 220
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;; rd  gen 	(4) 100[266],137[302],219[354],220[355]
;; rd  kill	(22) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],137[302],219[354],220[355]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; rd  out 	(7) 7[20],13[27],102[277],103[278],186[343],219[354],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(7){ d20(bb 0 insn -1) }u96(13){ d27(bb 0 insn -1) }u97(102){ d277(bb 0 insn -1) }u98(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 125 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 219 296
;; live  gen 	 100 [cc] 125 221
;; live  kill	
;; rd  in  	(7) 7[20],13[27],102[277],103[278],186[343],219[354],296[386]
;; rd  gen 	(3) 100[265],125[295],221[356]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],125[295],221[356]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; rd  out 	(7) 7[20],13[27],102[277],103[278],125[295],219[354],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u103(7){ d20(bb 0 insn -1) }u104(13){ d27(bb 0 insn -1) }u105(102){ d277(bb 0 insn -1) }u106(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 219 296
;; live  gen 	 140 141
;; live  kill	
;; rd  in  	(7) 7[20],13[27],102[277],103[278],125[295],219[354],296[386]
;; rd  gen 	(2) 140[303],141[304]
;; rd  kill	(2) 140[303],141[304]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; rd  out 	(6) 7[20],13[27],102[277],103[278],125[295],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 14 13 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u111(7){ d20(bb 0 insn -1) }u112(13){ d27(bb 0 insn -1) }u113(102){ d277(bb 0 insn -1) }u114(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc] 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 296
;; live  gen 	 100 [cc] 224
;; live  kill	
;; rd  in  	(7) 7[20],13[27],102[277],103[278],125[295],219[354],296[386]
;; rd  gen 	(2) 100[264],224[357]
;; rd  kill	(20) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],224[357]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; rd  out 	(5) 7[20],13[27],102[277],103[278],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 15 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u118(7){ d20(bb 0 insn -1) }u119(13){ d27(bb 0 insn -1) }u120(102){ d277(bb 0 insn -1) }u121(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143 144 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  gen 	 143 144 225
;; live  kill	
;; rd  in  	(5) 7[20],13[27],102[277],103[278],296[386]
;; rd  gen 	(3) 143[305],144[306],225[358]
;; rd  kill	(3) 143[305],144[306],225[358]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; rd  out 	(5) 7[20],13[27],102[277],103[278],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 12 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u126(7){ d20(bb 0 insn -1) }u127(13){ d27(bb 0 insn -1) }u128(102){ d277(bb 0 insn -1) }u129(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 145 146 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 296
;; live  gen 	 145 146 228
;; live  kill	
;; rd  in  	(7) 7[20],13[27],102[277],103[278],186[343],219[354],296[386]
;; rd  gen 	(3) 145[307],146[308],228[359]
;; rd  kill	(3) 145[307],146[308],228[359]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; rd  out 	(5) 7[20],13[27],102[277],103[278],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 17 16 15 )->[18]->( 29 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(7){ d20(bb 0 insn -1) }u137(13){ d27(bb 0 insn -1) }u138(102){ d277(bb 0 insn -1) }u139(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 127 147 148 185 230 234
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; live  gen 	 0 [r0] 126 127 147 148 185 230 234
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[20],13[27],102[277],103[278],296[386]
;; rd  gen 	(8) 0[3],126[296],127[297],147[309],148[310],185[339],230[360],234[361]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7],14[28,29,30,31],126[296],127[297],147[309],148[310],185[339,340,341,342],230[360],234[361]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; rd  out 	(6) 7[20],13[27],102[277],103[278],185[339],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 11 )->[19]->( 20 29 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u154(7){ d20(bb 0 insn -1) }u155(13){ d27(bb 0 insn -1) }u156(102){ d277(bb 0 insn -1) }u157(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186 187
;; lr  def 	 100 [cc] 136 236 237 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 186 187 296
;; live  gen 	 100 [cc] 136 236 237 238
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[340],186[343],187[344],296[386]
;; rd  gen 	(5) 100[262],136[301],236[362],237[363],238[364]
;; rd  kill	(24) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],136[300,301],236[362],237[363],238[364]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; rd  out 	(9) 7[20],13[27],102[277],103[278],136[301],185[340],186[343],187[344],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ d20(bb 0 insn -1) }u169(13){ d27(bb 0 insn -1) }u170(102){ d277(bb 0 insn -1) }u171(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 239 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 296
;; live  gen 	 239 260
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],136[301],185[340],186[343],187[344],296[386]
;; rd  gen 	(2) 239[365],260[373]
;; rd  kill	(2) 239[365],260[373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(11) 7[20],13[27],102[277],103[278],136[301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 20 28 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u172(7){ d20(bb 0 insn -1) }u173(13){ d27(bb 0 insn -1) }u174(102){ d277(bb 0 insn -1) }u175(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 100 [cc] 149 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 149 240
;; live  kill	
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(3) 100[261],149[311],240[366]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],149[311],240[366]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 21 )->[22]->( 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ d20(bb 0 insn -1) }u183(13){ d27(bb 0 insn -1) }u184(102){ d277(bb 0 insn -1) }u185(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 151 152
;; live  kill	
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(2) 151[312],152[313]
;; rd  kill	(2) 151[312],152[313]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ d20(bb 0 insn -1) }u191(13){ d27(bb 0 insn -1) }u192(102){ d277(bb 0 insn -1) }u193(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 243 244
;; live  kill	
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(3) 100[260],243[367],244[368]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],243[367],244[368]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u198(7){ d20(bb 0 insn -1) }u199(13){ d27(bb 0 insn -1) }u200(102){ d277(bb 0 insn -1) }u201(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 154 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 154 155
;; live  kill	
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(2) 154[314],155[315]
;; rd  kill	(2) 154[314],155[315]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u206(7){ d20(bb 0 insn -1) }u207(13){ d27(bb 0 insn -1) }u208(102){ d277(bb 0 insn -1) }u209(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 239
;; lr  def 	 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 156 157
;; live  kill	
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(2) 156[316],157[317]
;; rd  kill	(2) 156[316],157[317]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 22 24 25 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u214(7){ d20(bb 0 insn -1) }u215(13){ d27(bb 0 insn -1) }u216(102){ d277(bb 0 insn -1) }u217(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 239 260
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130 158 161 162 163 164 165 250 251 252 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 0 [r0] 100 [cc] 129 130 158 161 162 163 164 165 250 251 252 258
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(12) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(14) 0[2],100[255],129[298],130[299],158[318],161[319],162[320],163[321],164[322],165[323],250[369],251[370],252[371],258[372]
;; rd  kill	(43) 0[0,1,2,3,4,5,6,7],14[28,29,30,31],100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],129[298],130[299],158[318],161[319],162[320],163[321],164[322],165[323],250[369],251[370],252[371],258[372]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 258 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 258 260 296
;; rd  out 	(13) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],258[372],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u246(7){ d20(bb 0 insn -1) }u247(13){ d27(bb 0 insn -1) }u248(102){ d277(bb 0 insn -1) }u249(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 187 258 296
;; live  gen 	 185
;; live  kill	
;; rd  in  	(13) 7[20],13[27],102[277],103[278],136[300,301],185[340],186[343],187[344],239[365],258[372],260[373],296[386]
;; rd  gen 	(1) 185[341]
;; rd  kill	(4) 185[339,340,341,342]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; rd  out 	(6) 7[20],13[27],102[277],103[278],185[341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 26 )->[28]->( 21 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u253(7){ d20(bb 0 insn -1) }u254(13){ d27(bb 0 insn -1) }u255(102){ d277(bb 0 insn -1) }u256(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 186
;; lr  def 	 100 [cc] 136 262 263 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  gen 	 100 [cc] 136 262 263 264
;; live  kill	
;; rd  in  	(26) 0[2],7[20],13[27],100[255],102[277],103[278],129[298],130[299],136[300,301],158[318],161[319],162[320],163[321],164[322],165[323],185[340],186[343],187[344],239[365],250[369],251[370],252[371],258[372],260[373],296[386]
;; rd  gen 	(5) 100[258],136[300],262[374],263[375],264[376]
;; rd  kill	(24) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],136[300,301],262[374],263[375],264[376]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 185 186 187 239 260 296
;; rd  out 	(11) 7[20],13[27],102[277],103[278],136[300],185[340],186[343],187[344],239[365],260[373],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 18 27 28 19 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u266(7){ d20(bb 0 insn -1) }u267(13){ d27(bb 0 insn -1) }u268(102){ d277(bb 0 insn -1) }u269(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 100 [cc] 166 268 269 270
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 100 [cc] 166 268 269 270
;; live  kill	
;; rd  in  	(14) 7[20],13[27],102[277],103[278],136[300,301],185[339,340,341],186[343],187[344],239[365],260[373],296[386]
;; rd  gen 	(5) 100[257],166[324],268[377],269[378],270[379]
;; rd  kill	(23) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],166[324],268[377],269[378],270[379]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; rd  out 	(9) 7[20],13[27],102[277],103[278],166[324],185[339,340,341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 29 )->[30]->( 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u278(7){ d20(bb 0 insn -1) }u279(13){ d27(bb 0 insn -1) }u280(102){ d277(bb 0 insn -1) }u281(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 167 168 169 170 171 172 173 174 271
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  gen 	 167 168 169 170 171 172 173 174 271
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],166[324],185[339,340,341],296[386]
;; rd  gen 	(9) 167[325],168[326],169[327],170[328],171[329],172[330],173[331],174[332],271[380]
;; rd  kill	(9) 167[325],168[326],169[327],170[328],171[329],172[330],173[331],174[332],271[380]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; rd  out 	(9) 7[20],13[27],102[277],103[278],166[324],185[339,340,341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 30 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(7){ d20(bb 0 insn -1) }u299(13){ d27(bb 0 insn -1) }u300(102){ d277(bb 0 insn -1) }u301(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  def 	 100 [cc] 279 282
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 185 296
;; live  gen 	 100 [cc] 279 282
;; live  kill	
;; rd  in  	(9) 7[20],13[27],102[277],103[278],166[324],185[339,340,341],296[386]
;; rd  gen 	(3) 100[256],279[381],282[382]
;; rd  kill	(21) 100[255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273],279[381],282[382]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[339,340,341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u306(7){ d20(bb 0 insn -1) }u307(13){ d27(bb 0 insn -1) }u308(102){ d277(bb 0 insn -1) }u309(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 176 177 178 179 180 181 283
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 176 177 178 179 180 181 283
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[339,340,341],296[386]
;; rd  gen 	(7) 176[333],177[334],178[335],179[336],180[337],181[338],283[383]
;; rd  kill	(7) 176[333],177[334],178[335],179[336],180[337],181[338],283[383]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[339,340,341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 32 31 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u322(7){ d20(bb 0 insn -1) }u323(13){ d27(bb 0 insn -1) }u324(102){ d277(bb 0 insn -1) }u325(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 290
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 290
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[339,340,341],296[386]
;; rd  gen 	(1) 290[384]
;; rd  kill	(1) 290[384]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; rd  out 	(8) 7[20],13[27],102[277],103[278],185[339,340,341],296[386]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 33 3 )->[34]->( 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u328(7){ d20(bb 0 insn -1) }u329(13){ d27(bb 0 insn -1) }u330(102){ d277(bb 0 insn -1) }u331(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 296
;; lr  def 	 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 296
;; live  gen 	 293
;; live  kill	
;; rd  in  	(11) 7[20],13[27],102[277],103[278],185[339,340,341],186[343],187[344],191[346],296[386]
;; rd  gen 	(1) 293[385]
;; rd  kill	(1) 293[385]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; rd  out 	(7) 7[20],13[27],102[277],103[278],185[339,340,341]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 2 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u335(7){ d20(bb 0 insn -1) }u336(13){ d27(bb 0 insn -1) }u337(102){ d277(bb 0 insn -1) }u338(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 185
;; live  kill	
;; rd  in  	(7) 7[20],13[27],102[277],103[278],186[343],187[344],296[386]
;; rd  gen 	(1) 185[342]
;; rd  kill	(4) 185[339,340,341,342]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; rd  out 	(5) 7[20],13[27],102[277],103[278],185[342]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 35 34 )->[36]->( 1 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u339(7){ d20(bb 0 insn -1) }u340(13){ d27(bb 0 insn -1) }u341(102){ d277(bb 0 insn -1) }u342(103){ d278(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[20],13[27],102[277],103[278],185[339,340,341,342]
;; rd  gen 	(1) 0[1]
;; rd  kill	(8) 0[0,1,2,3,4,5,6,7]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[20],13[27],102[277],103[278]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }
;;   reg 103 { d278(bb 0 insn -1) }

( 36 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u345(0){ d1(bb 36 insn 409) }u346(7){ d20(bb 0 insn -1) }u347(13){ d27(bb 0 insn -1) }u348(102){ d277(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[1],7[20],13[27],102[277],103[278]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d1(bb 36 insn 409) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 13 { d27(bb 0 insn -1) }
;;   reg 102 { d277(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 63 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 72 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
  Adding insn 86 to worklist
  Adding insn 103 to worklist
  Adding insn 109 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 127 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
  Adding insn 140 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 158 to worklist
  Adding insn 154 to worklist
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 170 to worklist
  Adding insn 166 to worklist
  Adding insn 163 to worklist
  Adding insn 196 to worklist
  Adding insn 187 to worklist
  Adding insn 211 to worklist
  Adding insn 208 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 228 to worklist
  Adding insn 235 to worklist
  Adding insn 232 to worklist
  Adding insn 245 to worklist
  Adding insn 242 to worklist
  Adding insn 286 to worklist
  Adding insn 283 to worklist
  Adding insn 279 to worklist
  Adding insn 273 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 262 to worklist
  Adding insn 259 to worklist
  Adding insn 256 to worklist
  Adding insn 250 to worklist
  Adding insn 289 to worklist
  Adding insn 305 to worklist
  Adding insn 324 to worklist
  Adding insn 316 to worklist
  Adding insn 351 to worklist
  Adding insn 348 to worklist
  Adding insn 344 to worklist
  Adding insn 341 to worklist
  Adding insn 338 to worklist
  Adding insn 335 to worklist
  Adding insn 331 to worklist
  Adding insn 328 to worklist
  Adding insn 362 to worklist
  Adding insn 383 to worklist
  Adding insn 380 to worklist
  Adding insn 376 to worklist
  Adding insn 373 to worklist
  Adding insn 370 to worklist
  Adding insn 367 to worklist
  Adding insn 390 to worklist
  Adding insn 400 to worklist
  Adding insn 410 to worklist
Finished finding needed instructions:
  Adding insn 409 to worklist
Processing use of (reg 185 [ <retval> ]) in insn 409:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 28 to worklist
  Adding insn 171 to worklist
Processing use of (reg 0 r0) in insn 171:
Processing use of (reg 0 r0) in insn 28:
Processing use of (reg 258) in insn 5:
  Adding insn 274 to worklist
Processing use of (reg 0 r0) in insn 274:
Processing use of (reg 0 r0) in insn 410:
Processing use of (subreg (reg 293) 0) in insn 400:
  Adding insn 398 to worklist
Processing use of (reg 296) in insn 400:
  Adding insn 14 to worklist
Processing use of (subreg (reg 290) 0) in insn 390:
  Adding insn 388 to worklist
Processing use of (reg 296) in insn 390:
Processing use of (reg 283) in insn 367:
  Adding insn 366 to worklist
Processing use of (reg 177 [ _102 ]) in insn 370:
  Adding insn 368 to worklist
Processing use of (reg 283) in insn 370:
Processing use of (reg 176 [ _101 ]) in insn 368:
Processing use of (reg 283) in insn 373:
Processing use of (reg 179 [ _104 ]) in insn 376:
  Adding insn 374 to worklist
Processing use of (reg 283) in insn 376:
Processing use of (reg 178 [ _103 ]) in insn 374:
Processing use of (reg 283) in insn 380:
Processing use of (reg 181 [ _106 ]) in insn 383:
  Adding insn 381 to worklist
Processing use of (reg 283) in insn 383:
Processing use of (reg 180 [ _105 ]) in insn 381:
Processing use of (reg 100 cc) in insn 362:
  Adding insn 361 to worklist
Processing use of (reg 282) in insn 361:
  Adding insn 360 to worklist
Processing use of (subreg (reg 279) 0) in insn 360:
  Adding insn 355 to worklist
Processing use of (reg 166 [ cache ]) in insn 355:
  Adding insn 318 to worklist
Processing use of (subreg (reg 268 [ pFlash.CacheToReactivate ]) 0) in insn 318:
Processing use of (reg 271) in insn 328:
  Adding insn 327 to worklist
Processing use of (reg 168 [ _93 ]) in insn 331:
  Adding insn 329 to worklist
Processing use of (reg 271) in insn 331:
Processing use of (reg 167 [ _92 ]) in insn 329:
Processing use of (reg 271) in insn 335:
Processing use of (reg 170 [ _95 ]) in insn 338:
  Adding insn 336 to worklist
Processing use of (reg 271) in insn 338:
Processing use of (reg 169 [ _94 ]) in insn 336:
Processing use of (reg 271) in insn 341:
Processing use of (reg 172 [ _97 ]) in insn 344:
  Adding insn 342 to worklist
Processing use of (reg 271) in insn 344:
Processing use of (reg 171 [ _96 ]) in insn 342:
Processing use of (reg 271) in insn 348:
Processing use of (reg 174 [ _99 ]) in insn 351:
  Adding insn 349 to worklist
Processing use of (reg 271) in insn 351:
Processing use of (reg 173 [ _98 ]) in insn 349:
Processing use of (reg 296) in insn 316:
Processing use of (reg 100 cc) in insn 324:
  Adding insn 323 to worklist
Processing use of (reg 270) in insn 323:
  Adding insn 322 to worklist
Processing use of (subreg (reg 269) 0) in insn 322:
  Adding insn 321 to worklist
Processing use of (reg 166 [ cache ]) in insn 321:
Processing use of (reg 100 cc) in insn 305:
  Adding insn 304 to worklist
Processing use of (reg 136 [ page_index ]) in insn 304:
  Adding insn 296 to worklist
Processing use of (reg 262) in insn 304:
  Adding insn 303 to worklist
Processing use of (reg 263 [ pEraseInit_45(D)->Page ]) in insn 303:
  Adding insn 301 to worklist
Processing use of (reg 264 [ pEraseInit_45(D)->NbPages ]) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 302:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 186 [ pEraseInit ]) in insn 301:
Processing use of (reg 136 [ page_index ]) in insn 296:
  Adding insn 189 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 189:
Processing use of (reg 136 [ page_index ]) in insn 289:
Processing use of (reg 187 [ PageError ]) in insn 289:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 239) in insn 250:
  Adding insn 207 to worklist
Processing use of (reg 161 [ _86 ]) in insn 256:
  Adding insn 254 to worklist
Processing use of (reg 239) in insn 256:
Processing use of (reg 251) in insn 254:
  Adding insn 252 to worklist
Processing use of (reg 252) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 158 [ _82 ]) in insn 253:
Processing use of (reg 250) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 136 [ page_index ]) in insn 251:
Processing use of (reg 239) in insn 259:
Processing use of (reg 163 [ _88 ]) in insn 262:
  Adding insn 260 to worklist
Processing use of (reg 239) in insn 262:
Processing use of (reg 162 [ _87 ]) in insn 260:
Processing use of (reg 239) in insn 265:
Processing use of (reg 165 [ _90 ]) in insn 268:
  Adding insn 266 to worklist
Processing use of (reg 239) in insn 268:
Processing use of (reg 164 [ _89 ]) in insn 266:
Processing use of (reg 13 sp) in insn 273:
Processing use of (reg 0 r0) in insn 273:
  Adding insn 456 to worklist
Processing use of (reg 239) in insn 279:
Processing use of (reg 130 [ _20 ]) in insn 283:
  Adding insn 281 to worklist
Processing use of (reg 239) in insn 283:
Processing use of (reg 129 [ _19 ]) in insn 281:
Processing use of (reg 260) in insn 281:
  Adding insn 280 to worklist
Processing use of (reg 100 cc) in insn 286:
  Adding insn 285 to worklist
Processing use of (reg 258) in insn 285:
Processing use of (reg 239) in insn 242:
Processing use of (reg 157 [ _81 ]) in insn 245:
  Adding insn 243 to worklist
Processing use of (reg 239) in insn 245:
Processing use of (reg 156 [ _80 ]) in insn 243:
Processing use of (reg 239) in insn 232:
Processing use of (reg 155 [ _79 ]) in insn 235:
  Adding insn 233 to worklist
Processing use of (reg 239) in insn 235:
Processing use of (reg 154 [ _78 ]) in insn 233:
Processing use of (reg 100 cc) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 243) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 244 [ pEraseInit_45(D)->Banks ]) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 225:
Processing use of (reg 239) in insn 215:
Processing use of (reg 152 [ _76 ]) in insn 218:
  Adding insn 216 to worklist
Processing use of (reg 239) in insn 218:
Processing use of (reg 151 [ _75 ]) in insn 216:
Processing use of (reg 239) in insn 208:
Processing use of (reg 100 cc) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 240) in insn 210:
  Adding insn 209 to worklist
Processing use of (reg 149 [ _73 ]) in insn 209:
Processing use of (reg 187 [ PageError ]) in insn 187:
Processing use of (reg 236) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 100 cc) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 136 [ page_index ]) in insn 195:
Processing use of (reg 237) in insn 195:
  Adding insn 194 to worklist
Processing use of (reg 136 [ page_index ]) in insn 194:
Processing use of (reg 238 [ pEraseInit_45(D)->NbPages ]) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 193:
Processing use of (reg 230) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 148 [ _72 ]) in insn 166:
  Adding insn 164 to worklist
Processing use of (reg 230) in insn 166:
Processing use of (reg 147 [ _71 ]) in insn 164:
Processing use of (reg 13 sp) in insn 170:
Processing use of (reg 0 r0) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 230) in insn 176:
Processing use of (reg 127 [ _17 ]) in insn 180:
  Adding insn 178 to worklist
Processing use of (reg 230) in insn 180:
Processing use of (reg 126 [ _16 ]) in insn 178:
Processing use of (reg 234) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 219) in insn 154:
  Adding insn 116 to worklist
Processing use of (reg 146 [ _70 ]) in insn 158:
  Adding insn 156 to worklist
Processing use of (reg 219) in insn 158:
Processing use of (reg 145 [ _69 ]) in insn 156:
Processing use of (reg 228) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 225) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 144 [ _68 ]) in insn 147:
  Adding insn 145 to worklist
Processing use of (reg 225) in insn 147:
Processing use of (reg 143 [ _67 ]) in insn 145:
Processing use of (reg 100 cc) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 224) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 125 [ _15 ]) in insn 138:
  Adding insn 122 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 122:
Processing use of (reg 219) in insn 131:
Processing use of (reg 141 [ _65 ]) in insn 134:
  Adding insn 132 to worklist
Processing use of (reg 219) in insn 134:
Processing use of (reg 140 [ _64 ]) in insn 132:
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 221) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 125 [ _15 ]) in insn 125:
Processing use of (reg 219) in insn 117:
Processing use of (reg 100 cc) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 220) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 137 [ _61 ]) in insn 118:
Processing use of (reg 100 cc) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 218 [ pEraseInit_45(D)->TypeErase ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 186 [ pEraseInit ]) in insn 107:
Processing use of (subreg (reg 185 [ <retval> ]) 0) in insn 103:
Processing use of (reg 296) in insn 103:
Processing use of (reg 196) in insn 86:
  Adding insn 40 to worklist
Processing use of (reg 123 [ _13 ]) in insn 89:
  Adding insn 87 to worklist
Processing use of (reg 196) in insn 89:
Processing use of (reg 122 [ _12 ]) in insn 87:
Processing use of (subreg (reg 213) 0) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 296) in insn 94:
Processing use of (reg 196) in insn 79:
Processing use of (reg 100 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 209) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 120 [ _10 ]) in insn 80:
Processing use of (subreg (reg 191) 0) in insn 72:
  Adding insn 21 to worklist
Processing use of (reg 296) in insn 72:
Processing use of (reg 196) in insn 55:
Processing use of (reg 119 [ _8 ]) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 196) in insn 58:
Processing use of (reg 118 [ _7 ]) in insn 56:
Processing use of (subreg (reg 203) 0) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 296) in insn 63:
Processing use of (reg 196) in insn 48:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 199) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 116 [ _5 ]) in insn 49:
Processing use of (reg 185 [ <retval> ]) in insn 38:
Processing use of (reg 296) in insn 38:
Processing use of (reg 196) in insn 41:
Processing use of (reg 100 cc) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 197) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 114 [ _3 ]) in insn 42:
Processing use of (subreg (reg 191) 0) in insn 23:
Processing use of (reg 296) in insn 23:
Processing use of (reg 13 sp) in insn 27:
Processing use of (reg 0 r0) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 185 [ <retval> ]) in insn 32:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 189 [ pFlash.Lock ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 296) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_Erase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,9u} r1={4d,1u} r2={4d} r3={4d} r7={1d,36u} r12={6d} r13={1d,39u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={19d,16u} r101={3d} r102={1d,36u} r103={1d,35u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,2u} r126={1d,1u,1e} r127={1d,1u} r129={1d,1u,1e} r130={1d,1u} r136={2d,10u} r137={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,3u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r185={4d,8u} r186={1d,8u} r187={1d,2u} r189={1d,1u} r191={1d,2u} r196={1d,7u} r197={1d,1u} r199={1d,1u} r203={1d,1u} r209={1d,1u} r213={1d,1u} r218={1d,1u} r219={1d,5u} r220={1d,1u} r221={1d,1u} r224={1d,1u} r225={1d,2u} r228={1d,1u} r230={1d,4u} r234={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,15u} r240={1d,1u} r243={1d,1u} r244={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r258={1d,3u} r260={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,8u} r279={1d,1u} r282={1d,1u} r283={1d,6u} r290={1d,1u} r293={1d,1u} r296={1d,10u} 
;;    total ref usage 736{387d,346u,3e} in 266{263 regular + 3 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 186 [ pEraseInit ])
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 187 [ PageError ])
        (reg:SI 1 r1 [ PageError ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":139:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PageError ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":140:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":141:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":144:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 296)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 189 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 189 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ pFlash.Lock ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 415)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 415)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(insn 21 19 23 3 (set (reg:SI 191)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 21 24 3 (set (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:3 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 27 26 28 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 28 27 30 3 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 30 28 31 3 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":150:12 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 185 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 391)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":152:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 391)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":154:5 -1
     (nil))
(insn 38 35 39 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 296)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg/v:SI 185 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":154:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 196)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (reg:SI 197)
        (and:SI (reg:SI 114 [ _3 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 43 42 44 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":157:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 75)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:7 -1
     (nil))
(insn 48 46 49 5 (set (reg:SI 116 [ _5 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg:SI 199)
        (and:SI (reg:SI 116 [ _5 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":159:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 52 51 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 -1
     (nil))
(insn 55 53 56 6 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 6 (set (reg:SI 119 [ _8 ])
        (and:SI (reg:SI 118 [ _7 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 58 56 59 6 (set (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(debug_insn 59 58 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:9 -1
     (nil))
(insn 61 59 63 6 (set (reg:SI 203)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 61 66 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 203) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":163:34 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
      ; pc falls through to BB 11
(code_label 66 63 67 7 5 (nil) [1 uses])
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":167:9 -1
     (nil))
(insn 72 68 75 7 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 191) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":167:34 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
      ; pc falls through to BB 11
(code_label 75 72 76 8 4 (nil) [1 uses])
(note 76 75 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:10 -1
     (nil))
(insn 79 77 80 8 (set (reg:SI 120 [ _10 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 8 (set (reg:SI 209)
        (and:SI (reg:SI 120 [ _10 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
        (nil)))
(insn 81 80 82 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
(jump_insn 82 81 83 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":170:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 97)
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 -1
     (nil))
(insn 86 84 87 9 (set (reg:SI 122 [ _12 ])
        (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 89 9 (set (reg:SI 123 [ _13 ])
        (and:SI (reg:SI 122 [ _12 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _12 ])
        (nil)))
(insn 89 87 90 9 (set (mem/v:SI (reg/f:SI 196) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":173:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_DEAD (reg:SI 123 [ _13 ])
            (nil))))
(debug_insn 90 89 92 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:7 -1
     (nil))
(insn 92 90 94 9 (set (reg:SI 213)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 97 9 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 213) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":174:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
      ; pc falls through to BB 11
(code_label 97 94 98 10 7 (nil) [1 uses])
(note 98 97 99 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 103 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":178:7 -1
     (nil))
(insn 103 99 104 10 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":178:32 263 {*arm_movqi_insn}
     (nil))
(code_label 104 103 105 11 6 (nil) [0 uses])
(note 105 104 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:5 -1
     (nil))
(insn 107 106 108 11 (set (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
        (mem:SI (reg/v/f:SI 186 [ pEraseInit ]) [1 pEraseInit_45(D)->TypeErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ pEraseInit_45(D)->TypeErase ])
        (nil)))
(jump_insn 109 108 110 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":181:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 183)
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 112 111 113 12 (var_location:SI D#3 (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
            (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 113 112 114 12 (var_location:SI Banks (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 114 113 115 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":533:13 -1
     (nil))
(debug_insn 115 114 116 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:3 -1
     (nil))
(insn 116 115 117 12 (set (reg/f:SI 219)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 12 (set (reg:SI 137 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 12 (set (reg:SI 220)
        (and:SI (reg:SI 137 [ _61 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
        (nil)))
(insn 119 118 120 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 120 119 121 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 150)
(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 13 (set (reg:SI 125 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 186 [ pEraseInit ])
        (nil)))
(debug_insn 123 122 124 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":540:5 -1
     (nil))
(debug_insn 124 123 125 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:5 -1
     (nil))
(insn 125 124 126 13 (set (reg:SI 221)
        (and:SI (reg:SI 125 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:16 90 {*arm_andsi3_insn}
     (nil))
(insn 126 125 127 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(jump_insn 127 126 128 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 135)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 135)
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 131 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 -1
     (nil))
(insn 131 129 132 14 (set (reg:SI 140 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 14 (set (reg:SI 141 [ _65 ])
        (ior:SI (reg:SI 140 [ _64 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _64 ])
        (nil)))
(insn 134 132 135 14 (set (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 141 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (expr_list:REG_DEAD (reg:SI 141 [ _65 ])
            (nil))))
(code_label 135 134 136 15 10 (nil) [1 uses])
(note 136 135 137 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:5 -1
     (nil))
(insn 138 137 139 15 (set (reg:SI 224)
        (and:SI (reg:SI 125 [ _15 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _15 ])
        (nil)))
(insn 139 138 140 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(jump_insn 140 139 141 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 159)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 159)
(note 141 140 142 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 -1
     (nil))
(insn 143 142 144 16 (set (reg/f:SI 225)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 16 (set (reg:SI 143 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 144 147 16 (set (reg:SI 144 [ _68 ])
        (ior:SI (reg:SI 143 [ _67 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _67 ])
        (nil)))
(insn 147 145 150 16 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 144 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg:SI 144 [ _68 ])
            (nil))))
      ; pc falls through to BB 18
(code_label 150 147 151 17 9 (nil) [1 uses])
(note 151 150 152 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 154 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 -1
     (nil))
(insn 154 152 155 17 (set (reg:SI 145 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 154 156 17 (set (reg:SI 228)
        (const_int 32772 [0x8004])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 158 17 (set (reg:SI 146 [ _70 ])
        (ior:SI (reg:SI 145 [ _69 ])
            (reg:SI 228))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg:SI 145 [ _69 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 145 [ _69 ])
                    (const_int 32772 [0x8004]))
                (nil)))))
(insn 158 156 159 17 (set (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 146 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (expr_list:REG_DEAD (reg:SI 146 [ _70 ])
            (nil))))
(code_label 159 158 160 18 11 (nil) [1 uses])
(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 -1
     (nil))
(insn 162 161 163 18 (set (reg/f:SI 230)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 162 164 18 (set (reg:SI 147 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 163 166 18 (set (reg:SI 148 [ _72 ])
        (ior:SI (reg:SI 147 [ _71 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _71 ])
        (nil)))
(insn 166 164 167 18 (set (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 148 [ _72 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _72 ])
        (nil)))
(debug_insn 167 166 168 18 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":184:7 -1
     (nil))
(debug_insn 168 167 169 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:7 -1
     (nil))
(insn 169 168 170 18 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 170 169 171 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 171 170 173 18 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 173 171 174 18 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":187:16 -1
     (nil))
(debug_insn 174 173 176 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 -1
     (nil))
(insn 176 174 177 18 (set (reg:SI 126 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 18 (set (reg:SI 234)
        (const_int -32773 [0xffffffffffff7ffb])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 177 180 18 (set (reg:SI 127 [ _17 ])
        (and:SI (reg:SI 126 [ _16 ])
            (reg:SI 234))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 126 [ _16 ])
                    (const_int -32773 [0xffffffffffff7ffb]))
                (nil)))))
(insn 180 178 183 18 (set (mem/v:SI (plus:SI (reg/f:SI 230)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 127 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":191:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 230)
        (expr_list:REG_DEAD (reg:SI 127 [ _17 ])
            (nil))))
      ; pc falls through to BB 29
(code_label 183 180 184 19 8 (nil) [1 uses])
(note 184 183 185 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 185 184 186 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:7 -1
     (nil))
(insn 186 185 187 19 (set (reg:SI 236)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 186 188 19 (set (mem:SI (reg/v/f:SI 187 [ PageError ]) [1 *PageError_46(D)+0 S4 A32])
        (reg:SI 236)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":200:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(debug_insn 188 187 189 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 -1
     (nil))
(insn 189 188 190 19 (set (reg/v:SI 136 [ page_index ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_45(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 190 189 191 19 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 191 190 192 19 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 192 191 193 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:43 -1
     (nil))
(insn 193 192 194 19 (set (reg:SI 238 [ pEraseInit_45(D)->NbPages ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_45(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 19 (set (reg:SI 237)
        (plus:SI (reg/v:SI 136 [ page_index ])
            (reg:SI 238 [ pEraseInit_45(D)->NbPages ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 238 [ pEraseInit_45(D)->NbPages ])
        (nil)))
(insn 195 194 196 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ page_index ])
            (reg:SI 237))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))
(jump_insn 196 195 452 19 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 308)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 308)
(note 452 196 207 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 207 452 280 20 (set (reg/f:SI 239)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 280 207 300 20 (set (reg:SI 260)
        (const_int -1019 [0xfffffffffffffc05])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 300 280 197 21 18 (nil) [1 uses])
(note 197 300 198 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 198 197 199 21 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 199 198 200 21 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 200 199 201 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 201 200 202 21 (var_location:SI D#2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 202 201 203 21 (var_location:SI Page (reg/v:SI 136 [ page_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 203 202 204 21 (var_location:SI Banks (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 204 203 205 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":578:6 -1
     (nil))
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 206 205 208 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(insn 208 206 209 21 (set (reg:SI 149 [ _73 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 21 (set (reg:SI 240)
        (and:SI (reg:SI 149 [ _73 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _73 ])
        (nil)))
(insn 210 209 211 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))
(jump_insn 211 210 212 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 221)
(note 212 211 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 215 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(insn 215 213 216 22 (set (reg:SI 151 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 218 22 (set (reg:SI 152 [ _76 ])
        (and:SI (reg:SI 151 [ _75 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _75 ])
        (nil)))
(insn 218 216 221 22 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 152 [ _76 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _76 ])
        (nil)))
      ; pc falls through to BB 26
(code_label 221 218 222 23 14 (nil) [1 uses])
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 224 223 225 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 225 224 226 23 (set (reg:SI 244 [ pEraseInit_45(D)->Banks ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_45(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 23 (set (reg:SI 243)
        (and:SI (reg:SI 244 [ pEraseInit_45(D)->Banks ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244 [ pEraseInit_45(D)->Banks ])
        (nil)))
(insn 227 226 228 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 243)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(jump_insn 228 227 229 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 238)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(note 229 228 230 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 230 229 232 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(insn 232 230 233 24 (set (reg:SI 154 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 235 24 (set (reg:SI 155 [ _79 ])
        (and:SI (reg:SI 154 [ _78 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _78 ])
        (nil)))
(insn 235 233 238 24 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 155 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ _79 ])
        (nil)))
      ; pc falls through to BB 26
(code_label 238 235 239 25 16 (nil) [1 uses])
(note 239 238 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 242 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 242 240 243 25 (set (reg:SI 156 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 242 245 25 (set (reg:SI 157 [ _81 ])
        (ior:SI (reg:SI 156 [ _80 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _80 ])
        (nil)))
(insn 245 243 246 25 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 157 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _81 ])
        (nil)))
(code_label 246 245 247 26 15 (nil) [0 uses])
(note 247 246 248 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 248 247 250 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 250 248 251 26 (set (reg:SI 158 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 26 (set (reg:SI 250)
        (ashift:SI (reg/v:SI 136 [ page_index ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (nil))
(insn 252 251 253 26 (set (reg:SI 251)
        (and:SI (reg:SI 250)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(insn 253 252 254 26 (set (reg:SI 252)
        (and:SI (reg:SI 158 [ _82 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _82 ])
        (nil)))
(insn 254 253 256 26 (set (reg:SI 161 [ _86 ])
        (ior:SI (reg:SI 251)
            (reg:SI 252))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg:SI 251)
            (nil))))
(insn 256 254 257 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 161 [ _86 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _86 ])
        (nil)))
(debug_insn 257 256 259 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 259 257 260 26 (set (reg:SI 162 [ _87 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 260 259 262 26 (set (reg:SI 163 [ _88 ])
        (ior:SI (reg:SI 162 [ _87 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _87 ])
        (nil)))
(insn 262 260 263 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 163 [ _88 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _88 ])
        (nil)))
(debug_insn 263 262 265 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 265 263 266 26 (set (reg:SI 164 [ _89 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 268 26 (set (reg:SI 165 [ _90 ])
        (ior:SI (reg:SI 164 [ _89 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _89 ])
        (nil)))
(insn 268 266 269 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 165 [ _90 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _90 ])
        (nil)))
(debug_insn 269 268 270 26 (var_location:SI Page (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 270 269 271 26 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":204:9 -1
     (nil))
(debug_insn 271 270 456 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:9 -1
     (nil))
(insn 456 271 273 26 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 273 456 274 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 274 273 276 26 (set (reg:SI 258)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 276 274 277 26 (var_location:QI status (subreg:QI (reg:SI 258) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 -1
     (nil))
(debug_insn 277 276 279 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 -1
     (nil))
(insn 279 277 281 26 (set (reg:SI 129 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 279 283 26 (set (reg:SI 130 [ _20 ])
        (and:SI (reg:SI 129 [ _19 ])
            (reg:SI 260))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _19 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 129 [ _19 ])
                (const_int -1019 [0xfffffffffffffc05]))
            (nil))))
(insn 283 281 284 26 (set (mem/v:SI (plus:SI (reg/f:SI 239)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 130 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":210:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _20 ])
        (nil)))
(debug_insn 284 283 285 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:9 -1
     (nil))
(insn 285 284 286 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 258)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 286 285 287 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":212:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 293)
(note 287 286 288 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 288 287 289 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":215:11 -1
     (nil))
(insn 289 288 290 27 (set (mem:SI (reg/v/f:SI 187 [ PageError ]) [1 *PageError_46(D)+0 S4 A32])
        (reg/v:SI 136 [ page_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":215:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 187 [ PageError ])
        (expr_list:REG_DEAD (reg/v:SI 136 [ page_index ])
            (nil))))
(debug_insn 290 289 5 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":216:11 -1
     (nil))
(insn 5 290 293 27 (set (reg/v:SI 185 [ <retval> ])
        (reg:SI 258)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":207:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
      ; pc falls through to BB 29
(code_label 293 5 294 28 17 (nil) [1 uses])
(note 294 293 295 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 295 294 296 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:98 -1
     (nil))
(insn 296 295 297 28 (set (reg/v:SI 136 [ page_index ])
        (plus:SI (reg/v:SI 136 [ page_index ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:108 7 {*arm_addsi3}
     (nil))
(debug_insn 297 296 298 28 (var_location:SI page_index (reg/v:SI 136 [ page_index ])) -1
     (nil))
(debug_insn 298 297 299 28 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 299 298 301 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:43 -1
     (nil))
(insn 301 299 302 28 (set (reg:SI 263 [ pEraseInit_45(D)->Page ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_45(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 302 301 303 28 (set (reg:SI 264 [ pEraseInit_45(D)->NbPages ])
        (mem:SI (plus:SI (reg/v/f:SI 186 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_45(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 302 304 28 (set (reg:SI 262)
        (plus:SI (reg:SI 263 [ pEraseInit_45(D)->Page ])
            (reg:SI 264 [ pEraseInit_45(D)->NbPages ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:74 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 264 [ pEraseInit_45(D)->NbPages ])
        (expr_list:REG_DEAD (reg:SI 263 [ pEraseInit_45(D)->Page ])
            (nil))))
(insn 304 303 305 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 262)
            (reg/v:SI 136 [ page_index ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 262)
        (nil)))
(jump_insn 305 304 308 28 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 300)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":202:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 300)
(code_label 308 305 309 29 12 (nil) [1 uses])
(note 309 308 310 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 310 309 311 29 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 311 310 312 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":222:5 -1
     (nil))
(debug_insn 312 311 313 29 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":613:6 -1
     (nil))
(debug_insn 313 312 316 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:3 -1
     (nil))
(insn 316 313 318 29 (set (reg:SI 268 [ pFlash.CacheToReactivate ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 296)
                    (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 318 316 319 29 (set (reg/v:SI 166 [ cache ])
        (zero_extend:SI (subreg:QI (reg:SI 268 [ pFlash.CacheToReactivate ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 268 [ pFlash.CacheToReactivate ])
        (nil)))
(debug_insn 319 318 320 29 (var_location:QI cache (subreg:QI (reg/v:SI 166 [ cache ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 -1
     (nil))
(debug_insn 320 319 321 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:3 -1
     (nil))
(insn 321 320 322 29 (set (reg:SI 269)
        (and:SI (reg/v:SI 166 [ cache ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 90 {*arm_andsi3_insn}
     (nil))
(insn 322 321 323 29 (set (reg:SI 270)
        (zero_extend:SI (subreg:QI (reg:SI 269) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(insn 323 322 324 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 270)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(jump_insn 324 323 325 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 352)
(note 325 324 326 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 326 325 327 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 -1
     (nil))
(insn 327 326 328 30 (set (reg/f:SI 271)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 328 327 329 30 (set (reg:SI 167 [ _92 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 328 331 30 (set (reg:SI 168 [ _93 ])
        (and:SI (reg:SI 167 [ _92 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _92 ])
        (nil)))
(insn 331 329 332 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 168 [ _93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _93 ])
        (nil)))
(debug_insn 332 331 333 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 333 332 335 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 335 333 336 30 (set (reg:SI 169 [ _94 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 338 30 (set (reg:SI 170 [ _95 ])
        (ior:SI (reg:SI 169 [ _94 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _94 ])
        (nil)))
(insn 338 336 339 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 170 [ _95 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _95 ])
        (nil)))
(debug_insn 339 338 341 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 341 339 342 30 (set (reg:SI 171 [ _96 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 344 30 (set (reg:SI 172 [ _97 ])
        (and:SI (reg:SI 171 [ _96 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _96 ])
        (nil)))
(insn 344 342 345 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 172 [ _97 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _97 ])
        (nil)))
(debug_insn 345 344 346 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 346 345 348 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 -1
     (nil))
(insn 348 346 349 30 (set (reg:SI 173 [ _98 ])
        (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 349 348 351 30 (set (reg:SI 174 [ _99 ])
        (ior:SI (reg:SI 173 [ _98 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _98 ])
        (nil)))
(insn 351 349 352 30 (set (mem/v:SI (reg/f:SI 271) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 174 [ _99 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 271)
        (expr_list:REG_DEAD (reg:SI 174 [ _99 ])
            (nil))))
(code_label 352 351 353 31 19 (nil) [1 uses])
(note 353 352 354 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:3 -1
     (nil))
(insn 355 354 360 31 (set (reg:SI 279)
        (plus:SI (reg/v:SI 166 [ cache ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:45 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 166 [ cache ])
        (nil)))
(insn 360 355 361 31 (set (reg:SI 282)
        (zero_extend:SI (subreg:QI (reg:SI 279) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(insn 361 360 362 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 282)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 282)
        (nil)))
(jump_insn 362 361 363 31 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 384)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 384)
(note 363 362 364 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 365 364 366 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 366 365 367 32 (set (reg/f:SI 283)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 367 366 368 32 (set (reg:SI 176 [ _101 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 368 367 370 32 (set (reg:SI 177 [ _102 ])
        (ior:SI (reg:SI 176 [ _101 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176 [ _101 ])
        (nil)))
(insn 370 368 371 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 177 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ _102 ])
        (nil)))
(debug_insn 371 370 373 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 373 371 374 32 (set (reg:SI 178 [ _103 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 374 373 376 32 (set (reg:SI 179 [ _104 ])
        (and:SI (reg:SI 178 [ _103 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ _103 ])
        (nil)))
(insn 376 374 377 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 179 [ _104 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179 [ _104 ])
        (nil)))
(debug_insn 377 376 378 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 378 377 380 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 -1
     (nil))
(insn 380 378 381 32 (set (reg:SI 180 [ _105 ])
        (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 381 380 383 32 (set (reg:SI 181 [ _106 ])
        (ior:SI (reg:SI 180 [ _105 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _105 ])
        (nil)))
(insn 383 381 384 32 (set (mem/v:SI (reg/f:SI 283) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 181 [ _106 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 283)
        (expr_list:REG_DEAD (reg:SI 181 [ _106 ])
            (nil))))
(code_label 384 383 385 33 20 (nil) [1 uses])
(note 385 384 386 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 386 385 388 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:3 -1
     (nil))
(insn 388 386 390 33 (set (reg:SI 290)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 388 391 33 (set (mem/v/c:QI (plus:SI (reg/f:SI 296)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 290) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 290)
        (nil)))
(code_label 391 390 392 34 3 (nil) [1 uses])
(note 392 391 393 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 393 392 394 34 (var_location:QI cache (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":222:5 -1
     (nil))
(debug_insn 394 393 395 34 (var_location:QI status (subreg:QI (reg/v:SI 185 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 395 394 396 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(debug_insn 396 395 398 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(insn 398 396 400 34 (set (reg:SI 293)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 400 398 401 34 (set (mem/c:QI (reg/f:SI 296) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 293) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 293)
            (nil))))
(debug_insn 401 400 402 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":226:3 -1
     (nil))
(debug_insn 402 401 415 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":228:3 -1
     (nil))
      ; pc falls through to BB 36
(code_label 415 402 414 35 21 (nil) [1 uses])
(note 414 415 6 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 6 414 403 35 (set (reg/v:SI 185 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":147:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 403 6 404 36 2 (nil) [0 uses])
(note 404 403 409 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 409 404 410 36 (set (reg/i:SI 0 r0)
        (reg/v:SI 185 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":229:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 185 [ <retval> ])
        (nil)))
(insn 410 409 0 36 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":229:1 -1
     (nil))

;; Function HAL_FLASHEx_Erase_IT (HAL_FLASHEx_Erase_IT, funcdef_no=330, decl_uid=8831, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 26 (    1)


HAL_FLASHEx_Erase_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,25u} r13={1d,25u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,25u} r103={1d,24u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,6u} r128={1d,1u} r129={1d,3u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={3d,1u} r161={1d,4u} r163={1d,1u} r165={1d,2u} r168={1d,1u} r169={1d,7u} r170={1d,1u} r172={1d,1u} r176={1d,1u} r182={1d,2u} r186={1d,1u} r191={1d,14u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r204={1d,2u} r207={1d,1u} r209={1d,2u} r212={1d,1u} r217={1d,1u} r220={1d,1u} r225={1d,6u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r235={1d,12u} 
;;    total ref usage 324{100d,223u,1e} in 166{166 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,33] 102[34,34] 103[35,35] 114[36,36] 116[37,37] 118[38,38] 119[39,39] 120[40,40] 122[41,41] 123[42,42] 124[43,43] 125[44,44] 126[45,45] 128[46,46] 129[47,47] 130[48,48] 133[49,49] 134[50,50] 136[51,51] 137[52,52] 138[53,53] 139[54,54] 140[55,55] 141[56,56] 142[57,57] 144[58,58] 145[59,59] 147[60,60] 148[61,61] 149[62,62] 150[63,63] 151[64,64] 155[65,65] 156[66,66] 157[67,67] 158[68,68] 159[69,69] 160[70,72] 161[73,73] 163[74,74] 165[75,75] 168[76,76] 169[77,77] 170[78,78] 172[79,79] 176[80,80] 182[81,81] 186[82,82] 191[83,83] 194[84,84] 196[85,85] 199[86,86] 200[87,87] 203[88,88] 204[89,89] 207[90,90] 209[91,91] 212[92,92] 217[93,93] 220[94,94] 225[95,95] 226[96,96] 227[97,97] 228[98,98] 235[99,99] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d34(102){ }d35(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[34],103[35]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[34],103[35]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[34],103[35]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d34(bb 0 insn -1) }u3(103){ d35(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 161 163 235
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 161 163 235
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[34],103[35]
;; rd  gen 	(4) 100[33],161[73],163[74],235[99]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33],161[73],163[74],235[99]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; rd  out 	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d34(bb 0 insn -1) }u11(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 235
;; lr  def 	 100 [cc] 114 165 168 169 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  gen 	 100 [cc] 114 165 168 169 170
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;; rd  gen 	(6) 100[32],114[36],165[75],168[76],169[77],170[78]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33],114[36],165[75],168[76],169[77],170[78]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; rd  out 	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d5(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(102){ d34(bb 0 insn -1) }u23(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 116 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  gen 	 100 [cc] 116 172
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;; rd  gen 	(3) 100[31],116[37],172[79]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33],116[37],172[79]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 169 235
;; rd  out 	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 4 )->[5]->( 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d5(bb 0 insn -1) }u29(13){ d6(bb 0 insn -1) }u30(102){ d34(bb 0 insn -1) }u31(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 235
;; lr  def 	 118 119 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 118 119 176
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;; rd  gen 	(3) 118[38],119[39],176[80]
;; rd  kill	(3) 118[38],119[39],176[80]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; rd  out 	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 4 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d34(bb 0 insn -1) }u41(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 165 235
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 165 235
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; rd  out 	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 3 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d34(bb 0 insn -1) }u47(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169
;; lr  def 	 100 [cc] 120 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 100 [cc] 120 182
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],165[75],169[77],235[99]
;; rd  gen 	(3) 100[30],120[40],182[81]
;; rd  kill	(12) 100[24,25,26,27,28,29,30,31,32,33],120[40],182[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 182 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 182 235
;; rd  out 	(8) 7[5],13[6],102[34],103[35],161[73],169[77],182[81],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ d5(bb 0 insn -1) }u53(13){ d6(bb 0 insn -1) }u54(102){ d34(bb 0 insn -1) }u55(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 169 235
;; lr  def 	 122 123 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 169 235
;; live  gen 	 122 123 186
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],169[77],182[81],235[99]
;; rd  gen 	(3) 122[41],123[42],186[82]
;; rd  kill	(3) 122[41],123[42],186[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; rd  out 	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u62(7){ d5(bb 0 insn -1) }u63(13){ d6(bb 0 insn -1) }u64(102){ d34(bb 0 insn -1) }u65(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 182 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182 235
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 182 235
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],161[73],169[77],182[81],235[99]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; rd  out 	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 6 8 9 5 )->[10]->( 11 18 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(7){ d5(bb 0 insn -1) }u69(13){ d6(bb 0 insn -1) }u70(102){ d34(bb 0 insn -1) }u71(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; lr  def 	 100 [cc] 124 125 126 191 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 235
;; live  gen 	 100 [cc] 124 125 126 191 194
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;; rd  gen 	(6) 100[29],124[43],125[44],126[45],191[83],194[84]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33],124[43],125[44],126[45],191[83],194[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; rd  out 	(8) 7[5],13[6],102[34],103[35],126[45],161[73],191[83],235[99]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 10 )->[11]->( 12 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d34(bb 0 insn -1) }u85(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191 235
;; lr  def 	 100 [cc] 130 196 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191 235
;; live  gen 	 100 [cc] 130 196 199
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],126[45],161[73],191[83],235[99]
;; rd  gen 	(4) 100[28],130[48],196[85],199[86]
;; rd  kill	(13) 100[24,25,26,27,28,29,30,31,32,33],130[48],196[85],199[86]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; rd  out 	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u93(7){ d5(bb 0 insn -1) }u94(13){ d6(bb 0 insn -1) }u95(102){ d34(bb 0 insn -1) }u96(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  gen 	 100 [cc] 200
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;; rd  gen 	(2) 100[27],200[87]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32,33],200[87]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; rd  out 	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u100(7){ d5(bb 0 insn -1) }u101(13){ d6(bb 0 insn -1) }u102(102){ d34(bb 0 insn -1) }u103(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 191
;; live  gen 	 133 134
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;; rd  gen 	(2) 133[49],134[50]
;; rd  kill	(2) 133[49],134[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[5],13[6],102[34],103[35],126[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 13 12 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(7){ d5(bb 0 insn -1) }u109(13){ d6(bb 0 insn -1) }u110(102){ d34(bb 0 insn -1) }u111(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 100 [cc] 203
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;; rd  gen 	(2) 100[26],203[88]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32,33],203[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[34],103[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(7){ d5(bb 0 insn -1) }u116(13){ d6(bb 0 insn -1) }u117(102){ d34(bb 0 insn -1) }u118(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 136 137 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 136 137 204
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[34],103[35]
;; rd  gen 	(3) 136[51],137[52],204[89]
;; rd  kill	(3) 136[51],137[52],204[89]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[34],103[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 11 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ d5(bb 0 insn -1) }u124(13){ d6(bb 0 insn -1) }u125(102){ d34(bb 0 insn -1) }u126(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 138 139 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; live  gen 	 138 139 207
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],126[45],191[83]
;; rd  gen 	(3) 138[53],139[54],207[90]
;; rd  kill	(3) 138[53],139[54],207[90]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[34],103[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 16 15 14 )->[17]->( 25 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u133(7){ d5(bb 0 insn -1) }u134(13){ d6(bb 0 insn -1) }u135(102){ d34(bb 0 insn -1) }u136(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 140 141 160 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 140 141 160 209
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[34],103[35]
;; rd  gen 	(4) 140[55],141[56],160[72],209[91]
;; rd  kill	(6) 140[55],141[56],160[70,71,72],209[91]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; rd  out 	(5) 7[5],13[6],102[34],103[35],160[72]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 10 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u141(7){ d5(bb 0 insn -1) }u142(13){ d6(bb 0 insn -1) }u143(102){ d34(bb 0 insn -1) }u144(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161 191 235
;; lr  def 	 100 [cc] 128 129 142 212 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 161 191 235
;; live  gen 	 100 [cc] 128 129 142 212 217
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[34],103[35],126[45],161[73],191[83],235[99]
;; rd  gen 	(6) 100[25],128[46],129[47],142[57],212[92],217[93]
;; rd  kill	(15) 100[24,25,26,27,28,29,30,31,32,33],128[46],129[47],142[57],212[92],217[93]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; rd  out 	(7) 7[5],13[6],102[34],103[35],126[45],129[47],191[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 18 )->[19]->( 23 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u159(7){ d5(bb 0 insn -1) }u160(13){ d6(bb 0 insn -1) }u161(102){ d34(bb 0 insn -1) }u162(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 144 145
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[34],103[35],126[45],129[47],191[83]
;; rd  gen 	(2) 144[58],145[59]
;; rd  kill	(2) 144[58],145[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[5],13[6],102[34],103[35],129[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u167(7){ d5(bb 0 insn -1) }u168(13){ d6(bb 0 insn -1) }u169(102){ d34(bb 0 insn -1) }u170(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc] 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 129 191
;; live  gen 	 100 [cc] 220
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[34],103[35],126[45],129[47],191[83]
;; rd  gen 	(2) 100[24],220[94]
;; rd  kill	(11) 100[24,25,26,27,28,29,30,31,32,33],220[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; rd  out 	(6) 7[5],13[6],102[34],103[35],129[47],191[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 20 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u174(7){ d5(bb 0 insn -1) }u175(13){ d6(bb 0 insn -1) }u176(102){ d34(bb 0 insn -1) }u177(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 147 148
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],129[47],191[83]
;; rd  gen 	(2) 147[60],148[61]
;; rd  kill	(2) 147[60],148[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[5],13[6],102[34],103[35],129[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u182(7){ d5(bb 0 insn -1) }u183(13){ d6(bb 0 insn -1) }u184(102){ d34(bb 0 insn -1) }u185(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 191
;; lr  def 	 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 191
;; live  gen 	 149 150
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],129[47],191[83]
;; rd  gen 	(2) 149[62],150[63]
;; rd  kill	(2) 149[62],150[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; rd  out 	(5) 7[5],13[6],102[34],103[35],129[47]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 19 21 22 )->[23]->( 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u190(7){ d5(bb 0 insn -1) }u191(13){ d6(bb 0 insn -1) }u192(102){ d34(bb 0 insn -1) }u193(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 151 155 156 157 158 159 160 225 226 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; live  gen 	 151 155 156 157 158 159 160 225 226 227 228
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[34],103[35],129[47]
;; rd  gen 	(11) 151[64],155[65],156[66],157[67],158[68],159[69],160[71],225[95],226[96],227[97],228[98]
;; rd  kill	(13) 151[64],155[65],156[66],157[67],158[68],159[69],160[70,71,72],225[95],226[96],227[97],228[98]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; rd  out 	(5) 7[5],13[6],102[34],103[35],160[71]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 2 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u210(7){ d5(bb 0 insn -1) }u211(13){ d6(bb 0 insn -1) }u212(102){ d34(bb 0 insn -1) }u213(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 160
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[34],103[35],161[73],235[99]
;; rd  gen 	(1) 160[70]
;; rd  kill	(3) 160[70,71,72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; rd  out 	(5) 7[5],13[6],102[34],103[35],160[70]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 17 24 23 )->[25]->( 1 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u214(7){ d5(bb 0 insn -1) }u215(13){ d6(bb 0 insn -1) }u216(102){ d34(bb 0 insn -1) }u217(103){ d35(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[34],103[35],160[70,71,72]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[34],103[35]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }
;;   reg 103 { d35(bb 0 insn -1) }

( 25 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u220(0){ d0(bb 25 insn 267) }u221(7){ d5(bb 0 insn -1) }u222(13){ d6(bb 0 insn -1) }u223(102){ d34(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[34],103[35]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 25 insn 267) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d34(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 22 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 62 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 93 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 119 to worklist
  Adding insn 134 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 147 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 201 to worklist
  Adding insn 198 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 182 to worklist
  Adding insn 208 to worklist
  Adding insn 205 to worklist
  Adding insn 217 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 257 to worklist
  Adding insn 254 to worklist
  Adding insn 251 to worklist
  Adding insn 248 to worklist
  Adding insn 245 to worklist
  Adding insn 239 to worklist
  Adding insn 268 to worklist
Finished finding needed instructions:
  Adding insn 267 to worklist
Processing use of (reg 160 [ <retval> ]) in insn 267:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 268:
Processing use of (reg 225) in insn 239:
  Adding insn 238 to worklist
Processing use of (reg 155 [ _64 ]) in insn 245:
  Adding insn 243 to worklist
Processing use of (reg 225) in insn 245:
Processing use of (reg 227) in insn 243:
  Adding insn 241 to worklist
Processing use of (reg 228) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 151 [ _60 ]) in insn 242:
Processing use of (reg 226) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 129 [ _20 ]) in insn 240:
  Adding insn 188 to worklist
Processing use of (reg 161 [ pEraseInit ]) in insn 188:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 225) in insn 248:
Processing use of (reg 157 [ _66 ]) in insn 251:
  Adding insn 249 to worklist
Processing use of (reg 225) in insn 251:
Processing use of (reg 156 [ _65 ]) in insn 249:
Processing use of (reg 225) in insn 254:
Processing use of (reg 159 [ _68 ]) in insn 257:
  Adding insn 255 to worklist
Processing use of (reg 225) in insn 257:
Processing use of (reg 158 [ _67 ]) in insn 255:
Processing use of (reg 191) in insn 231:
  Adding insn 100 to worklist
Processing use of (reg 150 [ _59 ]) in insn 234:
  Adding insn 232 to worklist
Processing use of (reg 191) in insn 234:
Processing use of (reg 149 [ _58 ]) in insn 232:
Processing use of (reg 191) in insn 221:
Processing use of (reg 148 [ _57 ]) in insn 224:
  Adding insn 222 to worklist
Processing use of (reg 191) in insn 224:
Processing use of (reg 147 [ _56 ]) in insn 222:
Processing use of (reg 100 cc) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 220) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 126 [ _17 ]) in insn 215:
  Adding insn 107 to worklist
Processing use of (reg 161 [ pEraseInit ]) in insn 107:
Processing use of (reg 191) in insn 205:
Processing use of (reg 145 [ _54 ]) in insn 208:
  Adding insn 206 to worklist
Processing use of (reg 191) in insn 208:
Processing use of (reg 144 [ _53 ]) in insn 206:
Processing use of (subreg (reg 212) 0) in insn 182:
  Adding insn 180 to worklist
Processing use of (reg 235) in insn 182:
  Adding insn 13 to worklist
Processing use of (reg 128 [ _19 ]) in insn 186:
  Adding insn 184 to worklist
Processing use of (reg 235) in insn 186:
Processing use of (reg 161 [ pEraseInit ]) in insn 184:
Processing use of (reg 129 [ _20 ]) in insn 190:
Processing use of (reg 235) in insn 190:
Processing use of (reg 191) in insn 198:
Processing use of (reg 100 cc) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 217) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 142 [ _51 ]) in insn 199:
Processing use of (reg 209) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 141 [ _50 ]) in insn 173:
  Adding insn 171 to worklist
Processing use of (reg 209) in insn 173:
Processing use of (reg 140 [ _49 ]) in insn 171:
Processing use of (reg 191) in insn 161:
Processing use of (reg 139 [ _48 ]) in insn 165:
  Adding insn 163 to worklist
Processing use of (reg 191) in insn 165:
Processing use of (reg 138 [ _47 ]) in insn 163:
Processing use of (reg 207) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 204) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 137 [ _46 ]) in insn 154:
  Adding insn 152 to worklist
Processing use of (reg 204) in insn 154:
Processing use of (reg 136 [ _45 ]) in insn 152:
Processing use of (reg 100 cc) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 203) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 126 [ _17 ]) in insn 145:
Processing use of (reg 191) in insn 138:
Processing use of (reg 134 [ _43 ]) in insn 141:
  Adding insn 139 to worklist
Processing use of (reg 191) in insn 141:
Processing use of (reg 133 [ _42 ]) in insn 139:
Processing use of (reg 100 cc) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 200) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 126 [ _17 ]) in insn 132:
Processing use of (subreg (reg 196) 0) in insn 119:
  Adding insn 117 to worklist
Processing use of (reg 235) in insn 119:
Processing use of (reg 191) in insn 125:
Processing use of (reg 100 cc) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 199) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 130 [ _39 ]) in insn 126:
Processing use of (reg 191) in insn 101:
Processing use of (reg 125 [ _16 ]) in insn 104:
  Adding insn 102 to worklist
Processing use of (reg 191) in insn 104:
Processing use of (reg 124 [ _15 ]) in insn 102:
Processing use of (reg 126 [ _17 ]) in insn 109:
Processing use of (reg 235) in insn 109:
Processing use of (reg 100 cc) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 194 [ pEraseInit_31(D)->TypeErase ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 161 [ pEraseInit ]) in insn 111:
Processing use of (subreg (reg 182) 0) in insn 93:
  Adding insn 70 to worklist
Processing use of (reg 235) in insn 93:
Processing use of (reg 120 [ _8 ]) in insn 70:
Processing use of (reg 169) in insn 76:
  Adding insn 30 to worklist
Processing use of (reg 123 [ _11 ]) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 169) in insn 79:
Processing use of (reg 122 [ _10 ]) in insn 77:
Processing use of (subreg (reg 186) 0) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 235) in insn 84:
Processing use of (reg 169) in insn 69:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 182) in insn 71:
Processing use of (subreg (reg 165) 0) in insn 62:
  Adding insn 20 to worklist
Processing use of (reg 235) in insn 62:
Processing use of (reg 169) in insn 45:
Processing use of (reg 119 [ _7 ]) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 169) in insn 48:
Processing use of (reg 118 [ _6 ]) in insn 46:
Processing use of (subreg (reg 176) 0) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 235) in insn 53:
Processing use of (reg 169) in insn 38:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 172) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 116 [ _4 ]) in insn 39:
Processing use of (subreg (reg 165) 0) in insn 22:
Processing use of (reg 235) in insn 22:
Processing use of (reg 168) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 235) in insn 28:
Processing use of (reg 169) in insn 31:
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 170) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 114 [ _2 ]) in insn 32:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 163 [ pFlash.Lock ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 235) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_Erase_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,25u} r13={1d,25u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,25u} r103={1d,24u} r114={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,6u} r128={1d,1u} r129={1d,3u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={3d,1u} r161={1d,4u} r163={1d,1u} r165={1d,2u} r168={1d,1u} r169={1d,7u} r170={1d,1u} r172={1d,1u} r176={1d,1u} r182={1d,2u} r186={1d,1u} r191={1d,14u} r194={1d,1u} r196={1d,1u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r204={1d,2u} r207={1d,1u} r209={1d,2u} r212={1d,1u} r217={1d,1u} r220={1d,1u} r225={1d,6u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r235={1d,12u} 
;;    total ref usage 324{100d,223u,1e} in 166{166 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 161 [ pEraseInit ])
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":238:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":239:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":239:21 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 235)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 163 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 235) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ pFlash.Lock ])
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 273)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(insn 20 18 22 3 (set (reg:SI 165)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 20 23 3 (set (mem/c:QI (reg/f:SI 235) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":245:3 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:3 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 168)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":247:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:3 -1
     (nil))
(insn 30 29 31 3 (set (reg/f:SI 169)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 170)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":250:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 65)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:5 -1
     (nil))
(insn 38 36 39 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 4 (set (reg:SI 172)
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 40 39 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":252:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 56)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 -1
     (nil))
(insn 45 43 46 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 48 46 49 5 (set (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":255:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 49 48 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:7 -1
     (nil))
(insn 51 49 53 5 (set (reg:SI 176)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 56 5 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 176) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":256:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
      ; pc falls through to BB 10
(code_label 56 53 57 6 41 (nil) [1 uses])
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":260:7 -1
     (nil))
(insn 62 58 65 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 165) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":260:32 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
      ; pc falls through to BB 10
(code_label 65 62 66 7 40 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:8 -1
     (nil))
(insn 69 67 70 7 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:SI 182)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 71 70 72 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":263:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 87)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 -1
     (nil))
(insn 76 74 77 8 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 8 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 79 77 80 8 (set (mem/v:SI (reg/f:SI 169) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":266:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(debug_insn 80 79 82 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:5 -1
     (nil))
(insn 82 80 84 8 (set (reg:SI 186)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 82 87 8 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 186) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":267:30 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
      ; pc falls through to BB 10
(code_label 87 84 88 9 43 (nil) [1 uses])
(note 88 87 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 93 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":271:5 -1
     (nil))
(insn 93 89 94 9 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":271:30 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(code_label 94 93 95 10 42 (nil) [0 uses])
(note 95 94 96 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 97 96 98 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 98 97 99 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 99 98 100 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(insn 100 99 101 10 (set (reg/f:SI 191)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 10 (set (reg:SI 124 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 10 (set (reg:SI 125 [ _16 ])
        (ior:SI (reg:SI 124 [ _15 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _15 ])
        (nil)))
(insn 104 102 105 10 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 125 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _16 ])
        (nil)))
(debug_insn 105 104 106 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":275:3 -1
     (nil))
(debug_insn 106 105 107 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:3 -1
     (nil))
(insn 107 106 109 10 (set (reg:SI 126 [ _17 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 4 [0x4])) [1 pEraseInit_31(D)->Banks+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 107 110 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [1 pFlash.Bank+0 S4 A32])
        (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":277:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:3 -1
     (nil))
(insn 111 110 112 10 (set (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
        (mem:SI (reg/v/f:SI 161 [ pEraseInit ]) [1 pEraseInit_31(D)->TypeErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ pEraseInit_31(D)->TypeErase ])
        (nil)))
(jump_insn 113 112 114 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 176)
(note 114 113 115 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 117 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:5 -1
     (nil))
(insn 117 115 119 11 (set (reg:SI 196)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 117 120 11 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 196) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":282:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (expr_list:REG_DEAD (reg:SI 196)
            (nil))))
(debug_insn 120 119 121 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(debug_insn 121 120 122 11 (var_location:SI Banks (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(debug_insn 122 121 123 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":533:13 -1
     (nil))
(debug_insn 123 122 125 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:3 -1
     (nil))
(insn 125 123 126 11 (set (reg:SI 130 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 127 11 (set (reg:SI 199)
        (and:SI (reg:SI 130 [ _39 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _39 ])
        (nil)))
(insn 127 126 128 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 128 127 129 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 157)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":536:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 157)
(note 129 128 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":540:5 -1
     (nil))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:5 -1
     (nil))
(insn 132 131 133 12 (set (reg:SI 200)
        (and:SI (reg:SI 126 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:16 90 {*arm_andsi3_insn}
     (nil))
(insn 133 132 134 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 200)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(jump_insn 134 133 135 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":543:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 142)
(note 135 134 136 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 138 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 -1
     (nil))
(insn 138 136 139 13 (set (reg:SI 133 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 141 13 (set (reg:SI 134 [ _43 ])
        (ior:SI (reg:SI 133 [ _42 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _42 ])
        (nil)))
(insn 141 139 142 13 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 134 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":545:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 134 [ _43 ])
            (nil))))
(code_label 142 141 143 14 46 (nil) [1 uses])
(note 143 142 144 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:5 -1
     (nil))
(insn 145 144 146 14 (set (reg:SI 203)
        (and:SI (reg:SI 126 [ _17 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
        (nil)))
(insn 146 145 147 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(jump_insn 147 146 148 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 166)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":550:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 166)
(note 148 147 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 -1
     (nil))
(insn 150 149 151 15 (set (reg/f:SI 204)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 15 (set (reg:SI 136 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 154 15 (set (reg:SI 137 [ _46 ])
        (ior:SI (reg:SI 136 [ _45 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _45 ])
        (nil)))
(insn 154 152 157 15 (set (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 137 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":552:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 204)
        (expr_list:REG_DEAD (reg:SI 137 [ _46 ])
            (nil))))
      ; pc falls through to BB 17
(code_label 157 154 158 16 45 (nil) [1 uses])
(note 158 157 159 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 161 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 -1
     (nil))
(insn 161 159 162 16 (set (reg:SI 138 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 16 (set (reg:SI 207)
        (const_int 32772 [0x8004])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 162 165 16 (set (reg:SI 139 [ _48 ])
        (ior:SI (reg:SI 138 [ _47 ])
            (reg:SI 207))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg:SI 138 [ _47 ])
            (expr_list:REG_EQUAL (ior:SI (reg:SI 138 [ _47 ])
                    (const_int 32772 [0x8004]))
                (nil)))))
(insn 165 163 166 16 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 139 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":559:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 139 [ _48 ])
            (nil))))
(code_label 166 165 167 17 47 (nil) [1 uses])
(note 167 166 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 -1
     (nil))
(insn 169 168 170 17 (set (reg/f:SI 209)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 169 171 17 (set (reg:SI 140 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 170 173 17 (set (reg:SI 141 [ _50 ])
        (ior:SI (reg:SI 140 [ _49 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _49 ])
        (nil)))
(insn 173 171 4 17 (set (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 141 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":564:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 209)
        (expr_list:REG_DEAD (reg:SI 141 [ _50 ])
            (nil))))
(insn 4 173 176 17 (set (reg:SI 160 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":296:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 176 4 177 18 44 (nil) [1 uses])
(note 177 176 178 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 178 177 180 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:5 -1
     (nil))
(insn 180 178 182 18 (set (reg:SI 212)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 180 183 18 (set (mem/v/c:QI (plus:SI (reg/f:SI 235)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 212) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":288:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(debug_insn 183 182 184 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:5 -1
     (nil))
(insn 184 183 186 18 (set (reg:SI 128 [ _19 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 12 [0xc])) [1 pEraseInit_31(D)->NbPages+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 187 18 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 24 [0x18])) [1 pFlash.NbPagesToErase+0 S4 A32])
        (reg:SI 128 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":289:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _19 ])
        (nil)))
(debug_insn 187 186 188 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:5 -1
     (nil))
(insn 188 187 190 18 (set (reg:SI 129 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ pEraseInit ])
                (const_int 8 [0x8])) [1 pEraseInit_31(D)->Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ pEraseInit ])
        (nil)))
(insn 190 188 191 18 (set (mem/v/c:SI (plus:SI (reg/f:SI 235)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])
        (reg:SI 129 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":290:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (nil)))
(debug_insn 191 190 192 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 192 191 193 18 (var_location:SI Page (reg:SI 129 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 193 192 194 18 (var_location:SI Banks (reg:SI 126 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 194 193 195 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":578:6 -1
     (nil))
(debug_insn 195 194 196 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 196 195 198 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(insn 198 196 199 18 (set (reg:SI 142 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 18 (set (reg:SI 217)
        (and:SI (reg:SI 142 [ _51 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _51 ])
        (nil)))
(insn 200 199 201 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(jump_insn 201 200 202 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 211)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 211)
(note 202 201 203 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 205 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(insn 205 203 206 19 (set (reg:SI 144 [ _53 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 208 19 (set (reg:SI 145 [ _54 ])
        (and:SI (reg:SI 144 [ _53 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _53 ])
        (nil)))
(insn 208 206 211 19 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 145 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 145 [ _54 ])
            (nil))))
      ; pc falls through to BB 23
(code_label 211 208 212 20 48 (nil) [1 uses])
(note 212 211 213 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 214 213 215 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 215 214 216 20 (set (reg:SI 220)
        (and:SI (reg:SI 126 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
        (nil)))
(insn 216 215 217 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 217 216 218 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 227)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 227)
(note 218 217 219 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 219 218 221 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(insn 221 219 222 21 (set (reg:SI 147 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 224 21 (set (reg:SI 148 [ _57 ])
        (and:SI (reg:SI 147 [ _56 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _56 ])
        (nil)))
(insn 224 222 227 21 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 148 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 148 [ _57 ])
            (nil))))
      ; pc falls through to BB 23
(code_label 227 224 228 22 50 (nil) [1 uses])
(note 228 227 229 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 229 228 231 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 231 229 232 22 (set (reg:SI 149 [ _58 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 231 234 22 (set (reg:SI 150 [ _59 ])
        (ior:SI (reg:SI 149 [ _58 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _58 ])
        (nil)))
(insn 234 232 235 22 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 150 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 150 [ _59 ])
            (nil))))
(code_label 235 234 236 23 49 (nil) [0 uses])
(note 236 235 237 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 238 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 238 237 239 23 (set (reg/f:SI 225)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 240 23 (set (reg:SI 151 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 239 241 23 (set (reg:SI 226)
        (ashift:SI (reg:SI 129 [ _20 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ _20 ])
        (nil)))
(insn 241 240 242 23 (set (reg:SI 227)
        (and:SI (reg:SI 226)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 242 241 243 23 (set (reg:SI 228)
        (and:SI (reg:SI 151 [ _60 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _60 ])
        (nil)))
(insn 243 242 245 23 (set (reg:SI 155 [ _64 ])
        (ior:SI (reg:SI 227)
            (reg:SI 228))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg:SI 227)
            (nil))))
(insn 245 243 246 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 155 [ _64 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155 [ _64 ])
        (nil)))
(debug_insn 246 245 248 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 248 246 249 23 (set (reg:SI 156 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 249 248 251 23 (set (reg:SI 157 [ _66 ])
        (ior:SI (reg:SI 156 [ _65 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _65 ])
        (nil)))
(insn 251 249 252 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 157 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _66 ])
        (nil)))
(debug_insn 252 251 254 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 254 252 255 23 (set (reg:SI 158 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 254 257 23 (set (reg:SI 159 [ _68 ])
        (ior:SI (reg:SI 158 [ _67 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _67 ])
        (nil)))
(insn 257 255 5 23 (set (mem/v:SI (plus:SI (reg/f:SI 225)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 159 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg:SI 159 [ _68 ])
            (nil))))
(insn 5 257 273 23 (set (reg:SI 160 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":296:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 25
(code_label 273 5 272 24 51 (nil) [1 uses])
(note 272 273 6 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 6 272 258 24 (set (reg:SI 160 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":242:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 258 6 259 25 39 (nil) [0 uses])
(note 259 258 260 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 260 259 261 25 (var_location:SI Page (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 261 260 262 25 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":293:5 -1
     (nil))
(debug_insn 262 261 267 25 (var_location:SI Banks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":283:5 -1
     (nil))
(insn 267 262 268 25 (set (reg/i:SI 0 r0)
        (reg:SI 160 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":297:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ <retval> ])
        (nil)))
(insn 268 267 0 25 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":297:1 -1
     (nil))

;; Function HAL_FLASHEx_OBProgram (HAL_FLASHEx_OBProgram, funcdef_no=331, decl_uid=8833, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 101 n_edges 149 count 101 (    1)


HAL_FLASHEx_OBProgram

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={26d,27u} r1={13d} r2={13d} r3={13d} r7={1d,100u} r12={24d} r13={1d,112u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={62d,50u} r101={12d} r102={1d,100u} r103={1d,99u} r104={12d} r105={12d} r106={12d} r114={15d,6u} r116={1d,5u} r117={1d,5u} r118={1d,5u} r120={1d,2u} r122={1d,17u} r123={1d,17u} r125={1d,10u} r126={1d,10u} r127={1d,4u} r129={1d,3u} r130={1d,3u} r132={1d,2u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r155={17d,29u} r158={17d,51u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r200={4d,5u} r206={4d,5u} r207={1d,1u} r209={1d,2u} r212={1d,1u,1e} r214={1d,1u} r217={1d,1u,1e} r219={1d,1u} r222={1d,1u,1e} r224={1d,1u} r227={1d,1u,1e} r229={1d,1u} r230={1d,2u} r233={1d,1u,1e} r235={1d,1u} r238={1d,1u,1e} r240={1d,1u} r243={1d,1u,1e} r245={1d,1u} r248={1d,1u,1e} r250={1d,1u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={2d,2u} r277={13d,7u} r278={1d,27u} r280={1d,1u} r282={1d,2u} r285={1d,1u} r286={1d,2u} r287={1d,2u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,2u} r298={1d,2u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r303={1d,4u} r304={1d,1u} r308={1d,2u} r309={1d,1u} r310={1d,2u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,4u} r342={1d,1u} r343={1d,1u} r347={1d,2u} r348={1d,1u} r349={1d,2u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u,1e} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u,1e} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u,1e} r368={1d,1u} r369={1d,1u} r370={1d,17u} r371={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,2u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,2u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,2u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,2u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r420={1d,4u} r421={1d,1u} r422={1d,1u} r426={1d,2u} r427={1d,1u} r428={1d,2u} r429={1d,2u} r430={1d,1u} r432={1d,2u} r433={1d,1u} r435={1d,2u} r437={1d,2u} r438={1d,1u} r439={1d,2u} r440={1d,4u} r441={1d,1u} r445={1d,2u} r447={1d,1u} r450={1d,4u} 
;;    total ref usage 2267{1321d,934u,12e} in 783{771 regular + 12 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059
;;  reg->defs[] map:	0[0,25] 1[26,38] 2[39,51] 3[52,64] 7[65,65] 12[66,89] 13[90,90] 14[91,103] 15[104,115] 16[116,128] 17[129,141] 18[142,154] 19[155,167] 20[168,180] 21[181,193] 22[194,206] 23[207,219] 24[220,232] 25[233,245] 26[246,258] 27[259,271] 28[272,284] 29[285,297] 30[298,310] 31[311,323] 48[324,335] 49[336,347] 50[348,359] 51[360,371] 52[372,383] 53[384,395] 54[396,407] 55[408,419] 56[420,431] 57[432,443] 58[444,455] 59[456,467] 60[468,479] 61[480,491] 62[492,503] 63[504,515] 64[516,527] 65[528,539] 66[540,551] 67[552,563] 68[564,575] 69[576,587] 70[588,599] 71[600,611] 72[612,623] 73[624,635] 74[636,647] 75[648,659] 76[660,671] 77[672,683] 78[684,695] 79[696,707] 80[708,719] 81[720,731] 82[732,743] 83[744,755] 84[756,767] 85[768,779] 86[780,791] 87[792,803] 88[804,815] 89[816,827] 90[828,839] 91[840,851] 92[852,863] 93[864,875] 94[876,887] 95[888,899] 96[900,911] 97[912,923] 98[924,935] 99[936,947] 100[948,1009] 101[1010,1021] 102[1022,1022] 103[1023,1023] 104[1024,1035] 105[1036,1047] 106[1048,1059] 114[1060,1074] 116[1075,1075] 117[1076,1076] 118[1077,1077] 120[1078,1078] 122[1079,1079] 123[1080,1080] 125[1081,1081] 126[1082,1082] 127[1083,1083] 129[1084,1084] 130[1085,1085] 132[1086,1086] 135[1087,1087] 137[1088,1088] 139[1089,1089] 141[1090,1090] 142[1091,1091] 143[1092,1092] 146[1093,1093] 148[1094,1094] 149[1095,1095] 150[1096,1096] 155[1097,1113] 158[1114,1130] 185[1131,1131] 188[1132,1132] 189[1133,1133] 190[1134,1134] 193[1135,1135] 200[1136,1139] 206[1140,1143] 207[1144,1144] 209[1145,1145] 212[1146,1146] 214[1147,1147] 217[1148,1148] 219[1149,1149] 222[1150,1150] 224[1151,1151] 227[1152,1152] 229[1153,1153] 230[1154,1154] 233[1155,1155] 235[1156,1156] 238[1157,1157] 240[1158,1158] 243[1159,1159] 245[1160,1160] 248[1161,1161] 250[1162,1162] 251[1163,1163] 254[1164,1164] 255[1165,1165] 256[1166,1166] 259[1167,1167] 261[1168,1168] 262[1169,1169] 264[1170,1170] 265[1171,1171] 266[1172,1172] 269[1173,1173] 271[1174,1174] 272[1175,1175] 273[1176,1176] 275[1177,1178] 277[1179,1191] 278[1192,1192] 280[1193,1193] 282[1194,1194] 285[1195,1195] 286[1196,1196] 287[1197,1197] 288[1198,1198] 289[1199,1199] 290[1200,1200] 291[1201,1201] 292[1202,1202] 293[1203,1203] 294[1204,1204] 295[1205,1205] 296[1206,1206] 298[1207,1207] 300[1208,1208] 301[1209,1209] 302[1210,1210] 303[1211,1211] 304[1212,1212] 308[1213,1213] 309[1214,1214] 310[1215,1215] 311[1216,1216] 312[1217,1217] 313[1218,1218] 314[1219,1219] 315[1220,1220] 316[1221,1221] 317[1222,1222] 318[1223,1223] 319[1224,1224] 320[1225,1225] 321[1226,1226] 322[1227,1227] 323[1228,1228] 324[1229,1229] 325[1230,1230] 326[1231,1231] 327[1232,1232] 328[1233,1233] 329[1234,1234] 330[1235,1235] 331[1236,1236] 332[1237,1237] 333[1238,1238] 334[1239,1239] 335[1240,1240] 336[1241,1241] 337[1242,1242] 338[1243,1243] 339[1244,1244] 340[1245,1245] 341[1246,1246] 342[1247,1247] 343[1248,1248] 347[1249,1249] 348[1250,1250] 349[1251,1251] 350[1252,1252] 351[1253,1253] 352[1254,1254] 353[1255,1255] 354[1256,1256] 355[1257,1257] 356[1258,1258] 357[1259,1259] 358[1260,1260] 359[1261,1261] 360[1262,1262] 361[1263,1263] 362[1264,1264] 363[1265,1265] 364[1266,1266] 365[1267,1267] 366[1268,1268] 367[1269,1269] 368[1270,1270] 369[1271,1271] 370[1272,1272] 371[1273,1273] 373[1274,1274] 374[1275,1275] 375[1276,1276] 376[1277,1277] 379[1278,1278] 380[1279,1279] 381[1280,1280] 385[1281,1281] 386[1282,1282] 387[1283,1283] 388[1284,1284] 391[1285,1285] 392[1286,1286] 393[1287,1287] 397[1288,1288] 398[1289,1289] 399[1290,1290] 400[1291,1291] 403[1292,1292] 404[1293,1293] 405[1294,1294] 409[1295,1295] 410[1296,1296] 411[1297,1297] 412[1298,1298] 415[1299,1299] 416[1300,1300] 417[1301,1301] 420[1302,1302] 421[1303,1303] 422[1304,1304] 426[1305,1305] 427[1306,1306] 428[1307,1307] 429[1308,1308] 430[1309,1309] 432[1310,1310] 433[1311,1311] 435[1312,1312] 437[1313,1313] 438[1314,1314] 439[1315,1315] 440[1316,1316] 441[1317,1317] 445[1318,1318] 447[1319,1319] 450[1320,1320] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d25(0){ }d38(1){ }d51(2){ }d64(3){ }d65(7){ }d90(13){ }d103(14){ }d128(16){ }d141(17){ }d154(18){ }d167(19){ }d180(20){ }d193(21){ }d206(22){ }d219(23){ }d232(24){ }d245(25){ }d258(26){ }d271(27){ }d284(28){ }d297(29){ }d310(30){ }d323(31){ }d1022(102){ }d1023(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[25],1[38],2[51],3[64],7[65],13[90],14[103],16[128],17[141],18[154],19[167],20[180],21[193],22[206],23[219],24[232],25[245],26[258],27[271],28[284],29[297],30[310],31[323],102[1022],103[1023]
;; rd  kill	(290) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],1[26,27,28,29,30,31,32,33,34,35,36,37,38],2[39,40,41,42,43,44,45,46,47,48,49,50,51],3[52,53,54,55,56,57,58,59,60,61,62,63,64],7[65],13[90],14[91,92,93,94,95,96,97,98,99,100,101,102,103],16[116,117,118,119,120,121,122,123,124,125,126,127,128],17[129,130,131,132,133,134,135,136,137,138,139,140,141],18[142,143,144,145,146,147,148,149,150,151,152,153,154],19[155,156,157,158,159,160,161,162,163,164,165,166,167],20[168,169,170,171,172,173,174,175,176,177,178,179,180],21[181,182,183,184,185,186,187,188,189,190,191,192,193],22[194,195,196,197,198,199,200,201,202,203,204,205,206],23[207,208,209,210,211,212,213,214,215,216,217,218,219],24[220,221,222,223,224,225,226,227,228,229,230,231,232],25[233,234,235,236,237,238,239,240,241,242,243,244,245],26[246,247,248,249,250,251,252,253,254,255,256,257,258],27[259,260,261,262,263,264,265,266,267,268,269,270,271],28[272,273,274,275,276,277,278,279,280,281,282,283,284],29[285,286,287,288,289,290,291,292,293,294,295,296,297],30[298,299,300,301,302,303,304,305,306,307,308,309,310],31[311,312,313,314,315,316,317,318,319,320,321,322,323],102[1022],103[1023]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[25],7[65],13[90],102[1022],103[1023]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 99 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d65(bb 0 insn -1) }u1(13){ d90(bb 0 insn -1) }u2(102){ d1022(bb 0 insn -1) }u3(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 278 280 450
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 278 280 450
;; live  kill	
;; rd  in  	(5) 0[25],7[65],13[90],102[1022],103[1023]
;; rd  gen 	(4) 100[1009],278[1192],280[1193],450[1320]
;; rd  kill	(3) 278[1192],280[1193],450[1320]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 2 )->[3]->( 4 15 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d65(bb 0 insn -1) }u9(13){ d90(bb 0 insn -1) }u10(102){ d1022(bb 0 insn -1) }u11(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  def 	 100 [cc] 114 282 285 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 100 [cc] 114 282 285 286
;; live  kill	
;; rd  in  	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;; rd  gen 	(5) 100[1008],114[1074],282[1194],285[1195],286[1196]
;; rd  kill	(18) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],282[1194],285[1195],286[1196]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 282 286 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 282 286 450
;; rd  out 	(9) 7[65],13[90],102[1022],103[1023],114[1074],278[1192],282[1194],286[1196],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d65(bb 0 insn -1) }u21(13){ d90(bb 0 insn -1) }u22(102){ d1022(bb 0 insn -1) }u23(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 118 287
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; live  gen 	 0 [r0] 100 [cc] 116 117 118 287
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],114[1074],278[1192],282[1194],286[1196],450[1320]
;; rd  gen 	(6) 0[23],100[959],116[1075],117[1076],118[1077],287[1197]
;; rd  kill	(43) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],116[1075],117[1076],118[1077],287[1197]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 282 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 282 450
;; rd  out 	(10) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],282[1194],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 4 )->[5]->( 16 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d65(bb 0 insn -1) }u37(13){ d90(bb 0 insn -1) }u38(102){ d1022(bb 0 insn -1) }u39(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 282 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(10) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],282[1194],450[1320]
;; rd  gen 	(2) 114[1073],277[1180]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1073],277[1180],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(7){ d65(bb 0 insn -1) }u43(13){ d90(bb 0 insn -1) }u44(102){ d1022(bb 0 insn -1) }u45(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],282[1194],450[1320]
;; rd  gen 	(1) 100[1006]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; rd  out 	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 6 )->[7]->( 14 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(7){ d65(bb 0 insn -1) }u49(13){ d90(bb 0 insn -1) }u50(102){ d1022(bb 0 insn -1) }u51(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 135 288 289
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 135 288 289
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(3) 135[1087],288[1198],289[1199]
;; rd  kill	(3) 135[1087],288[1198],289[1199]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ d65(bb 0 insn -1) }u58(13){ d90(bb 0 insn -1) }u59(102){ d1022(bb 0 insn -1) }u60(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(1) 100[1005]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; rd  out 	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 8 )->[9]->( 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ d65(bb 0 insn -1) }u64(13){ d90(bb 0 insn -1) }u65(102){ d1022(bb 0 insn -1) }u66(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 137 290 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 137 290 291
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(3) 137[1088],290[1200],291[1201]
;; rd  kill	(3) 137[1088],290[1200],291[1201]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ d65(bb 0 insn -1) }u73(13){ d90(bb 0 insn -1) }u74(102){ d1022(bb 0 insn -1) }u75(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(1) 100[1004]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; rd  out 	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 10 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u78(7){ d65(bb 0 insn -1) }u79(13){ d90(bb 0 insn -1) }u80(102){ d1022(bb 0 insn -1) }u81(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 139 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 139 292 293
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(3) 139[1089],292[1202],293[1203]
;; rd  kill	(3) 139[1089],292[1202],293[1203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(7){ d65(bb 0 insn -1) }u88(13){ d90(bb 0 insn -1) }u89(102){ d1022(bb 0 insn -1) }u90(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117 118 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],116[1075],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(1) 100[1003]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],117[1076],118[1077],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(7){ d65(bb 0 insn -1) }u94(13){ d90(bb 0 insn -1) }u95(102){ d1022(bb 0 insn -1) }u96(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118
;; lr  def 	 141 294 295
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 118 278 450
;; live  gen 	 141 294 295
;; live  kill	
;; rd  in  	(8) 7[65],13[90],102[1022],103[1023],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(3) 141[1090],294[1204],295[1205]
;; rd  kill	(3) 141[1090],294[1204],295[1205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 7 9 11 13 12 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u102(7){ d65(bb 0 insn -1) }u103(13){ d90(bb 0 insn -1) }u104(102){ d1022(bb 0 insn -1) }u105(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 142 143 277 296 298 300
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 0 [r0] 100 [cc] 114 142 143 277 296 298 300
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[65],13[90],102[1022],103[1023],117[1076],118[1077],278[1192],450[1320]
;; rd  gen 	(9) 0[21],100[958],114[1072],142[1091],143[1092],277[1181],296[1206],298[1207],300[1208]
;; rd  kill	(72) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],142[1091],143[1092],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191],296[1206],298[1207],300[1208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1072],277[1181],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 3 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(7){ d65(bb 0 insn -1) }u119(13){ d90(bb 0 insn -1) }u120(102){ d1022(bb 0 insn -1) }u121(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 286 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 286
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 278 286 450
;; live  gen 	 277
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],114[1074],278[1192],282[1194],286[1196],450[1320]
;; rd  gen 	(1) 277[1179]
;; rd  kill	(13) 277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1074],277[1179],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 5 15 14 )->[16]->( 17 22 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ d65(bb 0 insn -1) }u124(13){ d90(bb 0 insn -1) }u125(102){ d1022(bb 0 insn -1) }u126(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 301
;; live  kill	
;; rd  in  	(12) 7[65],13[90],102[1022],103[1023],114[1072,1073,1074],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(2) 100[1001],301[1209]
;; rd  kill	(1) 301[1209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(12) 7[65],13[90],102[1022],103[1023],114[1072,1073,1074],277[1179,1180,1181],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ d65(bb 0 insn -1) }u132(13){ d90(bb 0 insn -1) }u133(102){ d1022(bb 0 insn -1) }u134(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 120 302
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(12) 7[65],13[90],102[1022],103[1023],114[1072,1073,1074],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(4) 0[19],100[957],120[1078],302[1210]
;; rd  kill	(41) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],120[1078],302[1210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; rd  out 	(10) 7[65],13[90],102[1022],103[1023],120[1078],277[1179,1180,1181],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 17 )->[18]->( 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u143(7){ d65(bb 0 insn -1) }u144(13){ d90(bb 0 insn -1) }u145(102){ d1022(bb 0 insn -1) }u146(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(10) 7[65],13[90],102[1022],103[1023],120[1078],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(2) 114[1071],277[1191]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1071],277[1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u148(7){ d65(bb 0 insn -1) }u149(13){ d90(bb 0 insn -1) }u150(102){ d1022(bb 0 insn -1) }u151(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 148 149 150 303 304 308
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 146 148 149 150 303 304 308
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[65],13[90],102[1022],103[1023],120[1078],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(9) 0[17],100[956],146[1093],148[1094],149[1095],150[1096],303[1211],304[1212],308[1213]
;; rd  kill	(46) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],146[1093],148[1094],149[1095],150[1096],303[1211],304[1212],308[1213]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(9) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u168(7){ d65(bb 0 insn -1) }u169(13){ d90(bb 0 insn -1) }u170(102){ d1022(bb 0 insn -1) }u171(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(1) 114[1070]
;; rd  kill	(15) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(10) 7[65],13[90],102[1022],103[1023],114[1070],277[1179,1180,1181],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u173(7){ d65(bb 0 insn -1) }u174(13){ d90(bb 0 insn -1) }u175(102){ d1022(bb 0 insn -1) }u176(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(9) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181],278[1192],450[1320]
;; rd  gen 	(2) 114[1069],277[1190]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1069],277[1190],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 20 18 21 16 )->[22]->( 23 61 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u178(7){ d65(bb 0 insn -1) }u179(13){ d90(bb 0 insn -1) }u180(102){ d1022(bb 0 insn -1) }u181(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 309
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 309
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],114[1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[998],309[1214]
;; rd  kill	(1) 309[1214]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],114[1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u186(7){ d65(bb 0 insn -1) }u187(13){ d90(bb 0 insn -1) }u188(102){ d1022(bb 0 insn -1) }u189(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 123 310
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 122 123 310
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],114[1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(5) 0[15],100[955],122[1079],123[1080],310[1215]
;; rd  kill	(42) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],122[1079],123[1080],310[1215]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; rd  out 	(13) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 23 )->[24]->( 61 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u200(7){ d65(bb 0 insn -1) }u201(13){ d90(bb 0 insn -1) }u202(102){ d1022(bb 0 insn -1) }u203(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(13) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1068],277[1189]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1068],277[1189],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 23 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u205(7){ d65(bb 0 insn -1) }u206(13){ d90(bb 0 insn -1) }u207(102){ d1022(bb 0 insn -1) }u208(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  gen 	 100 [cc] 158
;; live  kill	
;; rd  in  	(13) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[996],158[1130]
;; rd  kill	(17) 158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],158[1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 25 )->[26]->( 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u212(7){ d65(bb 0 insn -1) }u213(13){ d90(bb 0 insn -1) }u214(102){ d1022(bb 0 insn -1) }u215(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 155 158 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 277 278 450
;; live  gen 	 155 158 275
;; live  kill	
;; rd  in  	(14) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],158[1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1113],158[1129],275[1178]
;; rd  kill	(36) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],275[1177,1178]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1113],158[1129],275[1178],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u218(7){ d65(bb 0 insn -1) }u219(13){ d90(bb 0 insn -1) }u220(102){ d1022(bb 0 insn -1) }u221(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 155 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 277 278 450
;; live  gen 	 155 275
;; live  kill	
;; rd  in  	(14) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],158[1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 155[1097],275[1177]
;; rd  kill	(19) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],275[1177,1178]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097],158[1130],275[1177],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 27 26 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u224(7){ d65(bb 0 insn -1) }u225(13){ d90(bb 0 insn -1) }u226(102){ d1022(bb 0 insn -1) }u227(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 311
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  gen 	 100 [cc] 311
;; live  kill	
;; rd  in  	(19) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1113],158[1129,1130],275[1177,1178],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[995],311[1216]
;; rd  kill	(1) 311[1216]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 275 277 278 450
;; rd  out 	(19) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1113],158[1129,1130],275[1177,1178],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u232(7){ d65(bb 0 insn -1) }u233(13){ d90(bb 0 insn -1) }u234(102){ d1022(bb 0 insn -1) }u235(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 275 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 158 275
;; lr  def 	 155 158 312
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 158 275 277 278 450
;; live  gen 	 155 158 312
;; live  kill	
;; rd  in  	(19) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1113],158[1129,1130],275[1177,1178],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1112],158[1128],312[1217]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],312[1217]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1112],158[1128],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 29 28 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u242(7){ d65(bb 0 insn -1) }u243(13){ d90(bb 0 insn -1) }u244(102){ d1022(bb 0 insn -1) }u245(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 313
;; live  kill	
;; rd  in  	(21) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1112,1113],158[1128,1129,1130],275[1177,1178],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[994],313[1218]
;; rd  kill	(1) 313[1218]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(19) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1112,1113],158[1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u250(7){ d65(bb 0 insn -1) }u251(13){ d90(bb 0 insn -1) }u252(102){ d1022(bb 0 insn -1) }u253(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 314
;; live  kill	
;; rd  in  	(19) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1112,1113],158[1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1111],158[1127],314[1219]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],314[1219]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1111],158[1127],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 31 30 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u260(7){ d65(bb 0 insn -1) }u261(13){ d90(bb 0 insn -1) }u262(102){ d1022(bb 0 insn -1) }u263(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 315
;; live  kill	
;; rd  in  	(21) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1111,1112,1113],158[1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[993],315[1220]
;; rd  kill	(1) 315[1220]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(21) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1111,1112,1113],158[1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u268(7){ d65(bb 0 insn -1) }u269(13){ d90(bb 0 insn -1) }u270(102){ d1022(bb 0 insn -1) }u271(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 316
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 316
;; live  kill	
;; rd  in  	(21) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1111,1112,1113],158[1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1110],158[1126],316[1221]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],316[1221]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1110],158[1126],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 33 32 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u278(7){ d65(bb 0 insn -1) }u279(13){ d90(bb 0 insn -1) }u280(102){ d1022(bb 0 insn -1) }u281(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 317
;; live  kill	
;; rd  in  	(23) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1110,1111,1112,1113],158[1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[992],317[1222]
;; rd  kill	(1) 317[1222]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(23) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1110,1111,1112,1113],158[1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u286(7){ d65(bb 0 insn -1) }u287(13){ d90(bb 0 insn -1) }u288(102){ d1022(bb 0 insn -1) }u289(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 318
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 318
;; live  kill	
;; rd  in  	(23) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1110,1111,1112,1113],158[1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1109],158[1125],318[1223]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],318[1223]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1109],158[1125],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u296(7){ d65(bb 0 insn -1) }u297(13){ d90(bb 0 insn -1) }u298(102){ d1022(bb 0 insn -1) }u299(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 319
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 319
;; live  kill	
;; rd  in  	(25) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1109,1110,1111,1112,1113],158[1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[991],319[1224]
;; rd  kill	(1) 319[1224]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(25) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1109,1110,1111,1112,1113],158[1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u304(7){ d65(bb 0 insn -1) }u305(13){ d90(bb 0 insn -1) }u306(102){ d1022(bb 0 insn -1) }u307(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 320
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 320
;; live  kill	
;; rd  in  	(25) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1109,1110,1111,1112,1113],158[1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1108],158[1124],320[1225]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],320[1225]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1108],158[1124],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 37 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u314(7){ d65(bb 0 insn -1) }u315(13){ d90(bb 0 insn -1) }u316(102){ d1022(bb 0 insn -1) }u317(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 321
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 321
;; live  kill	
;; rd  in  	(27) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1108,1109,1110,1111,1112,1113],158[1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[990],321[1226]
;; rd  kill	(1) 321[1226]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(27) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1108,1109,1110,1111,1112,1113],158[1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u322(7){ d65(bb 0 insn -1) }u323(13){ d90(bb 0 insn -1) }u324(102){ d1022(bb 0 insn -1) }u325(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 322
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 322
;; live  kill	
;; rd  in  	(27) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1108,1109,1110,1111,1112,1113],158[1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1107],158[1123],322[1227]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],322[1227]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1107],158[1123],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 39 38 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u332(7){ d65(bb 0 insn -1) }u333(13){ d90(bb 0 insn -1) }u334(102){ d1022(bb 0 insn -1) }u335(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 323
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 323
;; live  kill	
;; rd  in  	(29) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1107,1108,1109,1110,1111,1112,1113],158[1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[989],323[1228]
;; rd  kill	(1) 323[1228]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(29) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1107,1108,1109,1110,1111,1112,1113],158[1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u340(7){ d65(bb 0 insn -1) }u341(13){ d90(bb 0 insn -1) }u342(102){ d1022(bb 0 insn -1) }u343(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 324
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 324
;; live  kill	
;; rd  in  	(29) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1107,1108,1109,1110,1111,1112,1113],158[1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1106],158[1122],324[1229]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],324[1229]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1106],158[1122],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 41 40 )->[42]->( 43 44 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u350(7){ d65(bb 0 insn -1) }u351(13){ d90(bb 0 insn -1) }u352(102){ d1022(bb 0 insn -1) }u353(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 325
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 325
;; live  kill	
;; rd  in  	(31) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1106,1107,1108,1109,1110,1111,1112,1113],158[1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[988],325[1230]
;; rd  kill	(1) 325[1230]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(31) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1106,1107,1108,1109,1110,1111,1112,1113],158[1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 42 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u358(7){ d65(bb 0 insn -1) }u359(13){ d90(bb 0 insn -1) }u360(102){ d1022(bb 0 insn -1) }u361(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 326
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 326
;; live  kill	
;; rd  in  	(31) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1106,1107,1108,1109,1110,1111,1112,1113],158[1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1105],158[1121],326[1231]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],326[1231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1105],158[1121],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 43 42 )->[44]->( 45 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u368(7){ d65(bb 0 insn -1) }u369(13){ d90(bb 0 insn -1) }u370(102){ d1022(bb 0 insn -1) }u371(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 327
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 327
;; live  kill	
;; rd  in  	(33) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[987],327[1232]
;; rd  kill	(1) 327[1232]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(33) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 44 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u376(7){ d65(bb 0 insn -1) }u377(13){ d90(bb 0 insn -1) }u378(102){ d1022(bb 0 insn -1) }u379(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 328
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 328
;; live  kill	
;; rd  in  	(33) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1104],158[1120],328[1233]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],328[1233]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1104],158[1120],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 45 44 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u386(7){ d65(bb 0 insn -1) }u387(13){ d90(bb 0 insn -1) }u388(102){ d1022(bb 0 insn -1) }u389(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 329
;; live  kill	
;; rd  in  	(35) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[986],329[1234]
;; rd  kill	(1) 329[1234]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(35) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u394(7){ d65(bb 0 insn -1) }u395(13){ d90(bb 0 insn -1) }u396(102){ d1022(bb 0 insn -1) }u397(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 330
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 330
;; live  kill	
;; rd  in  	(35) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1103],158[1119],330[1235]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],330[1235]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1103],158[1119],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 47 46 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u404(7){ d65(bb 0 insn -1) }u405(13){ d90(bb 0 insn -1) }u406(102){ d1022(bb 0 insn -1) }u407(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 331
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 331
;; live  kill	
;; rd  in  	(37) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[985],331[1236]
;; rd  kill	(1) 331[1236]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(37) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u412(7){ d65(bb 0 insn -1) }u413(13){ d90(bb 0 insn -1) }u414(102){ d1022(bb 0 insn -1) }u415(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 332
;; live  kill	
;; rd  in  	(37) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1102],158[1118],332[1237]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],332[1237]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1102],158[1118],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 49 48 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u422(7){ d65(bb 0 insn -1) }u423(13){ d90(bb 0 insn -1) }u424(102){ d1022(bb 0 insn -1) }u425(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 333
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 333
;; live  kill	
;; rd  in  	(39) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[984],333[1238]
;; rd  kill	(1) 333[1238]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(39) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 50 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u430(7){ d65(bb 0 insn -1) }u431(13){ d90(bb 0 insn -1) }u432(102){ d1022(bb 0 insn -1) }u433(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 334
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 334
;; live  kill	
;; rd  in  	(39) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1101],158[1117],334[1239]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],334[1239]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1101],158[1117],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 51 50 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u440(7){ d65(bb 0 insn -1) }u441(13){ d90(bb 0 insn -1) }u442(102){ d1022(bb 0 insn -1) }u443(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 335
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 335
;; live  kill	
;; rd  in  	(41) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[983],335[1240]
;; rd  kill	(1) 335[1240]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(41) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 52 )->[53]->( 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u448(7){ d65(bb 0 insn -1) }u449(13){ d90(bb 0 insn -1) }u450(102){ d1022(bb 0 insn -1) }u451(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 336
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 336
;; live  kill	
;; rd  in  	(41) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1100],158[1116],336[1241]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],336[1241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1100],158[1116],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 53 52 )->[54]->( 55 56 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u458(7){ d65(bb 0 insn -1) }u459(13){ d90(bb 0 insn -1) }u460(102){ d1022(bb 0 insn -1) }u461(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 337
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 337
;; live  kill	
;; rd  in  	(43) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[982],337[1242]
;; rd  kill	(1) 337[1242]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(43) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 54 )->[55]->( 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u466(7){ d65(bb 0 insn -1) }u467(13){ d90(bb 0 insn -1) }u468(102){ d1022(bb 0 insn -1) }u469(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 155 158 338
;; live  kill	
;; rd  in  	(43) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1099],158[1115],338[1243]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],338[1243]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1099],158[1115],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 55 54 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u476(7){ d65(bb 0 insn -1) }u477(13){ d90(bb 0 insn -1) }u478(102){ d1022(bb 0 insn -1) }u479(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 339
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 155 158 277 278 450
;; live  gen 	 100 [cc] 339
;; live  kill	
;; rd  in  	(45) 7[65],13[90],102[1022],103[1023],122[1079],123[1080],155[1097,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[981],339[1244]
;; rd  kill	(1) 339[1244]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; rd  out 	(44) 7[65],13[90],102[1022],103[1023],123[1080],155[1097,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 56 )->[57]->( 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u484(7){ d65(bb 0 insn -1) }u485(13){ d90(bb 0 insn -1) }u486(102){ d1022(bb 0 insn -1) }u487(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158
;; lr  def 	 155 158 340
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 155 158 277 278 450
;; live  gen 	 155 158 340
;; live  kill	
;; rd  in  	(44) 7[65],13[90],102[1022],103[1023],123[1080],155[1097,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 155[1098],158[1114],340[1245]
;; rd  kill	(35) 155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],340[1245]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; rd  out 	(13) 7[65],13[90],102[1022],103[1023],155[1098],158[1114],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 57 56 )->[58]->( 60 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u494(7){ d65(bb 0 insn -1) }u495(13){ d90(bb 0 insn -1) }u496(102){ d1022(bb 0 insn -1) }u497(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 185 188 189 190 341 342 343 347
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 158 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 185 188 189 190 341 342 343 347
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(46) 7[65],13[90],102[1022],103[1023],123[1080],155[1097,1098,1099,1100,1101,1102,1103,1104,1105,1106,1107,1108,1109,1110,1111,1112,1113],158[1114,1115,1116,1117,1118,1119,1120,1121,1122,1123,1124,1125,1126,1127,1128,1129,1130],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(10) 0[13],100[954],185[1131],188[1132],189[1133],190[1134],341[1246],342[1247],343[1248],347[1249]
;; rd  kill	(47) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],185[1131],188[1132],189[1133],190[1134],341[1246],342[1247],343[1248],347[1249]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(11) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 58 )->[59]->( 61 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u517(7){ d65(bb 0 insn -1) }u518(13){ d90(bb 0 insn -1) }u519(102){ d1022(bb 0 insn -1) }u520(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; rd  in  	(11) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 114[1067]
;; rd  kill	(15) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(12) 7[65],13[90],102[1022],103[1023],114[1067],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 58 )->[60]->( 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u522(7){ d65(bb 0 insn -1) }u523(13){ d90(bb 0 insn -1) }u524(102){ d1022(bb 0 insn -1) }u525(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(11) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1066],277[1188]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1066],277[1188],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 59 24 60 22 )->[61]->( 62 84 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u527(7){ d65(bb 0 insn -1) }u528(13){ d90(bb 0 insn -1) }u529(102){ d1022(bb 0 insn -1) }u530(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 348
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 348
;; live  kill	
;; rd  in  	(22) 7[65],13[90],102[1022],103[1023],114[1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[979],348[1250]
;; rd  kill	(1) 348[1250]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(22) 7[65],13[90],102[1022],103[1023],114[1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 61 )->[62]->( 63 84 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u535(7){ d65(bb 0 insn -1) }u536(13){ d90(bb 0 insn -1) }u537(102){ d1022(bb 0 insn -1) }u538(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 100 [cc] 125 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 125 126
;; live  kill	
;; rd  in  	(22) 7[65],13[90],102[1022],103[1023],114[1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(3) 100[978],125[1081],126[1082]
;; rd  kill	(2) 125[1081],126[1082]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 125 126 277 278 450
;; rd  out 	(24) 7[65],13[90],102[1022],103[1023],114[1066,1067,1068,1069,1070,1071,1072,1073,1074],125[1081],126[1082],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 62 )->[63]->( 65 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u544(7){ d65(bb 0 insn -1) }u545(13){ d90(bb 0 insn -1) }u546(102){ d1022(bb 0 insn -1) }u547(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 349
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 127 349
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(24) 7[65],13[90],102[1022],103[1023],114[1066,1067,1068,1069,1070,1071,1072,1073,1074],125[1081],126[1082],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 0[11],100[953],127[1083],349[1251]
;; rd  kill	(41) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],127[1083],349[1251]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 63 )->[64]->( 84 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u558(7){ d65(bb 0 insn -1) }u559(13){ d90(bb 0 insn -1) }u560(102){ d1022(bb 0 insn -1) }u561(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1065],277[1187]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1065],277[1187],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 63 )->[65]->( 66 68 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u563(7){ d65(bb 0 insn -1) }u564(13){ d90(bb 0 insn -1) }u565(102){ d1022(bb 0 insn -1) }u566(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 193 350 351
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 193 350 351
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 100[976],193[1135],350[1252],351[1253]
;; rd  kill	(3) 193[1135],350[1252],351[1253]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 65 )->[66]->( 67 70 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u571(7){ d65(bb 0 insn -1) }u572(13){ d90(bb 0 insn -1) }u573(102){ d1022(bb 0 insn -1) }u574(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 352 353 354
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 352 353 354
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 100[975],352[1254],353[1255],354[1256]
;; rd  kill	(3) 352[1254],353[1255],354[1256]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 66 )->[67]->( 72 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u580(7){ d65(bb 0 insn -1) }u581(13){ d90(bb 0 insn -1) }u582(102){ d1022(bb 0 insn -1) }u583(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206 355 356 357 358 359 360
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206 355 356 357 358 359 360
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(8) 200[1139],206[1143],355[1257],356[1258],357[1259],358[1260],359[1261],360[1262]
;; rd  kill	(14) 200[1136,1137,1138,1139],206[1140,1141,1142,1143],355[1257],356[1258],357[1259],358[1260],359[1261],360[1262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; rd  out 	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1139],206[1143],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 65 )->[68]->( 69 71 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u591(7){ d65(bb 0 insn -1) }u592(13){ d90(bb 0 insn -1) }u593(102){ d1022(bb 0 insn -1) }u594(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 361 362 363
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 100 [cc] 361 362 363
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 100[974],361[1263],362[1264],363[1265]
;; rd  kill	(3) 361[1263],362[1264],363[1265]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 68 )->[69]->( 72 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u600(7){ d65(bb 0 insn -1) }u601(13){ d90(bb 0 insn -1) }u602(102){ d1022(bb 0 insn -1) }u603(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206 364 365 366 367 368 369
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206 364 365 366 367 368 369
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(8) 200[1138],206[1142],364[1266],365[1267],366[1268],367[1269],368[1270],369[1271]
;; rd  kill	(14) 200[1136,1137,1138,1139],206[1140,1141,1142,1143],364[1266],365[1267],366[1268],367[1269],368[1270],369[1271]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; rd  out 	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1138],206[1142],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 66 )->[70]->( 72 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u611(7){ d65(bb 0 insn -1) }u612(13){ d90(bb 0 insn -1) }u613(102){ d1022(bb 0 insn -1) }u614(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 200[1137],206[1141]
;; rd  kill	(8) 200[1136,1137,1138,1139],206[1140,1141,1142,1143]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; rd  out 	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1137],206[1141],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 68 )->[71]->( 72 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u615(7){ d65(bb 0 insn -1) }u616(13){ d90(bb 0 insn -1) }u617(102){ d1022(bb 0 insn -1) }u618(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 450
;; live  gen 	 200 206
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 200[1136],206[1140]
;; rd  kill	(8) 200[1136,1137,1138,1139],206[1140,1141,1142,1143]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; rd  out 	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136],206[1140],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 71 67 69 70 )->[72]->( 73 77 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u619(7){ d65(bb 0 insn -1) }u620(13){ d90(bb 0 insn -1) }u621(102){ d1022(bb 0 insn -1) }u622(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 207 370 371
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 450
;; live  gen 	 100 [cc] 207 370 371
;; live  kill	
;; rd  in  	(24) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 100[973],207[1144],370[1272],371[1273]
;; rd  kill	(3) 207[1144],370[1272],371[1273]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; rd  out 	(25) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 72 )->[73]->( 74 75 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u629(7){ d65(bb 0 insn -1) }u630(13){ d90(bb 0 insn -1) }u631(102){ d1022(bb 0 insn -1) }u632(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 209
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 100 [cc] 209
;; live  kill	
;; rd  in  	(25) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(2) 100[972],209[1145]
;; rd  kill	(1) 209[1145]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; rd  out 	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],209[1145],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 73 )->[74]->( 81 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u636(7){ d65(bb 0 insn -1) }u637(13){ d90(bb 0 insn -1) }u638(102){ d1022(bb 0 insn -1) }u639(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 370
;; lr  def 	 212 214 217 219 373 374 375 376 379 380 381
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 212 214 217 219 373 374 375 376 379 380 381
;; live  kill	
;; rd  in  	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],209[1145],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(11) 212[1146],214[1147],217[1148],219[1149],373[1274],374[1275],375[1276],376[1277],379[1278],380[1279],381[1280]
;; rd  kill	(11) 212[1146],214[1147],217[1148],219[1149],373[1274],374[1275],375[1276],376[1277],379[1278],380[1279],381[1280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 73 )->[75]->( 76 81 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u662(7){ d65(bb 0 insn -1) }u663(13){ d90(bb 0 insn -1) }u664(102){ d1022(bb 0 insn -1) }u665(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 209
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 209 277 278 370 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(18) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],209[1145],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(1) 100[971]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 75 )->[76]->( 81 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u668(7){ d65(bb 0 insn -1) }u669(13){ d90(bb 0 insn -1) }u670(102){ d1022(bb 0 insn -1) }u671(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 370
;; lr  def 	 222 224 227 229 385 386 387 388 391 392 393
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 277 278 370 450
;; live  gen 	 222 224 227 229 385 386 387 388 391 392 393
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(11) 222[1150],224[1151],227[1152],229[1153],385[1281],386[1282],387[1283],388[1284],391[1285],392[1286],393[1287]
;; rd  kill	(11) 222[1150],224[1151],227[1152],229[1153],385[1281],386[1282],387[1283],388[1284],391[1285],392[1286],393[1287]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 72 )->[77]->( 78 79 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u694(7){ d65(bb 0 insn -1) }u695(13){ d90(bb 0 insn -1) }u696(102){ d1022(bb 0 insn -1) }u697(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 230
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 277 278 370 450
;; live  gen 	 100 [cc] 230
;; live  kill	
;; rd  in  	(25) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(2) 100[970],230[1154]
;; rd  kill	(1) 230[1154]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 230 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 206 230 277 278 370 450
;; rd  out 	(26) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],230[1154],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 77 )->[78]->( 81 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u701(7){ d65(bb 0 insn -1) }u702(13){ d90(bb 0 insn -1) }u703(102){ d1022(bb 0 insn -1) }u704(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 206 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 206 370
;; lr  def 	 233 235 238 240 397 398 399 400 403 404 405
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 206 277 278 370 450
;; live  gen 	 233 235 238 240 397 398 399 400 403 404 405
;; live  kill	
;; rd  in  	(26) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],230[1154],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(11) 233[1155],235[1156],238[1157],240[1158],397[1288],398[1289],399[1290],400[1291],403[1292],404[1293],405[1294]
;; rd  kill	(11) 233[1155],235[1156],238[1157],240[1158],397[1288],398[1289],399[1290],400[1291],403[1292],404[1293],405[1294]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 77 )->[79]->( 80 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u731(7){ d65(bb 0 insn -1) }u732(13){ d90(bb 0 insn -1) }u733(102){ d1022(bb 0 insn -1) }u734(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 230 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 230
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 230 277 278 370 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(26) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],206[1140,1141,1142,1143],230[1154],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(1) 100[969]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; rd  out 	(21) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 79 )->[80]->( 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u737(7){ d65(bb 0 insn -1) }u738(13){ d90(bb 0 insn -1) }u739(102){ d1022(bb 0 insn -1) }u740(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 200 370
;; lr  def 	 243 245 248 250 409 410 411 412 415 416 417
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 127 200 277 278 370 450
;; live  gen 	 243 245 248 250 409 410 411 412 415 416 417
;; live  kill	
;; rd  in  	(21) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(11) 243[1159],245[1160],248[1161],250[1162],409[1295],410[1296],411[1297],412[1298],415[1299],416[1300],417[1301]
;; rd  kill	(11) 243[1159],245[1160],248[1161],250[1162],409[1295],410[1296],411[1297],412[1298],415[1299],416[1300],417[1301]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],127[1083],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 74 80 76 78 75 79 )->[81]->( 83 82 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u767(7){ d65(bb 0 insn -1) }u768(13){ d90(bb 0 insn -1) }u769(102){ d1022(bb 0 insn -1) }u770(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 251 254 255 256 420 421 422 426
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 251 254 255 256 420 421 422 426
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(21) 7[65],13[90],102[1022],103[1023],125[1081],126[1082],127[1083],200[1136,1137,1138,1139],277[1179,1180,1181,1188,1189,1190,1191],278[1192],370[1272],450[1320]
;; rd  gen 	(10) 0[9],100[952],251[1163],254[1164],255[1165],256[1166],420[1302],421[1303],422[1304],426[1305]
;; rd  kill	(47) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],251[1163],254[1164],255[1165],256[1166],420[1302],421[1303],422[1304],426[1305]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(13) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 81 )->[82]->( 84 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u788(7){ d65(bb 0 insn -1) }u789(13){ d90(bb 0 insn -1) }u790(102){ d1022(bb 0 insn -1) }u791(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; rd  in  	(13) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 114[1064]
;; rd  kill	(15) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(14) 7[65],13[90],102[1022],103[1023],114[1064],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 81 )->[83]->( 84 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u793(7){ d65(bb 0 insn -1) }u794(13){ d90(bb 0 insn -1) }u795(102){ d1022(bb 0 insn -1) }u796(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(13) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1063],277[1186]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1063],277[1186],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 61 82 64 83 62 )->[84]->( 85 94 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u798(7){ d65(bb 0 insn -1) }u799(13){ d90(bb 0 insn -1) }u800(102){ d1022(bb 0 insn -1) }u801(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 427
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 427
;; live  kill	
;; rd  in  	(29) 7[65],13[90],102[1022],103[1023],114[1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],125[1081],126[1082],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[967],427[1306]
;; rd  kill	(1) 427[1306]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(27) 7[65],13[90],102[1022],103[1023],114[1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 84 )->[85]->( 87 86 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u806(7){ d65(bb 0 insn -1) }u807(13){ d90(bb 0 insn -1) }u808(102){ d1022(bb 0 insn -1) }u809(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130 428
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 129 130 428
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(27) 7[65],13[90],102[1022],103[1023],114[1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(5) 0[7],100[951],129[1084],130[1085],428[1307]
;; rd  kill	(42) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],129[1084],130[1085],428[1307]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 85 )->[86]->( 94 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u820(7){ d65(bb 0 insn -1) }u821(13){ d90(bb 0 insn -1) }u822(102){ d1022(bb 0 insn -1) }u823(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1062],277[1185]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1062],277[1185],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 85 )->[87]->( 88 89 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u825(7){ d65(bb 0 insn -1) }u826(13){ d90(bb 0 insn -1) }u827(102){ d1022(bb 0 insn -1) }u828(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 100[965]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 87 )->[88]->( 91 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u831(7){ d65(bb 0 insn -1) }u832(13){ d90(bb 0 insn -1) }u833(102){ d1022(bb 0 insn -1) }u834(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 259 261 429 430
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  gen 	 259 261 429 430
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 259[1167],261[1168],429[1308],430[1309]
;; rd  kill	(4) 259[1167],261[1168],429[1308],430[1309]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 87 )->[89]->( 90 91 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u841(7){ d65(bb 0 insn -1) }u842(13){ d90(bb 0 insn -1) }u843(102){ d1022(bb 0 insn -1) }u844(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 129 130 277 278 450
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],129[1084],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 100[964]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 89 )->[90]->( 91 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u847(7){ d65(bb 0 insn -1) }u848(13){ d90(bb 0 insn -1) }u849(102){ d1022(bb 0 insn -1) }u850(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 262 264 432 433
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 277 278 450
;; live  gen 	 262 264 432 433
;; live  kill	
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 262[1169],264[1170],432[1310],433[1311]
;; rd  kill	(4) 262[1169],264[1170],432[1310],433[1311]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 88 90 89 )->[91]->( 93 92 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u857(7){ d65(bb 0 insn -1) }u858(13){ d90(bb 0 insn -1) }u859(102){ d1022(bb 0 insn -1) }u860(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 265 266 435 437
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 265 266 435 437
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(16) 7[65],13[90],102[1022],103[1023],130[1085],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(6) 0[5],100[950],265[1171],266[1172],435[1312],437[1313]
;; rd  kill	(43) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],265[1171],266[1172],435[1312],437[1313]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(15) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 91 )->[92]->( 94 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u871(7){ d65(bb 0 insn -1) }u872(13){ d90(bb 0 insn -1) }u873(102){ d1022(bb 0 insn -1) }u874(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 114
;; live  kill	
;; rd  in  	(15) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 114[1061]
;; rd  kill	(15) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],114[1061],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 91 )->[93]->( 94 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u876(7){ d65(bb 0 insn -1) }u877(13){ d90(bb 0 insn -1) }u878(102){ d1022(bb 0 insn -1) }u879(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 114 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278 450
;; live  gen 	 114 277
;; live  kill	
;; rd  in  	(15) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 114[1060],277[1184]
;; rd  kill	(28) 114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; rd  out 	(8) 7[65],13[90],102[1022],103[1023],114[1060],277[1184],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 92 86 93 84 )->[94]->( 95 98 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u881(7){ d65(bb 0 insn -1) }u882(13){ d90(bb 0 insn -1) }u883(102){ d1022(bb 0 insn -1) }u884(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 438
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 277 278 450
;; live  gen 	 100 [cc] 438
;; live  kill	
;; rd  in  	(32) 7[65],13[90],102[1022],103[1023],114[1060,1061,1062,1063,1064,1065,1066,1067,1068,1069,1070,1071,1072,1073,1074],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(2) 100[962],438[1314]
;; rd  kill	(1) 438[1314]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 94 )->[95]->( 97 96 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u889(7){ d65(bb 0 insn -1) }u890(13){ d90(bb 0 insn -1) }u891(102){ d1022(bb 0 insn -1) }u892(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 132 439
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 278 450
;; live  gen 	 0 [r0] 100 [cc] 132 439
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(4) 0[3],100[949],132[1086],439[1315]
;; rd  kill	(41) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],132[1086],439[1315]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; rd  out 	(17) 7[65],13[90],102[1022],103[1023],132[1086],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 95 97 )->[96]->( 98 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u901(7){ d65(bb 0 insn -1) }u902(13){ d90(bb 0 insn -1) }u903(102){ d1022(bb 0 insn -1) }u904(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; live  gen 	 277
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],132[1086],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],450[1320]
;; rd  gen 	(1) 277[1183]
;; rd  kill	(13) 277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; rd  out 	(6) 7[65],13[90],102[1022],103[1023],277[1183],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 95 )->[97]->( 96 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u905(7){ d65(bb 0 insn -1) }u906(13){ d90(bb 0 insn -1) }u907(102){ d1022(bb 0 insn -1) }u908(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 269 271 272 273 440 441 445
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 277 450
;; live  gen 	 0 [r0] 100 [cc] 269 271 272 273 440 441 445
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],132[1086],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],450[1320]
;; rd  gen 	(9) 0[1],100[948],269[1173],271[1174],272[1175],273[1176],440[1316],441[1317],445[1318]
;; rd  kill	(46) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25],14[91,92,93,94,95,96,97,98,99,100,101,102,103],269[1173],271[1174],272[1175],273[1176],440[1316],441[1317],445[1318]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1184,1185,1186,1187,1188,1189,1190,1191],450[1320]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 94 96 97 )->[98]->( 100 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u925(7){ d65(bb 0 insn -1) }u926(13){ d90(bb 0 insn -1) }u927(102){ d1022(bb 0 insn -1) }u928(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 450
;; lr  def 	 447
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277 450
;; live  gen 	 447
;; live  kill	
;; rd  in  	(18) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1183,1184,1185,1186,1187,1188,1189,1190,1191],278[1192],450[1320]
;; rd  gen 	(1) 447[1319]
;; rd  kill	(1) 447[1319]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; rd  out 	(16) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 2 )->[99]->( 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u932(7){ d65(bb 0 insn -1) }u933(13){ d90(bb 0 insn -1) }u934(102){ d1022(bb 0 insn -1) }u935(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 277
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 277
;; live  kill	
;; rd  in  	(6) 7[65],13[90],102[1022],103[1023],278[1192],450[1320]
;; rd  gen 	(1) 277[1182]
;; rd  kill	(13) 277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; rd  out 	(5) 7[65],13[90],102[1022],103[1023],277[1182]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 99 98 )->[100]->( 1 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u936(7){ d65(bb 0 insn -1) }u937(13){ d90(bb 0 insn -1) }u938(102){ d1022(bb 0 insn -1) }u939(103){ d1023(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 277
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(17) 7[65],13[90],102[1022],103[1023],277[1179,1180,1181,1182,1183,1184,1185,1186,1187,1188,1189,1190,1191]
;; rd  gen 	(1) 0[0]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[65],13[90],102[1022],103[1023]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }
;;   reg 103 { d1023(bb 0 insn -1) }

( 100 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u942(0){ d0(bb 100 insn 1002) }u943(7){ d65(bb 0 insn -1) }u944(13){ d90(bb 0 insn -1) }u945(102){ d1022(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[65],13[90],102[1022],103[1023]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 100 insn 1002) }
;;   reg 7 { d65(bb 0 insn -1) }
;;   reg 13 { d90(bb 0 insn -1) }
;;   reg 102 { d1022(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 75 to worklist
  Adding insn 69 to worklist
  Adding insn 84 to worklist
  Adding insn 90 to worklist
  Adding insn 97 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 116 to worklist
  Adding insn 123 to worklist
  Adding insn 129 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 165 to worklist
  Adding insn 181 to worklist
  Adding insn 175 to worklist
  Adding insn 211 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 229 to worklist
  Adding insn 251 to worklist
  Adding insn 245 to worklist
  Adding insn 261 to worklist
  Adding insn 276 to worklist
  Adding insn 292 to worklist
  Adding insn 309 to worklist
  Adding insn 326 to worklist
  Adding insn 343 to worklist
  Adding insn 360 to worklist
  Adding insn 377 to worklist
  Adding insn 394 to worklist
  Adding insn 411 to worklist
  Adding insn 428 to worklist
  Adding insn 445 to worklist
  Adding insn 462 to worklist
  Adding insn 479 to worklist
  Adding insn 496 to worklist
  Adding insn 513 to worklist
  Adding insn 554 to worklist
  Adding insn 543 to worklist
  Adding insn 540 to worklist
  Adding insn 537 to worklist
  Adding insn 534 to worklist
  Adding insn 529 to worklist
  Adding insn 575 to worklist
  Adding insn 581 to worklist
  Adding insn 605 to worklist
  Adding insn 599 to worklist
  Adding insn 617 to worklist
  Adding insn 614 to worklist
  Adding insn 626 to worklist
  Adding insn 644 to worklist
  Adding insn 662 to worklist
  Adding insn 659 to worklist
  Adding insn 667 to worklist
  Adding insn 692 to worklist
  Adding insn 685 to worklist
  Adding insn 680 to worklist
  Adding insn 673 to worklist
  Adding insn 699 to worklist
  Adding insn 724 to worklist
  Adding insn 717 to worklist
  Adding insn 712 to worklist
  Adding insn 705 to worklist
  Adding insn 732 to worklist
  Adding insn 757 to worklist
  Adding insn 750 to worklist
  Adding insn 745 to worklist
  Adding insn 738 to worklist
  Adding insn 764 to worklist
  Adding insn 789 to worklist
  Adding insn 782 to worklist
  Adding insn 777 to worklist
  Adding insn 770 to worklist
  Adding insn 822 to worklist
  Adding insn 809 to worklist
  Adding insn 806 to worklist
  Adding insn 803 to worklist
  Adding insn 800 to worklist
  Adding insn 795 to worklist
  Adding insn 845 to worklist
  Adding insn 864 to worklist
  Adding insn 858 to worklist
  Adding insn 873 to worklist
  Adding insn 881 to worklist
  Adding insn 877 to worklist
  Adding insn 888 to worklist
  Adding insn 896 to worklist
  Adding insn 892 to worklist
  Adding insn 917 to worklist
  Adding insn 908 to worklist
  Adding insn 905 to worklist
  Adding insn 902 to worklist
  Adding insn 936 to worklist
  Adding insn 952 to worklist
  Adding insn 946 to worklist
  Adding insn 982 to worklist
  Adding insn 973 to worklist
  Adding insn 970 to worklist
  Adding insn 967 to worklist
  Adding insn 964 to worklist
  Adding insn 960 to worklist
  Adding insn 993 to worklist
  Adding insn 1003 to worklist
Finished finding needed instructions:
  Adding insn 1002 to worklist
Processing use of (reg 277 [ <retval> ]) in insn 1002:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 13 to worklist
  Adding insn 14 to worklist
  Adding insn 21 to worklist
  Adding insn 22 to worklist
  Adding insn 23 to worklist
  Adding insn 24 to worklist
  Adding insn 25 to worklist
  Adding insn 26 to worklist
  Adding insn 153 to worklist
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 286) in insn 5:
  Adding insn 51 to worklist
Processing use of (reg 114 [ _2 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 50:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 282) in insn 4:
  Adding insn 41 to worklist
Processing use of (subreg (reg 300) 0) in insn 153:
  Adding insn 151 to worklist
Processing use of (reg 100 cc) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 298) in insn 150:
  Adding insn 142 to worklist
Processing use of (reg 0 r0) in insn 142:
Processing use of (reg 0 r0) in insn 1003:
Processing use of (subreg (reg 447) 0) in insn 993:
  Adding insn 991 to worklist
Processing use of (reg 450) in insn 993:
  Adding insn 34 to worklist
Processing use of (reg 440) in insn 960:
  Adding insn 959 to worklist
Processing use of (reg 271 [ _264 ]) in insn 964:
  Adding insn 962 to worklist
Processing use of (reg 440) in insn 964:
Processing use of (reg 132 [ _30 ]) in insn 962:
  Adding insn 939 to worklist
Processing use of (reg 441) in insn 962:
  Adding insn 961 to worklist
Processing use of (reg 269 [ _262 ]) in insn 961:
Processing use of (reg 278 [ pOBInit ]) in insn 939:
Processing use of (reg 440) in insn 967:
Processing use of (reg 273 [ _266 ]) in insn 970:
  Adding insn 968 to worklist
Processing use of (reg 440) in insn 970:
Processing use of (reg 272 [ _265 ]) in insn 968:
Processing use of (reg 13 sp) in insn 973:
Processing use of (reg 0 r0) in insn 973:
  Adding insn 972 to worklist
Processing use of (reg 100 cc) in insn 982:
  Adding insn 981 to worklist
Processing use of (reg 445) in insn 981:
  Adding insn 974 to worklist
Processing use of (reg 0 r0) in insn 974:
Processing use of (reg 13 sp) in insn 946:
Processing use of (reg 0 r0) in insn 946:
  Adding insn 945 to worklist
Processing use of (reg 100 cc) in insn 952:
  Adding insn 951 to worklist
Processing use of (reg 439) in insn 951:
  Adding insn 947 to worklist
Processing use of (reg 0 r0) in insn 947:
Processing use of (reg 100 cc) in insn 936:
  Adding insn 935 to worklist
Processing use of (reg 438) in insn 935:
  Adding insn 934 to worklist
Processing use of (reg 114 [ _2 ]) in insn 934:
  Adding insn 77 to worklist
  Adding insn 154 to worklist
  Adding insn 183 to worklist
  Adding insn 213 to worklist
  Adding insn 220 to worklist
  Adding insn 253 to worklist
  Adding insn 556 to worklist
  Adding insn 563 to worklist
  Adding insn 607 to worklist
  Adding insn 824 to worklist
  Adding insn 831 to worklist
  Adding insn 866 to worklist
  Adding insn 919 to worklist
  Adding insn 926 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 926:
Processing use of (reg 278 [ pOBInit ]) in insn 919:
Processing use of (reg 278 [ pOBInit ]) in insn 866:
Processing use of (reg 278 [ pOBInit ]) in insn 831:
Processing use of (reg 278 [ pOBInit ]) in insn 824:
Processing use of (reg 278 [ pOBInit ]) in insn 607:
Processing use of (reg 278 [ pOBInit ]) in insn 563:
Processing use of (reg 278 [ pOBInit ]) in insn 556:
Processing use of (reg 278 [ pOBInit ]) in insn 253:
Processing use of (reg 278 [ pOBInit ]) in insn 220:
Processing use of (reg 278 [ pOBInit ]) in insn 213:
Processing use of (reg 278 [ pOBInit ]) in insn 183:
Processing use of (reg 278 [ pOBInit ]) in insn 154:
Processing use of (reg 278 [ pOBInit ]) in insn 77:
Processing use of (reg 435) in insn 902:
  Adding insn 901 to worklist
Processing use of (reg 266 [ _258 ]) in insn 905:
  Adding insn 903 to worklist
Processing use of (reg 435) in insn 905:
Processing use of (reg 265 [ _257 ]) in insn 903:
Processing use of (reg 13 sp) in insn 908:
Processing use of (reg 0 r0) in insn 908:
  Adding insn 907 to worklist
Processing use of (reg 100 cc) in insn 917:
  Adding insn 916 to worklist
Processing use of (reg 437) in insn 916:
  Adding insn 909 to worklist
Processing use of (reg 0 r0) in insn 909:
Processing use of (reg 432) in insn 892:
  Adding insn 891 to worklist
Processing use of (reg 264 [ _256 ]) in insn 896:
  Adding insn 894 to worklist
Processing use of (reg 432) in insn 896:
Processing use of (reg 130 [ _26 ]) in insn 894:
  Adding insn 849 to worklist
Processing use of (reg 433) in insn 894:
  Adding insn 893 to worklist
Processing use of (reg 262 [ _254 ]) in insn 893:
Processing use of (reg 278 [ pOBInit ]) in insn 849:
Processing use of (reg 100 cc) in insn 888:
  Adding insn 887 to worklist
Processing use of (reg 129 [ _25 ]) in insn 887:
  Adding insn 848 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 848:
Processing use of (reg 429) in insn 877:
  Adding insn 876 to worklist
Processing use of (reg 261 [ _253 ]) in insn 881:
  Adding insn 879 to worklist
Processing use of (reg 429) in insn 881:
Processing use of (reg 130 [ _26 ]) in insn 879:
Processing use of (reg 430) in insn 879:
  Adding insn 878 to worklist
Processing use of (reg 259 [ _251 ]) in insn 878:
Processing use of (reg 100 cc) in insn 873:
  Adding insn 872 to worklist
Processing use of (reg 129 [ _25 ]) in insn 872:
Processing use of (reg 13 sp) in insn 858:
Processing use of (reg 0 r0) in insn 858:
  Adding insn 857 to worklist
Processing use of (reg 100 cc) in insn 864:
  Adding insn 863 to worklist
Processing use of (reg 428) in insn 863:
  Adding insn 859 to worklist
Processing use of (reg 0 r0) in insn 859:
Processing use of (reg 100 cc) in insn 845:
  Adding insn 844 to worklist
Processing use of (reg 427) in insn 844:
  Adding insn 843 to worklist
Processing use of (reg 114 [ _2 ]) in insn 843:
Processing use of (reg 420) in insn 795:
  Adding insn 794 to worklist
Processing use of (reg 254 [ _245 ]) in insn 800:
  Adding insn 798 to worklist
Processing use of (reg 420) in insn 800:
Processing use of (reg 421) in insn 798:
  Adding insn 796 to worklist
Processing use of (reg 422) in insn 798:
  Adding insn 797 to worklist
Processing use of (reg 127 [ _21 ]) in insn 797:
  Adding insn 584 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 584:
Processing use of (reg 251 [ _242 ]) in insn 796:
Processing use of (reg 420) in insn 803:
Processing use of (reg 256 [ _247 ]) in insn 806:
  Adding insn 804 to worklist
Processing use of (reg 420) in insn 806:
Processing use of (reg 255 [ _246 ]) in insn 804:
Processing use of (reg 13 sp) in insn 809:
Processing use of (reg 0 r0) in insn 809:
  Adding insn 808 to worklist
Processing use of (reg 100 cc) in insn 822:
  Adding insn 821 to worklist
Processing use of (reg 426) in insn 821:
  Adding insn 810 to worklist
Processing use of (reg 0 r0) in insn 810:
Processing use of (reg 370) in insn 770:
  Adding insn 658 to worklist
Processing use of (reg 245 [ _236 ]) in insn 777:
  Adding insn 775 to worklist
Processing use of (reg 370) in insn 777:
Processing use of (reg 410 [ reg_value ]) in insn 775:
  Adding insn 772 to worklist
Processing use of (reg 411) in insn 775:
  Adding insn 774 to worklist
Processing use of (reg 243 [ _234 ]) in insn 774:
Processing use of (reg 412) in insn 774:
  Adding insn 773 to worklist
Processing use of (reg 409) in insn 772:
  Adding insn 771 to worklist
Processing use of (reg 125 [ _19 ]) in insn 771:
  Adding insn 578 to worklist
Processing use of (reg 200 [ bank2_addr ]) in insn 771:
  Adding insn 634 to worklist
  Adding insn 15 to worklist
  Adding insn 17 to worklist
  Adding insn 19 to worklist
Processing use of (reg 360) in insn 634:
  Adding insn 633 to worklist
Processing use of (reg 358) in insn 633:
  Adding insn 631 to worklist
Processing use of (reg 359) in insn 633:
  Adding insn 632 to worklist
Processing use of (reg 356) in insn 631:
  Adding insn 630 to worklist
Processing use of (reg 357 [ MEM[(uint32_t *)536835552B] ]) in insn 630:
  Adding insn 629 to worklist
Processing use of (reg 355) in insn 629:
  Adding insn 628 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 578:
Processing use of (reg 370) in insn 782:
Processing use of (reg 250 [ _241 ]) in insn 789:
  Adding insn 787 to worklist
Processing use of (reg 370) in insn 789:
Processing use of (reg 416 [ reg_value ]) in insn 787:
  Adding insn 784 to worklist
Processing use of (reg 417) in insn 787:
  Adding insn 786 to worklist
Processing use of (reg 248 [ _239 ]) in insn 786:
Processing use of (reg 412) in insn 786:
Processing use of (reg 415) in insn 784:
  Adding insn 783 to worklist
Processing use of (reg 126 [ _20 ]) in insn 783:
  Adding insn 579 to worklist
Processing use of (reg 200 [ bank2_addr ]) in insn 783:
Processing use of (reg 278 [ pOBInit ]) in insn 579:
Processing use of (reg 100 cc) in insn 764:
  Adding insn 763 to worklist
Processing use of (reg 230 [ _219 ]) in insn 763:
  Adding insn 730 to worklist
Processing use of (reg 127 [ _21 ]) in insn 730:
Processing use of (reg 370) in insn 738:
Processing use of (reg 235 [ _225 ]) in insn 745:
  Adding insn 743 to worklist
Processing use of (reg 370) in insn 745:
Processing use of (reg 398 [ reg_value ]) in insn 743:
  Adding insn 740 to worklist
Processing use of (reg 399) in insn 743:
  Adding insn 742 to worklist
Processing use of (reg 233 [ _223 ]) in insn 742:
Processing use of (reg 400) in insn 742:
  Adding insn 741 to worklist
Processing use of (reg 397) in insn 740:
  Adding insn 739 to worklist
Processing use of (reg 125 [ _19 ]) in insn 739:
Processing use of (reg 206 [ bank1_addr ]) in insn 739:
  Adding insn 16 to worklist
  Adding insn 652 to worklist
  Adding insn 18 to worklist
  Adding insn 20 to worklist
Processing use of (reg 369) in insn 652:
  Adding insn 651 to worklist
Processing use of (reg 367) in insn 651:
  Adding insn 649 to worklist
Processing use of (reg 368) in insn 651:
  Adding insn 650 to worklist
Processing use of (reg 365) in insn 649:
  Adding insn 648 to worklist
Processing use of (reg 366 [ MEM[(uint32_t *)536835552B] ]) in insn 648:
  Adding insn 647 to worklist
Processing use of (reg 364) in insn 647:
  Adding insn 646 to worklist
Processing use of (reg 370) in insn 750:
Processing use of (reg 240 [ _230 ]) in insn 757:
  Adding insn 755 to worklist
Processing use of (reg 370) in insn 757:
Processing use of (reg 404 [ reg_value ]) in insn 755:
  Adding insn 752 to worklist
Processing use of (reg 405) in insn 755:
  Adding insn 754 to worklist
Processing use of (reg 238 [ _228 ]) in insn 754:
Processing use of (reg 400) in insn 754:
Processing use of (reg 403) in insn 752:
  Adding insn 751 to worklist
Processing use of (reg 126 [ _20 ]) in insn 751:
Processing use of (reg 206 [ bank1_addr ]) in insn 751:
Processing use of (reg 100 cc) in insn 732:
  Adding insn 731 to worklist
Processing use of (reg 230 [ _219 ]) in insn 731:
Processing use of (reg 370) in insn 705:
Processing use of (reg 224 [ _213 ]) in insn 712:
  Adding insn 710 to worklist
Processing use of (reg 370) in insn 712:
Processing use of (reg 386 [ reg_value ]) in insn 710:
  Adding insn 707 to worklist
Processing use of (reg 387) in insn 710:
  Adding insn 709 to worklist
Processing use of (reg 222 [ _211 ]) in insn 709:
Processing use of (reg 388) in insn 709:
  Adding insn 708 to worklist
Processing use of (reg 385) in insn 707:
  Adding insn 706 to worklist
Processing use of (reg 125 [ _19 ]) in insn 706:
Processing use of (reg 370) in insn 717:
Processing use of (reg 229 [ _218 ]) in insn 724:
  Adding insn 722 to worklist
Processing use of (reg 370) in insn 724:
Processing use of (reg 392 [ reg_value ]) in insn 722:
  Adding insn 719 to worklist
Processing use of (reg 393) in insn 722:
  Adding insn 721 to worklist
Processing use of (reg 227 [ _216 ]) in insn 721:
Processing use of (reg 388) in insn 721:
Processing use of (reg 391) in insn 719:
  Adding insn 718 to worklist
Processing use of (reg 126 [ _20 ]) in insn 718:
Processing use of (reg 100 cc) in insn 699:
  Adding insn 698 to worklist
Processing use of (reg 209 [ _198 ]) in insn 698:
  Adding insn 665 to worklist
Processing use of (reg 127 [ _21 ]) in insn 665:
Processing use of (reg 370) in insn 673:
Processing use of (reg 214 [ _203 ]) in insn 680:
  Adding insn 678 to worklist
Processing use of (reg 370) in insn 680:
Processing use of (reg 374 [ reg_value ]) in insn 678:
  Adding insn 675 to worklist
Processing use of (reg 375) in insn 678:
  Adding insn 677 to worklist
Processing use of (reg 212 [ _201 ]) in insn 677:
Processing use of (reg 376) in insn 677:
  Adding insn 676 to worklist
Processing use of (reg 373) in insn 675:
  Adding insn 674 to worklist
Processing use of (reg 125 [ _19 ]) in insn 674:
Processing use of (reg 370) in insn 685:
Processing use of (reg 219 [ _208 ]) in insn 692:
  Adding insn 690 to worklist
Processing use of (reg 370) in insn 692:
Processing use of (reg 380 [ reg_value ]) in insn 690:
  Adding insn 687 to worklist
Processing use of (reg 381) in insn 690:
  Adding insn 689 to worklist
Processing use of (reg 217 [ _206 ]) in insn 689:
Processing use of (reg 376) in insn 689:
Processing use of (reg 379) in insn 687:
  Adding insn 686 to worklist
Processing use of (reg 126 [ _20 ]) in insn 686:
Processing use of (reg 100 cc) in insn 667:
  Adding insn 666 to worklist
Processing use of (reg 209 [ _198 ]) in insn 666:
Processing use of (reg 370) in insn 659:
Processing use of (reg 100 cc) in insn 662:
  Adding insn 661 to worklist
Processing use of (reg 371) in insn 661:
  Adding insn 660 to worklist
Processing use of (reg 207 [ _196 ]) in insn 660:
Processing use of (reg 100 cc) in insn 644:
  Adding insn 643 to worklist
Processing use of (reg 362 [ MEM[(uint16_t *)536835552B] ]) in insn 643:
  Adding insn 641 to worklist
Processing use of (reg 363) in insn 643:
  Adding insn 642 to worklist
Processing use of (reg 361) in insn 641:
  Adding insn 640 to worklist
Processing use of (reg 100 cc) in insn 626:
  Adding insn 625 to worklist
Processing use of (reg 353 [ MEM[(uint16_t *)536835552B] ]) in insn 625:
  Adding insn 623 to worklist
Processing use of (reg 354) in insn 625:
  Adding insn 624 to worklist
Processing use of (reg 352) in insn 623:
  Adding insn 622 to worklist
Processing use of (reg 350) in insn 614:
  Adding insn 613 to worklist
Processing use of (reg 100 cc) in insn 617:
  Adding insn 616 to worklist
Processing use of (reg 351) in insn 616:
  Adding insn 615 to worklist
Processing use of (reg 193 [ _182 ]) in insn 615:
Processing use of (reg 13 sp) in insn 599:
Processing use of (reg 0 r0) in insn 599:
  Adding insn 598 to worklist
Processing use of (reg 100 cc) in insn 605:
  Adding insn 604 to worklist
Processing use of (reg 349) in insn 604:
  Adding insn 600 to worklist
Processing use of (reg 0 r0) in insn 600:
Processing use of (reg 100 cc) in insn 581:
  Adding insn 580 to worklist
Processing use of (reg 125 [ _19 ]) in insn 580:
Processing use of (reg 126 [ _20 ]) in insn 580:
Processing use of (reg 100 cc) in insn 575:
  Adding insn 574 to worklist
Processing use of (reg 348) in insn 574:
  Adding insn 573 to worklist
Processing use of (reg 114 [ _2 ]) in insn 573:
Processing use of (reg 341) in insn 529:
  Adding insn 528 to worklist
Processing use of (reg 188 [ _176 ]) in insn 534:
  Adding insn 532 to worklist
Processing use of (reg 341) in insn 534:
Processing use of (reg 158 [ optr_reg_val ]) in insn 532:
  Adding insn 259 to worklist
  Adding insn 265 to worklist
  Adding insn 281 to worklist
  Adding insn 297 to worklist
  Adding insn 314 to worklist
  Adding insn 331 to worklist
  Adding insn 348 to worklist
  Adding insn 365 to worklist
  Adding insn 382 to worklist
  Adding insn 399 to worklist
  Adding insn 416 to worklist
  Adding insn 433 to worklist
  Adding insn 450 to worklist
  Adding insn 467 to worklist
  Adding insn 484 to worklist
  Adding insn 501 to worklist
  Adding insn 518 to worklist
Processing use of (reg 343) in insn 532:
  Adding insn 531 to worklist
Processing use of (reg 185 [ _171 ]) in insn 531:
Processing use of (reg 342) in insn 531:
  Adding insn 530 to worklist
Processing use of (reg 155 [ optr_reg_mask ]) in insn 530:
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 300 to worklist
  Adding insn 317 to worklist
  Adding insn 334 to worklist
  Adding insn 351 to worklist
  Adding insn 368 to worklist
  Adding insn 385 to worklist
  Adding insn 402 to worklist
  Adding insn 419 to worklist
  Adding insn 436 to worklist
  Adding insn 453 to worklist
  Adding insn 470 to worklist
  Adding insn 487 to worklist
  Adding insn 504 to worklist
  Adding insn 521 to worklist
  Adding insn 10 to worklist
Processing use of (reg 158 [ optr_reg_val ]) in insn 10:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 521:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 504:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 487:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 470:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 453:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 436:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 419:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 402:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 385:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 368:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 351:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 334:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 317:
Processing use of (reg 155 [ optr_reg_mask ]) in insn 300:
Processing use of (reg 275 [ prephitmp_375 ]) in insn 12:
  Adding insn 8 to worklist
  Adding insn 11 to worklist
Processing use of (reg 158 [ optr_reg_val ]) in insn 518:
Processing use of (reg 340) in insn 518:
  Adding insn 517 to worklist
Processing use of (reg 123 [ _15 ]) in insn 517:
  Adding insn 233 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 233:
Processing use of (reg 158 [ optr_reg_val ]) in insn 501:
Processing use of (reg 338) in insn 501:
  Adding insn 500 to worklist
Processing use of (reg 123 [ _15 ]) in insn 500:
Processing use of (reg 158 [ optr_reg_val ]) in insn 484:
Processing use of (reg 336) in insn 484:
  Adding insn 483 to worklist
Processing use of (reg 123 [ _15 ]) in insn 483:
Processing use of (reg 158 [ optr_reg_val ]) in insn 467:
Processing use of (reg 334) in insn 467:
  Adding insn 466 to worklist
Processing use of (reg 123 [ _15 ]) in insn 466:
Processing use of (reg 158 [ optr_reg_val ]) in insn 450:
Processing use of (reg 332) in insn 450:
  Adding insn 449 to worklist
Processing use of (reg 123 [ _15 ]) in insn 449:
Processing use of (reg 158 [ optr_reg_val ]) in insn 433:
Processing use of (reg 330) in insn 433:
  Adding insn 432 to worklist
Processing use of (reg 123 [ _15 ]) in insn 432:
Processing use of (reg 158 [ optr_reg_val ]) in insn 416:
Processing use of (reg 328) in insn 416:
  Adding insn 415 to worklist
Processing use of (reg 123 [ _15 ]) in insn 415:
Processing use of (reg 158 [ optr_reg_val ]) in insn 399:
Processing use of (reg 326) in insn 399:
  Adding insn 398 to worklist
Processing use of (reg 123 [ _15 ]) in insn 398:
Processing use of (reg 158 [ optr_reg_val ]) in insn 382:
Processing use of (reg 324) in insn 382:
  Adding insn 381 to worklist
Processing use of (reg 123 [ _15 ]) in insn 381:
Processing use of (reg 158 [ optr_reg_val ]) in insn 365:
Processing use of (reg 322) in insn 365:
  Adding insn 364 to worklist
Processing use of (reg 123 [ _15 ]) in insn 364:
Processing use of (reg 158 [ optr_reg_val ]) in insn 348:
Processing use of (reg 320) in insn 348:
  Adding insn 347 to worklist
Processing use of (reg 123 [ _15 ]) in insn 347:
Processing use of (reg 158 [ optr_reg_val ]) in insn 331:
Processing use of (reg 318) in insn 331:
  Adding insn 330 to worklist
Processing use of (reg 123 [ _15 ]) in insn 330:
Processing use of (reg 158 [ optr_reg_val ]) in insn 314:
Processing use of (reg 316) in insn 314:
  Adding insn 313 to worklist
Processing use of (reg 123 [ _15 ]) in insn 313:
Processing use of (reg 158 [ optr_reg_val ]) in insn 297:
Processing use of (reg 314) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 123 [ _15 ]) in insn 296:
Processing use of (reg 158 [ optr_reg_val ]) in insn 281:
Processing use of (reg 312) in insn 281:
  Adding insn 280 to worklist
Processing use of (reg 123 [ _15 ]) in insn 280:
Processing use of (reg 123 [ _15 ]) in insn 265:
Processing use of (reg 122 [ _14 ]) in insn 259:
  Adding insn 232 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 232:
Processing use of (reg 341) in insn 537:
Processing use of (reg 190 [ _178 ]) in insn 540:
  Adding insn 538 to worklist
Processing use of (reg 341) in insn 540:
Processing use of (reg 189 [ _177 ]) in insn 538:
Processing use of (reg 13 sp) in insn 543:
Processing use of (reg 0 r0) in insn 543:
  Adding insn 542 to worklist
Processing use of (reg 100 cc) in insn 554:
  Adding insn 553 to worklist
Processing use of (reg 347) in insn 553:
  Adding insn 544 to worklist
Processing use of (reg 0 r0) in insn 544:
Processing use of (reg 100 cc) in insn 513:
  Adding insn 512 to worklist
Processing use of (reg 339) in insn 512:
  Adding insn 511 to worklist
Processing use of (reg 122 [ _14 ]) in insn 511:
Processing use of (reg 100 cc) in insn 496:
  Adding insn 495 to worklist
Processing use of (reg 337) in insn 495:
  Adding insn 494 to worklist
Processing use of (reg 122 [ _14 ]) in insn 494:
Processing use of (reg 100 cc) in insn 479:
  Adding insn 478 to worklist
Processing use of (reg 335) in insn 478:
  Adding insn 477 to worklist
Processing use of (reg 122 [ _14 ]) in insn 477:
Processing use of (reg 100 cc) in insn 462:
  Adding insn 461 to worklist
Processing use of (reg 333) in insn 461:
  Adding insn 460 to worklist
Processing use of (reg 122 [ _14 ]) in insn 460:
Processing use of (reg 100 cc) in insn 445:
  Adding insn 444 to worklist
Processing use of (reg 331) in insn 444:
  Adding insn 443 to worklist
Processing use of (reg 122 [ _14 ]) in insn 443:
Processing use of (reg 100 cc) in insn 428:
  Adding insn 427 to worklist
Processing use of (reg 329) in insn 427:
  Adding insn 426 to worklist
Processing use of (reg 122 [ _14 ]) in insn 426:
Processing use of (reg 100 cc) in insn 411:
  Adding insn 410 to worklist
Processing use of (reg 327) in insn 410:
  Adding insn 409 to worklist
Processing use of (reg 122 [ _14 ]) in insn 409:
Processing use of (reg 100 cc) in insn 394:
  Adding insn 393 to worklist
Processing use of (reg 325) in insn 393:
  Adding insn 392 to worklist
Processing use of (reg 122 [ _14 ]) in insn 392:
Processing use of (reg 100 cc) in insn 377:
  Adding insn 376 to worklist
Processing use of (reg 323) in insn 376:
  Adding insn 375 to worklist
Processing use of (reg 122 [ _14 ]) in insn 375:
Processing use of (reg 100 cc) in insn 360:
  Adding insn 359 to worklist
Processing use of (reg 321) in insn 359:
  Adding insn 358 to worklist
Processing use of (reg 122 [ _14 ]) in insn 358:
Processing use of (reg 100 cc) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 319) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 122 [ _14 ]) in insn 341:
Processing use of (reg 100 cc) in insn 326:
  Adding insn 325 to worklist
Processing use of (reg 317) in insn 325:
  Adding insn 324 to worklist
Processing use of (reg 122 [ _14 ]) in insn 324:
Processing use of (reg 100 cc) in insn 309:
  Adding insn 308 to worklist
Processing use of (reg 315) in insn 308:
  Adding insn 307 to worklist
Processing use of (reg 122 [ _14 ]) in insn 307:
Processing use of (reg 100 cc) in insn 292:
  Adding insn 291 to worklist
Processing use of (reg 313) in insn 291:
  Adding insn 290 to worklist
Processing use of (reg 122 [ _14 ]) in insn 290:
Processing use of (reg 100 cc) in insn 276:
  Adding insn 275 to worklist
Processing use of (reg 311) in insn 275:
  Adding insn 274 to worklist
Processing use of (reg 122 [ _14 ]) in insn 274:
Processing use of (reg 100 cc) in insn 261:
  Adding insn 260 to worklist
Processing use of (reg 158 [ optr_reg_val ]) in insn 260:
Processing use of (reg 13 sp) in insn 245:
Processing use of (reg 0 r0) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 100 cc) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 310) in insn 250:
  Adding insn 246 to worklist
Processing use of (reg 0 r0) in insn 246:
Processing use of (reg 100 cc) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 309) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 114 [ _2 ]) in insn 227:
Processing use of (reg 303) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 148 [ _73 ]) in insn 194:
  Adding insn 192 to worklist
Processing use of (reg 303) in insn 194:
Processing use of (reg 120 [ _10 ]) in insn 192:
  Adding insn 168 to worklist
Processing use of (reg 304) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 146 [ _71 ]) in insn 191:
Processing use of (reg 278 [ pOBInit ]) in insn 168:
Processing use of (reg 303) in insn 197:
Processing use of (reg 150 [ _75 ]) in insn 200:
  Adding insn 198 to worklist
Processing use of (reg 303) in insn 200:
Processing use of (reg 149 [ _74 ]) in insn 198:
Processing use of (reg 13 sp) in insn 203:
Processing use of (reg 0 r0) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 100 cc) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 308) in insn 210:
  Adding insn 204 to worklist
Processing use of (reg 0 r0) in insn 204:
Processing use of (reg 13 sp) in insn 175:
Processing use of (reg 0 r0) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 100 cc) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 302) in insn 180:
  Adding insn 176 to worklist
Processing use of (reg 0 r0) in insn 176:
Processing use of (reg 100 cc) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 301) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 114 [ _2 ]) in insn 163:
Processing use of (reg 296) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 143 [ _67 ]) in insn 138:
  Adding insn 136 to worklist
Processing use of (reg 296) in insn 138:
Processing use of (reg 142 [ _66 ]) in insn 136:
Processing use of (reg 13 sp) in insn 141:
Processing use of (reg 0 r0) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 141 [ _65 ]) in insn 129:
  Adding insn 127 to worklist
Processing use of (reg 295) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 117 [ _5 ]) in insn 127:
  Adding insn 57 to worklist
Processing use of (reg 294) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 118 [ _6 ]) in insn 126:
  Adding insn 58 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 58:
Processing use of (reg 278 [ pOBInit ]) in insn 57:
Processing use of (reg 100 cc) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 116 [ _4 ]) in insn 122:
  Adding insn 56 to worklist
Processing use of (reg 278 [ pOBInit ]) in insn 56:
Processing use of (reg 139 [ _63 ]) in insn 116:
  Adding insn 114 to worklist
Processing use of (reg 293) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 117 [ _5 ]) in insn 114:
Processing use of (reg 292) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 118 [ _6 ]) in insn 113:
Processing use of (reg 100 cc) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 116 [ _4 ]) in insn 109:
Processing use of (reg 137 [ _61 ]) in insn 103:
  Adding insn 101 to worklist
Processing use of (reg 291) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 117 [ _5 ]) in insn 101:
Processing use of (reg 290) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 118 [ _6 ]) in insn 100:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 116 [ _4 ]) in insn 96:
Processing use of (reg 135 [ _59 ]) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 289) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 117 [ _5 ]) in insn 88:
Processing use of (reg 288) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 118 [ _6 ]) in insn 87:
Processing use of (reg 100 cc) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 116 [ _4 ]) in insn 83:
Processing use of (reg 13 sp) in insn 69:
Processing use of (reg 0 r0) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 287) in insn 74:
  Adding insn 70 to worklist
Processing use of (reg 0 r0) in insn 70:
Processing use of (subreg (reg 282) 0) in insn 43:
Processing use of (reg 450) in insn 43:
Processing use of (reg 285) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 450) in insn 48:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 286) in insn 52:
Processing use of (reg 100 cc) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 280 [ pFlash.Lock ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 450) in insn 35:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_OBProgram

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={26d,27u} r1={13d} r2={13d} r3={13d} r7={1d,100u} r12={24d} r13={1d,112u} r14={13d} r15={12d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={62d,50u} r101={12d} r102={1d,100u} r103={1d,99u} r104={12d} r105={12d} r106={12d} r114={15d,6u} r116={1d,5u} r117={1d,5u} r118={1d,5u} r120={1d,2u} r122={1d,17u} r123={1d,17u} r125={1d,10u} r126={1d,10u} r127={1d,4u} r129={1d,3u} r130={1d,3u} r132={1d,2u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r155={17d,29u} r158={17d,51u} r185={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r193={1d,1u} r200={4d,5u} r206={4d,5u} r207={1d,1u} r209={1d,2u} r212={1d,1u,1e} r214={1d,1u} r217={1d,1u,1e} r219={1d,1u} r222={1d,1u,1e} r224={1d,1u} r227={1d,1u,1e} r229={1d,1u} r230={1d,2u} r233={1d,1u,1e} r235={1d,1u} r238={1d,1u,1e} r240={1d,1u} r243={1d,1u,1e} r245={1d,1u} r248={1d,1u,1e} r250={1d,1u} r251={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r259={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r269={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={2d,2u} r277={13d,7u} r278={1d,27u} r280={1d,1u} r282={1d,2u} r285={1d,1u} r286={1d,2u} r287={1d,2u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,2u} r298={1d,2u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r303={1d,4u} r304={1d,1u} r308={1d,2u} r309={1d,1u} r310={1d,2u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,4u} r342={1d,1u} r343={1d,1u} r347={1d,2u} r348={1d,1u} r349={1d,2u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u,1e} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u,1e} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u,1e} r368={1d,1u} r369={1d,1u} r370={1d,17u} r371={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,2u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,2u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,2u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,2u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r420={1d,4u} r421={1d,1u} r422={1d,1u} r426={1d,2u} r427={1d,1u} r428={1d,2u} r429={1d,2u} r430={1d,1u} r432={1d,2u} r433={1d,1u} r435={1d,2u} r437={1d,2u} r438={1d,1u} r439={1d,2u} r440={1d,4u} r441={1d,1u} r445={1d,2u} r447={1d,1u} r450={1d,4u} 
;;    total ref usage 2267{1321d,934u,12e} in 783{771 regular + 12 call} insns.
(note 27 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 27 3 2 (set (reg/v/f:SI 278 [ pOBInit ])
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":311:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(note 3 2 29 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 29 3 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:3 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":315:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(insn 34 33 35 2 (set (reg/f:SI 450)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 280 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 36 35 37 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 280 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 280 [ pFlash.Lock ])
        (nil)))
(jump_insn 37 36 38 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1008)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 1008)
(note 38 37 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(insn 41 39 43 3 (set (reg:SI 282)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 3 (set (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 282) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 44 43 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 -1
     (nil))
(debug_insn 45 44 47 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:3 -1
     (nil))
(insn 47 45 48 3 (set (reg:SI 285)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 450)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 285)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":320:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(debug_insn 49 48 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:3 -1
     (nil))
(insn 50 49 51 3 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 3 (set (reg:SI 286)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:28 90 {*arm_andsi3_insn}
     (nil))
(insn 52 51 53 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 286)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1012)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":323:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 1012)
(note 54 53 55 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:5 -1
     (nil))
(insn 56 55 57 4 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 4 [0x4])) [1 pOBInit_49(D)->WRPArea+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 4 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 8 [0x8])) [1 pOBInit_49(D)->WRPStartOffset+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 4 (set (reg:SI 118 [ _6 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 12 [0xc])) [1 pOBInit_49(D)->WRPEndOffset+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 60 4 (var_location:SI WRPArea (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 60 59 61 4 (var_location:SI WRPStartOffset (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:SI WRDPEndOffset (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":667:26 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":669:3 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":672:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":673:3 -1
     (nil))
(debug_insn 66 65 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":674:3 -1
     (nil))
(debug_insn 67 66 68 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:3 -1
     (nil))
(insn 68 67 69 4 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 69 68 70 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 70 69 72 4 (set (reg:SI 287)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 72 70 73 4 (var_location:QI status (subreg:QI (reg:SI 287) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":677:12 -1
     (nil))
(debug_insn 73 72 74 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":679:3 -1
     (nil))
(insn 74 73 75 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 287)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":679:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(jump_insn 75 74 76 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":679:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 76 75 77 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 4 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 77 80 5 (set (reg/v:SI 277 [ <retval> ])
        (reg:SI 282)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":328:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 282)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
      ; pc falls through to BB 16
(code_label 80 4 81 6 70 (nil) [1 uses])
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":682:5 -1
     (nil))
(insn 83 82 84 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":682:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 84 83 85 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":682:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 85 84 86 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:7 -1
     (nil))
(insn 87 86 88 7 (set (reg:SI 288)
        (ashift:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 88 87 89 7 (set (reg:SI 135 [ _59 ])
        (ior:SI (reg:SI 288)
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:70 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 288)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 89 88 90 7 (set (reg/f:SI 289)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 93 7 (set (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])
        (reg:SI 135 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":684:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (expr_list:REG_DEAD (reg:SI 135 [ _59 ])
            (nil))))
      ; pc falls through to BB 14
(code_label 93 90 94 8 71 (nil) [1 uses])
(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:10 -1
     (nil))
(insn 96 95 97 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":686:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 106)
(note 98 97 99 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:7 -1
     (nil))
(insn 100 99 101 9 (set (reg:SI 290)
        (ashift:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 101 100 102 9 (set (reg:SI 137 [ _61 ])
        (ior:SI (reg:SI 290)
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:70 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 290)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 102 101 103 9 (set (reg/f:SI 291)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 106 9 (set (mem/v:SI (plus:SI (reg/f:SI 291)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])
        (reg:SI 137 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":688:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 291)
        (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
            (nil))))
      ; pc falls through to BB 14
(code_label 106 103 107 10 73 (nil) [1 uses])
(note 107 106 108 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:10 -1
     (nil))
(insn 109 108 110 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":691:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 119)
(note 111 110 112 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:7 -1
     (nil))
(insn 113 112 114 11 (set (reg:SI 292)
        (ashift:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 114 113 115 11 (set (reg:SI 139 [ _63 ])
        (ior:SI (reg:SI 292)
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:70 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 292)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 115 114 116 11 (set (reg/f:SI 293)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 119 11 (set (mem/v:SI (plus:SI (reg/f:SI 293)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])
        (reg:SI 139 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":693:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 293)
        (expr_list:REG_DEAD (reg:SI 139 [ _63 ])
            (nil))))
      ; pc falls through to BB 14
(code_label 119 116 120 12 74 (nil) [1 uses])
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:10 -1
     (nil))
(insn 122 121 123 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 123 122 124 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":695:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 130)
(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:7 -1
     (nil))
(insn 126 125 127 13 (set (reg:SI 294)
        (ashift:SI (reg:SI 118 [ _6 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 127 126 128 13 (set (reg:SI 141 [ _65 ])
        (ior:SI (reg:SI 294)
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:70 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 294)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 128 127 129 13 (set (reg/f:SI 295)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 13 (set (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])
        (reg:SI 141 [ _65 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (expr_list:REG_DEAD (reg:SI 141 [ _65 ])
            (nil))))
(code_label 130 129 131 14 72 (nil) [1 uses])
(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":703:5 -1
     (nil))
(debug_insn 133 132 134 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 -1
     (nil))
(insn 134 133 135 14 (set (reg/f:SI 296)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 14 (set (reg:SI 142 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 138 14 (set (reg:SI 143 [ _67 ])
        (ior:SI (reg:SI 142 [ _66 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _66 ])
        (nil)))
(insn 138 136 139 14 (set (mem/v:SI (plus:SI (reg/f:SI 296)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 143 [ _67 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":706:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 296)
        (expr_list:REG_DEAD (reg:SI 143 [ _67 ])
            (nil))))
(debug_insn 139 138 140 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:5 -1
     (nil))
(insn 140 139 141 14 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 141 140 142 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 142 141 144 14 (set (reg:SI 298)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":709:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 144 142 145 14 (var_location:QI status (subreg:QI (reg:SI 298) 0)) -1
     (nil))
(debug_insn 145 144 146 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":712:3 -1
     (nil))
(debug_insn 146 145 147 14 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 147 146 148 14 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 148 147 149 14 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 149 148 150 14 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(insn 150 149 151 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 298)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(insn 151 150 153 14 (set (reg:SI 300)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:8 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 153 151 154 14 (set (reg/v:SI 277 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 300) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
(insn 154 153 1012 14 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 16
(code_label 1012 154 1011 15 115 (nil) [1 uses])
(note 1011 1012 5 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 5 1011 155 15 (set (reg/v:SI 277 [ <retval> ])
        (reg:SI 286)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":312:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 155 5 156 16 69 (nil) [0 uses])
(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 156 158 16 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 158 157 159 16 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 159 158 160 16 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 160 159 161 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":326:9 -1
     (nil))
(debug_insn 161 160 162 16 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 162 161 163 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:3 -1
     (nil))
(insn 163 162 164 16 (set (reg:SI 301)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:28 90 {*arm_andsi3_insn}
     (nil))
(insn 164 163 165 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 301)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(jump_insn 165 164 166 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":333:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 221)
(note 166 165 167 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 167 166 168 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:5 -1
     (nil))
(insn 168 167 169 17 (set (reg:SI 120 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 16 [0x10])) [1 pOBInit_49(D)->RDPLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 169 168 170 17 (var_location:SI RDPLevel (reg:SI 120 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 170 169 171 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":732:26 -1
     (nil))
(debug_insn 171 170 172 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":734:3 -1
     (nil))
(debug_insn 172 171 173 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":737:3 -1
     (nil))
(debug_insn 173 172 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:3 -1
     (nil))
(insn 174 173 175 17 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 175 174 176 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 176 175 178 17 (set (reg:SI 302)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 178 176 179 17 (var_location:QI status (subreg:QI (reg:SI 302) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":740:12 -1
     (nil))
(debug_insn 179 178 180 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":742:3 -1
     (nil))
(insn 180 179 181 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 302)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":742:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 302)
        (nil)))
(jump_insn 181 180 182 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":742:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 186)
(note 182 181 183 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 6 18 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 183 186 18 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 186 6 187 19 76 (nil) [1 uses])
(note 187 186 188 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 -1
     (nil))
(insn 189 188 190 19 (set (reg/f:SI 303)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 19 (set (reg:SI 146 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (reg:SI 304)
        (and:SI (reg:SI 146 [ _71 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _71 ])
        (nil)))
(insn 192 191 194 19 (set (reg:SI 148 [ _73 ])
        (ior:SI (reg:SI 304)
            (reg:SI 120 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 304)
        (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
            (nil))))
(insn 194 192 195 19 (set (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])
        (reg:SI 148 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":745:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _73 ])
        (nil)))
(debug_insn 195 194 197 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 -1
     (nil))
(insn 197 195 198 19 (set (reg:SI 149 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 200 19 (set (reg:SI 150 [ _75 ])
        (ior:SI (reg:SI 149 [ _74 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _74 ])
        (nil)))
(insn 200 198 201 19 (set (mem/v:SI (plus:SI (reg/f:SI 303)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 150 [ _75 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":748:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg:SI 150 [ _75 ])
            (nil))))
(debug_insn 201 200 202 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:5 -1
     (nil))
(insn 202 201 203 19 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 203 202 204 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 204 203 206 19 (set (reg:SI 308)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":751:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 206 204 207 19 (var_location:QI status (subreg:QI (reg:SI 308) 0)) -1
     (nil))
(debug_insn 207 206 208 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":754:3 -1
     (nil))
(debug_insn 208 207 209 19 (var_location:SI RDPLevel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 209 208 210 19 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(insn 210 209 211 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 308)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 308)
        (nil)))
(jump_insn 211 210 212 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 216)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 216)
(note 212 211 213 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 216 20 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 216 213 217 21 77 (nil) [1 uses])
(note 217 216 218 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 218 217 219 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:7 -1
     (nil))
(debug_insn 219 218 220 21 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 -1
     (nil))
(insn 220 219 7 21 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 220 221 21 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":338:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 221 7 222 22 75 (nil) [1 uses])
(note 222 221 223 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 22 (var_location:SI RDPLevel (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":336:9 -1
     (nil))
(debug_insn 225 224 226 22 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 226 225 227 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:3 -1
     (nil))
(insn 227 226 228 22 (set (reg:SI 309)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:28 90 {*arm_andsi3_insn}
     (nil))
(insn 228 227 229 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 309)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 309)
        (nil)))
(jump_insn 229 228 230 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 564)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":343:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 564)
(note 230 229 231 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:5 -1
     (nil))
(insn 232 231 233 23 (set (reg:SI 122 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 20 [0x14])) [1 pOBInit_49(D)->USERType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 23 (set (reg:SI 123 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 24 [0x18])) [1 pOBInit_49(D)->USERConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 234 233 235 23 (var_location:SI UserType (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 235 234 236 23 (var_location:SI UserConfig (reg:SI 123 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 236 235 237 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":779:26 -1
     (nil))
(debug_insn 237 236 238 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":781:3 -1
     (nil))
(debug_insn 238 237 239 23 (var_location:SI optr_reg_val (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":781:12 -1
     (nil))
(debug_insn 239 238 240 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:3 -1
     (nil))
(debug_insn 240 239 241 23 (var_location:SI optr_reg_mask (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:12 -1
     (nil))
(debug_insn 241 240 242 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":783:3 -1
     (nil))
(debug_insn 242 241 243 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":786:3 -1
     (nil))
(debug_insn 243 242 244 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:3 -1
     (nil))
(insn 244 243 245 23 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 245 244 246 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 246 245 248 23 (set (reg:SI 310)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 248 246 249 23 (var_location:QI status (subreg:QI (reg:SI 310) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":789:12 -1
     (nil))
(debug_insn 249 248 250 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":791:3 -1
     (nil))
(insn 250 249 251 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 310)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":791:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 310)
        (nil)))
(jump_insn 251 250 252 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":791:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 256)
(note 252 251 253 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 253 252 13 24 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 253 256 24 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 61
(code_label 256 13 257 25 79 (nil) [1 uses])
(note 257 256 258 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:5 -1
     (nil))
(insn 259 258 260 25 (set (reg/v:SI 158 [ optr_reg_val ])
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:19 90 {*arm_andsi3_insn}
     (nil))
(insn 260 259 261 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 158 [ optr_reg_val ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 261 260 262 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1016)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":793:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1016)
(note 262 261 263 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":796:7 -1
     (nil))
(debug_insn 264 263 265 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:7 -1
     (nil))
(insn 265 264 266 26 (set (reg/v:SI 158 [ optr_reg_val ])
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:35 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 266 265 267 26 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:20 -1
     (nil))
(debug_insn 267 266 268 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:7 -1
     (nil))
(debug_insn 268 267 8 26 (var_location:SI optr_reg_mask (const_int 1792 [0x700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:21 -1
     (nil))
(insn 8 268 1041 26 (set (reg:SI 275 [ prephitmp_375 ])
        (const_int 5888 [0x1700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":799:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1041 8 9 26 (var_location:SI D#4 (const_int 1792 [0x700])) -1
     (nil))
(insn 9 1041 1016 26 (set (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 1792 [0x700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":800:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 28
(code_label 1016 9 1015 27 116 (nil) [1 uses])
(note 1015 1016 1040 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1040 1015 10 27 (var_location:SI D#4 (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(insn 10 1040 11 27 (set (reg/v:SI 155 [ optr_reg_mask ])
        (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":782:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 10 269 27 (set (reg:SI 275 [ prephitmp_375 ])
        (const_int 4096 [0x1000])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 269 11 270 28 80 (nil) [0 uses])
(note 270 269 271 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 271 270 272 28 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 272 271 273 28 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 273 272 274 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:5 -1
     (nil))
(insn 274 273 275 28 (set (reg:SI 311)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:19 90 {*arm_andsi3_insn}
     (nil))
(insn 275 274 276 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 311)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 311)
        (nil)))
(jump_insn 276 275 277 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 285)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":803:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 285)
(note 277 276 278 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":806:7 -1
     (nil))
(debug_insn 279 278 280 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:7 -1
     (nil))
(insn 280 279 281 29 (set (reg:SI 312)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:35 90 {*arm_andsi3_insn}
     (nil))
(insn 281 280 282 29 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 312))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 312)
        (nil)))
(debug_insn 282 281 283 29 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":809:20 -1
     (nil))
(debug_insn 283 282 284 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:7 -1
     (nil))
(debug_insn 284 283 1039 29 (var_location:SI optr_reg_mask (ior:SI (debug_expr:SI D#4)
        (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:21 -1
     (nil))
(debug_insn 1039 284 12 29 (var_location:SI D#4 (reg:SI 275 [ prephitmp_375 ])) -1
     (nil))
(insn 12 1039 285 29 (set (reg/v:SI 155 [ optr_reg_mask ])
        (reg:SI 275 [ prephitmp_375 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":810:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 275 [ prephitmp_375 ])
        (nil)))
(code_label 285 12 286 30 81 (nil) [1 uses])
(note 286 285 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 287 286 288 30 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 288 287 289 30 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 289 288 290 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:5 -1
     (nil))
(insn 290 289 291 30 (set (reg:SI 313)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:19 90 {*arm_andsi3_insn}
     (nil))
(insn 291 290 292 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 313)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 313)
        (nil)))
(jump_insn 292 291 293 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":813:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 302)
(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":816:7 -1
     (nil))
(debug_insn 295 294 296 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:7 -1
     (nil))
(insn 296 295 297 31 (set (reg:SI 314)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:35 90 {*arm_andsi3_insn}
     (nil))
(insn 297 296 298 31 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 314))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 314)
        (nil)))
(debug_insn 298 297 299 31 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":819:20 -1
     (nil))
(debug_insn 299 298 1038 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:7 -1
     (nil))
(debug_insn 1038 299 300 31 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 8192 [0x2000]))) -1
     (nil))
(insn 300 1038 301 31 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 301 300 302 31 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":820:21 -1
     (nil))
(code_label 302 301 303 32 82 (nil) [1 uses])
(note 303 302 304 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 32 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 305 304 306 32 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 306 305 307 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:5 -1
     (nil))
(insn 307 306 308 32 (set (reg:SI 315)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:19 90 {*arm_andsi3_insn}
     (nil))
(insn 308 307 309 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 315)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 319)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":823:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 319)
(note 310 309 311 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 311 310 312 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":826:7 -1
     (nil))
(debug_insn 312 311 313 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:7 -1
     (nil))
(insn 313 312 314 33 (set (reg:SI 316)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:35 90 {*arm_andsi3_insn}
     (nil))
(insn 314 313 315 33 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 316))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 316)
        (nil)))
(debug_insn 315 314 316 33 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":829:20 -1
     (nil))
(debug_insn 316 315 1037 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:7 -1
     (nil))
(debug_insn 1037 316 317 33 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 16384 [0x4000]))) -1
     (nil))
(insn 317 1037 318 33 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 318 317 319 33 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":830:21 -1
     (nil))
(code_label 319 318 320 34 83 (nil) [1 uses])
(note 320 319 321 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 34 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 322 321 323 34 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 323 322 324 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:5 -1
     (nil))
(insn 324 323 325 34 (set (reg:SI 317)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:19 90 {*arm_andsi3_insn}
     (nil))
(insn 325 324 326 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 317)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 317)
        (nil)))
(jump_insn 326 325 327 34 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 336)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":833:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 336)
(note 327 326 328 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 328 327 329 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":836:7 -1
     (nil))
(debug_insn 329 328 330 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:7 -1
     (nil))
(insn 330 329 331 35 (set (reg:SI 318)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:35 90 {*arm_andsi3_insn}
     (nil))
(insn 331 330 332 35 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 318))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 318)
        (nil)))
(debug_insn 332 331 333 35 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":839:20 -1
     (nil))
(debug_insn 333 332 1036 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:7 -1
     (nil))
(debug_insn 1036 333 334 35 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 65536 [0x10000]))) -1
     (nil))
(insn 334 1036 335 35 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 335 334 336 35 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":840:21 -1
     (nil))
(code_label 336 335 337 36 84 (nil) [1 uses])
(note 337 336 338 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 338 337 339 36 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 339 338 340 36 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 340 339 341 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:5 -1
     (nil))
(insn 341 340 342 36 (set (reg:SI 319)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:19 90 {*arm_andsi3_insn}
     (nil))
(insn 342 341 343 36 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 319)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 319)
        (nil)))
(jump_insn 343 342 344 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 353)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":843:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 353)
(note 344 343 345 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 345 344 346 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":846:7 -1
     (nil))
(debug_insn 346 345 347 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:7 -1
     (nil))
(insn 347 346 348 37 (set (reg:SI 320)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:35 90 {*arm_andsi3_insn}
     (nil))
(insn 348 347 349 37 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 320))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 320)
        (nil)))
(debug_insn 349 348 350 37 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":849:20 -1
     (nil))
(debug_insn 350 349 1035 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:7 -1
     (nil))
(debug_insn 1035 350 351 37 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 131072 [0x20000]))) -1
     (nil))
(insn 351 1035 352 37 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 352 351 353 37 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":850:21 -1
     (nil))
(code_label 353 352 354 38 85 (nil) [1 uses])
(note 354 353 355 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 38 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 356 355 357 38 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 357 356 358 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:5 -1
     (nil))
(insn 358 357 359 38 (set (reg:SI 321)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:19 90 {*arm_andsi3_insn}
     (nil))
(insn 359 358 360 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 321)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 321)
        (nil)))
(jump_insn 360 359 361 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 370)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":853:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 370)
(note 361 360 362 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":856:7 -1
     (nil))
(debug_insn 363 362 364 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:7 -1
     (nil))
(insn 364 363 365 39 (set (reg:SI 322)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:35 90 {*arm_andsi3_insn}
     (nil))
(insn 365 364 366 39 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 322))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 322)
        (nil)))
(debug_insn 366 365 367 39 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":859:20 -1
     (nil))
(debug_insn 367 366 1034 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:7 -1
     (nil))
(debug_insn 1034 367 368 39 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 262144 [0x40000]))) -1
     (nil))
(insn 368 1034 369 39 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 369 368 370 39 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":860:21 -1
     (nil))
(code_label 370 369 371 40 86 (nil) [1 uses])
(note 371 370 372 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 372 371 373 40 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 373 372 374 40 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 374 373 375 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:5 -1
     (nil))
(insn 375 374 376 40 (set (reg:SI 323)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:19 90 {*arm_andsi3_insn}
     (nil))
(insn 376 375 377 40 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 323)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 323)
        (nil)))
(jump_insn 377 376 378 40 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 387)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":863:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 387)
(note 378 377 379 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":866:7 -1
     (nil))
(debug_insn 380 379 381 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:7 -1
     (nil))
(insn 381 380 382 41 (set (reg:SI 324)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:35 90 {*arm_andsi3_insn}
     (nil))
(insn 382 381 383 41 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 324))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 324)
        (nil)))
(debug_insn 383 382 384 41 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":869:20 -1
     (nil))
(debug_insn 384 383 1033 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:7 -1
     (nil))
(debug_insn 1033 384 385 41 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 524288 [0x80000]))) -1
     (nil))
(insn 385 1033 386 41 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 386 385 387 41 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":870:21 -1
     (nil))
(code_label 387 386 388 42 87 (nil) [1 uses])
(note 388 387 389 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 390 42 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 390 389 391 42 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 391 390 392 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:5 -1
     (nil))
(insn 392 391 393 42 (set (reg:SI 325)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:19 90 {*arm_andsi3_insn}
     (nil))
(insn 393 392 394 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 325)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 325)
        (nil)))
(jump_insn 394 393 395 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 404)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":874:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 404)
(note 395 394 396 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 396 395 397 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":877:7 -1
     (nil))
(debug_insn 397 396 398 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:7 -1
     (nil))
(insn 398 397 399 43 (set (reg:SI 326)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:35 90 {*arm_andsi3_insn}
     (nil))
(insn 399 398 400 43 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 326))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 326)
        (nil)))
(debug_insn 400 399 401 43 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":880:20 -1
     (nil))
(debug_insn 401 400 1032 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:7 -1
     (nil))
(debug_insn 1032 401 402 43 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 1048576 [0x100000]))) -1
     (nil))
(insn 402 1032 403 43 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 403 402 404 43 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":881:21 -1
     (nil))
(code_label 404 403 405 44 88 (nil) [1 uses])
(note 405 404 406 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 406 405 407 44 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 407 406 408 44 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 408 407 409 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:5 -1
     (nil))
(insn 409 408 410 44 (set (reg:SI 327)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:19 90 {*arm_andsi3_insn}
     (nil))
(insn 410 409 411 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 327)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 327)
        (nil)))
(jump_insn 411 410 412 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 421)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":885:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 421)
(note 412 411 413 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 413 412 414 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":888:7 -1
     (nil))
(debug_insn 414 413 415 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:7 -1
     (nil))
(insn 415 414 416 45 (set (reg:SI 328)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:35 90 {*arm_andsi3_insn}
     (nil))
(insn 416 415 417 45 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 328))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 328)
        (nil)))
(debug_insn 417 416 418 45 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":891:20 -1
     (nil))
(debug_insn 418 417 1031 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:7 -1
     (nil))
(debug_insn 1031 418 419 45 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 8388608 [0x800000]))) -1
     (nil))
(insn 419 1031 420 45 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 420 419 421 45 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":892:21 -1
     (nil))
(code_label 421 420 422 46 89 (nil) [1 uses])
(note 422 421 423 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 424 46 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 424 423 425 46 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 425 424 426 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:5 -1
     (nil))
(insn 426 425 427 46 (set (reg:SI 329)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:19 90 {*arm_andsi3_insn}
     (nil))
(insn 427 426 428 46 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 329)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 329)
        (nil)))
(jump_insn 428 427 429 46 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 438)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":895:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 438)
(note 429 428 430 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 430 429 431 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":898:7 -1
     (nil))
(debug_insn 431 430 432 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:7 -1
     (nil))
(insn 432 431 433 47 (set (reg:SI 330)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:35 90 {*arm_andsi3_insn}
     (nil))
(insn 433 432 434 47 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 330))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 330)
        (nil)))
(debug_insn 434 433 435 47 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":901:20 -1
     (nil))
(debug_insn 435 434 1030 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:7 -1
     (nil))
(debug_insn 1030 435 436 47 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 16777216 [0x1000000]))) -1
     (nil))
(insn 436 1030 437 47 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 437 436 438 47 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":902:21 -1
     (nil))
(code_label 438 437 439 48 90 (nil) [1 uses])
(note 439 438 440 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 440 439 441 48 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 441 440 442 48 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 442 441 443 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:5 -1
     (nil))
(insn 443 442 444 48 (set (reg:SI 331)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:19 90 {*arm_andsi3_insn}
     (nil))
(insn 444 443 445 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 331)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
(jump_insn 445 444 446 48 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":905:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 455)
(note 446 445 447 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 447 446 448 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":908:7 -1
     (nil))
(debug_insn 448 447 449 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:7 -1
     (nil))
(insn 449 448 450 49 (set (reg:SI 332)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:35 90 {*arm_andsi3_insn}
     (nil))
(insn 450 449 451 49 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 332))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 332)
        (nil)))
(debug_insn 451 450 452 49 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":911:20 -1
     (nil))
(debug_insn 452 451 1029 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:7 -1
     (nil))
(debug_insn 1029 452 453 49 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 33554432 [0x2000000]))) -1
     (nil))
(insn 453 1029 454 49 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 454 453 455 49 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":912:21 -1
     (nil))
(code_label 455 454 456 50 91 (nil) [1 uses])
(note 456 455 457 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 457 456 458 50 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 458 457 459 50 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 459 458 460 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:5 -1
     (nil))
(insn 460 459 461 50 (set (reg:SI 333)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:19 90 {*arm_andsi3_insn}
     (nil))
(insn 461 460 462 50 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 333)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 333)
        (nil)))
(jump_insn 462 461 463 50 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":915:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 472)
(note 463 462 464 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 464 463 465 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":918:7 -1
     (nil))
(debug_insn 465 464 466 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:7 -1
     (nil))
(insn 466 465 467 51 (set (reg:SI 334)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:35 90 {*arm_andsi3_insn}
     (nil))
(insn 467 466 468 51 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 334))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 334)
        (nil)))
(debug_insn 468 467 469 51 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":921:20 -1
     (nil))
(debug_insn 469 468 1028 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:7 -1
     (nil))
(debug_insn 1028 469 470 51 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 67108864 [0x4000000]))) -1
     (nil))
(insn 470 1028 471 51 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 67108864 [0x4000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 471 470 472 51 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":922:21 -1
     (nil))
(code_label 472 471 473 52 92 (nil) [1 uses])
(note 473 472 474 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 474 473 475 52 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 475 474 476 52 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 476 475 477 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:5 -1
     (nil))
(insn 477 476 478 52 (set (reg:SI 335)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:19 90 {*arm_andsi3_insn}
     (nil))
(insn 478 477 479 52 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 335)
        (nil)))
(jump_insn 479 478 480 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 489)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":925:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 489)
(note 480 479 481 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 481 480 482 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":928:7 -1
     (nil))
(debug_insn 482 481 483 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:7 -1
     (nil))
(insn 483 482 484 53 (set (reg:SI 336)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:35 90 {*arm_andsi3_insn}
     (nil))
(insn 484 483 485 53 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 336))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(debug_insn 485 484 486 53 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":931:20 -1
     (nil))
(debug_insn 486 485 1027 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:7 -1
     (nil))
(debug_insn 1027 486 487 53 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 134217728 [0x8000000]))) -1
     (nil))
(insn 487 1027 488 53 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 488 487 489 53 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":932:21 -1
     (nil))
(code_label 489 488 490 54 93 (nil) [1 uses])
(note 490 489 491 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 491 490 492 54 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 492 491 493 54 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 493 492 494 54 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:5 -1
     (nil))
(insn 494 493 495 54 (set (reg:SI 337)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:19 90 {*arm_andsi3_insn}
     (nil))
(insn 495 494 496 54 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 337)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 337)
        (nil)))
(jump_insn 496 495 497 54 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":935:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 506)
(note 497 496 498 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 498 497 499 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":938:7 -1
     (nil))
(debug_insn 499 498 500 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:7 -1
     (nil))
(insn 500 499 501 55 (set (reg:SI 338)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:35 90 {*arm_andsi3_insn}
     (nil))
(insn 501 500 502 55 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 338))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 338)
        (nil)))
(debug_insn 502 501 503 55 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":941:20 -1
     (nil))
(debug_insn 503 502 1026 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:7 -1
     (nil))
(debug_insn 1026 503 504 55 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 805306368 [0x30000000]))) -1
     (nil))
(insn 504 1026 505 55 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 805306368 [0x30000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 505 504 506 55 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":942:21 -1
     (nil))
(code_label 506 505 507 56 94 (nil) [1 uses])
(note 507 506 508 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 508 507 509 56 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 509 508 510 56 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 510 509 511 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:5 -1
     (nil))
(insn 511 510 512 56 (set (reg:SI 339)
        (and:SI (reg:SI 122 [ _14 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
        (nil)))
(insn 512 511 513 56 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 339)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 339)
        (nil)))
(jump_insn 513 512 514 56 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 523)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":945:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 523)
(note 514 513 515 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 515 514 516 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":948:7 -1
     (nil))
(debug_insn 516 515 517 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:7 -1
     (nil))
(insn 517 516 518 57 (set (reg:SI 340)
        (and:SI (reg:SI 123 [ _15 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:35 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 518 517 519 57 (set (reg/v:SI 158 [ optr_reg_val ])
        (ior:SI (reg/v:SI 158 [ optr_reg_val ])
            (reg:SI 340))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 340)
        (nil)))
(debug_insn 519 518 520 57 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":951:20 -1
     (nil))
(debug_insn 520 519 1025 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:7 -1
     (nil))
(debug_insn 1025 520 521 57 (var_location:SI D#4 (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
        (const_int 1073741824 [0x40000000]))) -1
     (nil))
(insn 521 1025 522 57 (set (reg/v:SI 155 [ optr_reg_mask ])
        (ior:SI (reg/v:SI 155 [ optr_reg_mask ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:21 106 {*iorsi3_insn}
     (nil))
(debug_insn 522 521 523 57 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":952:21 -1
     (nil))
(code_label 523 522 524 58 95 (nil) [1 uses])
(note 524 523 525 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 525 524 526 58 (var_location:SI optr_reg_mask (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 526 525 527 58 (var_location:SI optr_reg_val (reg/v:SI 158 [ optr_reg_val ])) -1
     (nil))
(debug_insn 527 526 528 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 -1
     (nil))
(insn 528 527 529 58 (set (reg/f:SI 341)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 529 528 530 58 (set (reg:SI 185 [ _171 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 530 529 531 58 (set (reg:SI 342)
        (not:SI (reg/v:SI 155 [ optr_reg_mask ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 155 [ optr_reg_mask ])
        (nil)))
(insn 531 530 532 58 (set (reg:SI 343)
        (and:SI (reg:SI 342)
            (reg:SI 185 [ _171 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 342)
        (expr_list:REG_DEAD (reg:SI 185 [ _171 ])
            (nil))))
(insn 532 531 534 58 (set (reg:SI 188 [ _176 ])
        (ior:SI (reg:SI 343)
            (reg/v:SI 158 [ optr_reg_val ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 343)
        (expr_list:REG_DEAD (reg/v:SI 158 [ optr_reg_val ])
            (nil))))
(insn 534 532 535 58 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])
        (reg:SI 188 [ _176 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":956:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188 [ _176 ])
        (nil)))
(debug_insn 535 534 537 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 -1
     (nil))
(insn 537 535 538 58 (set (reg:SI 189 [ _177 ])
        (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 538 537 540 58 (set (reg:SI 190 [ _178 ])
        (ior:SI (reg:SI 189 [ _177 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ _177 ])
        (nil)))
(insn 540 538 541 58 (set (mem/v:SI (plus:SI (reg/f:SI 341)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 190 [ _178 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":959:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_DEAD (reg:SI 190 [ _178 ])
            (nil))))
(debug_insn 541 540 542 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:5 -1
     (nil))
(insn 542 541 543 58 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 543 542 544 58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 544 543 546 58 (set (reg:SI 347)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":962:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 546 544 547 58 (var_location:QI status (subreg:QI (reg:SI 347) 0)) -1
     (nil))
(debug_insn 547 546 548 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":965:3 -1
     (nil))
(debug_insn 548 547 549 58 (var_location:SI UserType (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 549 548 550 58 (var_location:SI UserConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 550 549 551 58 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 551 550 552 58 (var_location:SI optr_reg_mask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 552 551 553 58 (var_location:SI optr_reg_val (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(insn 553 552 554 58 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 347)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 347)
        (nil)))
(jump_insn 554 553 555 58 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 559)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 559)
(note 555 554 556 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 556 555 559 59 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 61
(code_label 559 556 560 60 96 (nil) [1 uses])
(note 560 559 561 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 561 560 562 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:7 -1
     (nil))
(debug_insn 562 561 563 60 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 -1
     (nil))
(insn 563 562 14 60 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 563 564 60 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":348:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 564 14 565 61 78 (nil) [1 uses])
(note 565 564 566 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 566 565 567 61 (var_location:SI UserType (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 567 566 568 61 (var_location:SI UserConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 568 567 569 61 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 569 568 570 61 (var_location:SI optr_reg_mask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 570 569 571 61 (var_location:SI optr_reg_val (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":346:9 -1
     (nil))
(debug_insn 571 570 572 61 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 572 571 573 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:3 -1
     (nil))
(insn 573 572 574 61 (set (reg:SI 348)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:28 90 {*arm_andsi3_insn}
     (nil))
(insn 574 573 575 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 348)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 348)
        (nil)))
(jump_insn 575 574 576 61 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 832)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":353:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 832)
(note 576 575 577 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 577 576 578 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:5 -1
     (nil))
(insn 578 577 579 62 (set (reg:SI 125 [ _19 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 32 [0x20])) [1 pOBInit_49(D)->PCROPStartAddr+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 579 578 580 62 (set (reg:SI 126 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 36 [0x24])) [1 pOBInit_49(D)->PCROPEndAddr+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 580 579 581 62 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _19 ])
            (reg:SI 126 [ _20 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 581 580 582 62 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 832)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":355:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 832)
(note 582 581 583 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 583 582 584 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:7 -1
     (nil))
(insn 584 583 585 63 (set (reg:SI 127 [ _21 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 28 [0x1c])) [1 pOBInit_49(D)->PCROPConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 585 584 586 63 (var_location:SI PCROPConfig (reg:SI 127 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 586 585 587 63 (var_location:SI PCROPStartAddr (reg:SI 125 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 587 586 588 63 (var_location:SI PCROPEndAddr (reg:SI 126 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 588 587 589 63 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":985:26 -1
     (nil))
(debug_insn 589 588 590 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":987:3 -1
     (nil))
(debug_insn 590 589 591 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":988:3 -1
     (nil))
(debug_insn 591 590 592 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":989:3 -1
     (nil))
(debug_insn 592 591 593 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":991:3 -1
     (nil))
(debug_insn 593 592 594 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":995:3 -1
     (nil))
(debug_insn 594 593 595 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":996:3 -1
     (nil))
(debug_insn 595 594 596 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":997:3 -1
     (nil))
(debug_insn 596 595 597 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":998:3 -1
     (nil))
(debug_insn 597 596 598 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:3 -1
     (nil))
(insn 598 597 599 63 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 599 598 600 63 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 600 599 602 63 (set (reg:SI 349)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 602 600 603 63 (var_location:QI status (subreg:QI (reg:SI 349) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1001:12 -1
     (nil))
(debug_insn 603 602 604 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1003:3 -1
     (nil))
(insn 604 603 605 63 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 349)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1003:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 349)
        (nil)))
(jump_insn 605 604 606 63 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 610)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1003:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 610)
(note 606 605 607 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 607 606 21 64 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 607 610 64 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 84
(code_label 610 21 611 65 98 (nil) [1 uses])
(note 611 610 612 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 612 611 613 65 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:5 -1
     (nil))
(insn 613 612 614 65 (set (reg/f:SI 350)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 614 613 615 65 (set (reg:SI 193 [ _182 ])
        (mem/v:SI (reg/f:SI 350) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 350)
        (nil)))
(insn 615 614 616 65 (set (reg:SI 351)
        (and:SI (reg:SI 193 [ _182 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ _182 ])
        (nil)))
(insn 616 615 617 65 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 351)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 351)
        (nil)))
(jump_insn 617 616 618 65 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 637)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1007:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 637)
(note 618 617 619 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 619 618 620 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:7 -1
     (nil))
(debug_insn 620 619 621 66 (var_location:SI bank1_addr (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 -1
     (nil))
(debug_insn 621 620 622 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:7 -1
     (nil))
(insn 622 621 623 66 (set (reg/f:SI 352)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 623 622 624 66 (set (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 352)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 352)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 624 623 625 66 (set (reg:SI 354)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 625 624 626 66 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 354))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 354)
        (expr_list:REG_DEAD (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 353 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 626 625 627 66 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1020)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1020)
(note 627 626 628 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 628 627 629 67 (set (reg/f:SI 355)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 629 628 630 67 (set (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 355)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 355)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 630 629 631 67 (set (reg:SI 356)
        (ashift:SI (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 357 [ MEM[(uint32_t *)536835552B] ])
        (nil)))
(insn 631 630 632 67 (set (reg:SI 358)
        (lshiftrt:SI (reg:SI 356)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 356)
        (nil)))
(insn 632 631 633 67 (set (reg:SI 359)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 633 632 634 67 (set (reg:SI 360)
        (and:SI (reg:SI 358)
            (reg:SI 359))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:33 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 359)
        (expr_list:REG_DEAD (reg:SI 358)
            (expr_list:REG_EQUAL (and:SI (reg:SI 358)
                    (const_int 33553920 [0x1fffe00]))
                (nil)))))
(insn 634 633 16 67 (set (reg/v:SI 200 [ bank2_addr ])
        (plus:SI (reg:SI 360)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 360)
        (nil)))
(insn 16 634 637 67 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 72
(code_label 637 16 638 68 99 (nil) [1 uses])
(note 638 637 639 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 639 638 640 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:7 -1
     (nil))
(insn 640 639 641 68 (set (reg/f:SI 361)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 641 640 642 68 (set (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 361)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 361)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 642 641 643 68 (set (reg:SI 363)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 643 642 644 68 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 363))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 363)
        (expr_list:REG_DEAD (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 362 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 644 643 645 68 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1024)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 1024)
(note 645 644 646 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 646 645 647 69 (set (reg/f:SI 364)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 647 646 648 69 (set (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 364)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 364)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 648 647 649 69 (set (reg:SI 365)
        (ashift:SI (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 366 [ MEM[(uint32_t *)536835552B] ])
        (nil)))
(insn 649 648 650 69 (set (reg:SI 367)
        (lshiftrt:SI (reg:SI 365)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 650 649 651 69 (set (reg:SI 368)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 651 650 652 69 (set (reg:SI 369)
        (and:SI (reg:SI 367)
            (reg:SI 368))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:33 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 368)
        (expr_list:REG_DEAD (reg:SI 367)
            (expr_list:REG_EQUAL (and:SI (reg:SI 367)
                    (const_int 33553920 [0x1fffe00]))
                (nil)))))
(insn 652 651 15 69 (set (reg/v:SI 206 [ bank1_addr ])
        (plus:SI (reg:SI 369)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(insn 15 652 1020 69 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1015:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 72
(code_label 1020 15 1019 70 117 (nil) [1 uses])
(note 1019 1020 17 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 17 1019 18 70 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1010:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 1024 70 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1009:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 72
(code_label 1024 18 1023 71 118 (nil) [1 uses])
(note 1023 1024 19 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 19 1023 20 71 (set (reg/v:SI 200 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1015:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 653 71 (set (reg/v:SI 206 [ bank1_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1014:31 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 653 20 654 72 100 (nil) [0 uses])
(note 654 653 655 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(debug_insn 655 654 656 72 (var_location:SI bank2_addr (reg/v:SI 200 [ bank2_addr ])) -1
     (nil))
(debug_insn 656 655 657 72 (var_location:SI bank1_addr (reg/v:SI 206 [ bank1_addr ])) -1
     (nil))
(debug_insn 657 656 658 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:5 -1
     (nil))
(insn 658 657 659 72 (set (reg/f:SI 370)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 659 658 660 72 (set (reg:SI 207 [ _196 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 660 659 661 72 (set (reg:SI 371)
        (and:SI (reg:SI 207 [ _196 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207 [ _196 ])
        (nil)))
(insn 661 660 662 72 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 371)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(jump_insn 662 661 663 72 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 727)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1022:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 727)
(note 663 662 664 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 664 663 665 73 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:7 -1
     (nil))
(insn 665 664 666 73 (set (reg:SI 209 [ _198 ])
        (and:SI (reg:SI 127 [ _21 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:24 90 {*arm_andsi3_insn}
     (nil))
(insn 666 665 667 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _198 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 667 666 668 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 695)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1025:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 695)
(note 668 667 669 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(debug_insn 669 668 670 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:9 -1
     (nil))
(debug_insn 670 669 671 74 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:19 -1
     (nil))
(debug_insn 671 670 673 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 -1
     (nil))
(insn 673 671 674 74 (set (reg:SI 212 [ _201 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 674 673 675 74 (set (reg:SI 373)
        (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 675 674 676 74 (set (reg:SI 374 [ reg_value ])
        (lshiftrt:SI (reg:SI 373)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1027:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 373)
        (nil)))
(insn 676 675 677 74 (set (reg:SI 376)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 677 676 678 74 (set (reg:SI 375)
        (and:SI (reg:SI 212 [ _201 ])
            (reg:SI 376))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ _201 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 212 [ _201 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 678 677 680 74 (set (reg:SI 214 [ _203 ])
        (ior:SI (reg:SI 374 [ reg_value ])
            (reg:SI 375))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 375)
        (expr_list:REG_DEAD (reg:SI 374 [ reg_value ])
            (nil))))
(insn 680 678 681 74 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])
        (reg:SI 214 [ _203 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1028:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 214 [ _203 ])
        (nil)))
(debug_insn 681 680 682 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:9 -1
     (nil))
(debug_insn 682 681 683 74 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:19 -1
     (nil))
(debug_insn 683 682 685 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 -1
     (nil))
(insn 685 683 686 74 (set (reg:SI 217 [ _206 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 686 685 687 74 (set (reg:SI 379)
        (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
        (nil)))
(insn 687 686 689 74 (set (reg:SI 380 [ reg_value ])
        (lshiftrt:SI (reg:SI 379)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1030:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 379)
        (nil)))
(insn 689 687 690 74 (set (reg:SI 381)
        (and:SI (reg:SI 217 [ _206 ])
            (reg:SI 376))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 376)
        (expr_list:REG_DEAD (reg:SI 217 [ _206 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 217 [ _206 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 690 689 692 74 (set (reg:SI 219 [ _208 ])
        (ior:SI (reg:SI 380 [ reg_value ])
            (reg:SI 381))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 381)
        (expr_list:REG_DEAD (reg:SI 380 [ reg_value ])
            (nil))))
(insn 692 690 695 74 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 219 [ _208 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1031:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 219 [ _208 ])
            (nil))))
      ; pc falls through to BB 81
(code_label 695 692 696 75 102 (nil) [1 uses])
(note 696 695 697 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 697 696 698 75 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:12 -1
     (nil))
(insn 698 697 699 75 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ _198 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ _198 ])
        (nil)))
(jump_insn 699 698 700 75 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 790)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1033:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 790)
(note 700 699 701 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 701 700 702 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:9 -1
     (nil))
(debug_insn 702 701 703 76 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:19 -1
     (nil))
(debug_insn 703 702 705 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 -1
     (nil))
(insn 705 703 706 76 (set (reg:SI 222 [ _211 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 706 705 707 76 (set (reg:SI 385)
        (plus:SI (reg:SI 125 [ _19 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:38 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 707 706 708 76 (set (reg:SI 386 [ reg_value ])
        (lshiftrt:SI (reg:SI 385)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1035:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 385)
        (nil)))
(insn 708 707 709 76 (set (reg:SI 388)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 709 708 710 76 (set (reg:SI 387)
        (and:SI (reg:SI 222 [ _211 ])
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ _211 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 222 [ _211 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 710 709 712 76 (set (reg:SI 224 [ _213 ])
        (ior:SI (reg:SI 386 [ reg_value ])
            (reg:SI 387))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 387)
        (expr_list:REG_DEAD (reg:SI 386 [ reg_value ])
            (nil))))
(insn 712 710 713 76 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])
        (reg:SI 224 [ _213 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1036:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 224 [ _213 ])
        (nil)))
(debug_insn 713 712 714 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:9 -1
     (nil))
(debug_insn 714 713 715 76 (var_location:SI reg_value (lshiftrt:SI (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:19 -1
     (nil))
(debug_insn 715 714 717 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 -1
     (nil))
(insn 717 715 718 76 (set (reg:SI 227 [ _216 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 718 717 719 76 (set (reg:SI 391)
        (plus:SI (reg:SI 126 [ _20 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
        (nil)))
(insn 719 718 721 76 (set (reg:SI 392 [ reg_value ])
        (lshiftrt:SI (reg:SI 391)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1038:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 391)
        (nil)))
(insn 721 719 722 76 (set (reg:SI 393)
        (and:SI (reg:SI 227 [ _216 ])
            (reg:SI 388))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 388)
        (expr_list:REG_DEAD (reg:SI 227 [ _216 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 227 [ _216 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 722 721 724 76 (set (reg:SI 229 [ _218 ])
        (ior:SI (reg:SI 392 [ reg_value ])
            (reg:SI 393))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 393)
        (expr_list:REG_DEAD (reg:SI 392 [ reg_value ])
            (nil))))
(insn 724 722 727 76 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])
        (reg:SI 229 [ _218 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1039:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 229 [ _218 ])
            (nil))))
      ; pc falls through to BB 81
(code_label 727 724 728 77 101 (nil) [1 uses])
(note 728 727 729 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 729 728 730 77 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:7 -1
     (nil))
(insn 730 729 731 77 (set (reg:SI 230 [ _219 ])
        (and:SI (reg:SI 127 [ _21 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:24 90 {*arm_andsi3_insn}
     (nil))
(insn 731 730 732 77 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _219 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 732 731 733 77 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 760)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1050:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 760)
(note 733 732 734 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 734 733 735 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:9 -1
     (nil))
(debug_insn 735 734 736 78 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 206 [ bank1_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:19 -1
     (nil))
(debug_insn 736 735 738 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 -1
     (nil))
(insn 738 736 739 78 (set (reg:SI 233 [ _223 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 739 738 740 78 (set (reg:SI 397)
        (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 206 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:38 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 740 739 741 78 (set (reg:SI 398 [ reg_value ])
        (lshiftrt:SI (reg:SI 397)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1052:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 397)
        (nil)))
(insn 741 740 742 78 (set (reg:SI 400)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 742 741 743 78 (set (reg:SI 399)
        (and:SI (reg:SI 233 [ _223 ])
            (reg:SI 400))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233 [ _223 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 233 [ _223 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 743 742 745 78 (set (reg:SI 235 [ _225 ])
        (ior:SI (reg:SI 398 [ reg_value ])
            (reg:SI 399))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 399)
        (expr_list:REG_DEAD (reg:SI 398 [ reg_value ])
            (nil))))
(insn 745 743 746 78 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])
        (reg:SI 235 [ _225 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1053:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 235 [ _225 ])
        (nil)))
(debug_insn 746 745 747 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:9 -1
     (nil))
(debug_insn 747 746 748 78 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 206 [ bank1_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:19 -1
     (nil))
(debug_insn 748 747 750 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 -1
     (nil))
(insn 750 748 751 78 (set (reg:SI 238 [ _228 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 751 750 752 78 (set (reg:SI 403)
        (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 206 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:36 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 206 [ bank1_addr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
            (nil))))
(insn 752 751 754 78 (set (reg:SI 404 [ reg_value ])
        (lshiftrt:SI (reg:SI 403)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1055:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 403)
        (nil)))
(insn 754 752 755 78 (set (reg:SI 405)
        (and:SI (reg:SI 238 [ _228 ])
            (reg:SI 400))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 400)
        (expr_list:REG_DEAD (reg:SI 238 [ _228 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 238 [ _228 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 755 754 757 78 (set (reg:SI 240 [ _230 ])
        (ior:SI (reg:SI 404 [ reg_value ])
            (reg:SI 405))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 405)
        (expr_list:REG_DEAD (reg:SI 404 [ reg_value ])
            (nil))))
(insn 757 755 760 78 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 240 [ _230 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1056:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 240 [ _230 ])
            (nil))))
      ; pc falls through to BB 81
(code_label 760 757 761 79 104 (nil) [1 uses])
(note 761 760 762 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 762 761 763 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:12 -1
     (nil))
(insn 763 762 764 79 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230 [ _219 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _219 ])
        (nil)))
(jump_insn 764 763 765 79 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 790)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1059:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 790)
(note 765 764 766 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(debug_insn 766 765 767 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:9 -1
     (nil))
(debug_insn 767 766 768 80 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 200 [ bank2_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:19 -1
     (nil))
(debug_insn 768 767 770 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 -1
     (nil))
(insn 770 768 771 80 (set (reg:SI 243 [ _234 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 771 770 772 80 (set (reg:SI 409)
        (minus:SI (reg:SI 125 [ _19 ])
            (reg/v:SI 200 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:38 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _19 ])
        (nil)))
(insn 772 771 773 80 (set (reg:SI 410 [ reg_value ])
        (lshiftrt:SI (reg:SI 409)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1061:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 409)
        (nil)))
(insn 773 772 774 80 (set (reg:SI 412)
        (const_int -32768 [0xffffffffffff8000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 774 773 775 80 (set (reg:SI 411)
        (and:SI (reg:SI 243 [ _234 ])
            (reg:SI 412))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 243 [ _234 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 243 [ _234 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))
(insn 775 774 777 80 (set (reg:SI 245 [ _236 ])
        (ior:SI (reg:SI 410 [ reg_value ])
            (reg:SI 411))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 411)
        (expr_list:REG_DEAD (reg:SI 410 [ reg_value ])
            (nil))))
(insn 777 775 778 80 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])
        (reg:SI 245 [ _236 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1062:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 245 [ _236 ])
        (nil)))
(debug_insn 778 777 779 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:9 -1
     (nil))
(debug_insn 779 778 780 80 (var_location:SI reg_value (lshiftrt:SI (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 200 [ bank2_addr ]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:19 -1
     (nil))
(debug_insn 780 779 782 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 -1
     (nil))
(insn 782 780 783 80 (set (reg:SI 248 [ _239 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 783 782 784 80 (set (reg:SI 415)
        (minus:SI (reg:SI 126 [ _20 ])
            (reg/v:SI 200 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:36 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 200 [ bank2_addr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _20 ])
            (nil))))
(insn 784 783 786 80 (set (reg:SI 416 [ reg_value ])
        (lshiftrt:SI (reg:SI 415)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1064:19 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 415)
        (nil)))
(insn 786 784 787 80 (set (reg:SI 417)
        (and:SI (reg:SI 248 [ _239 ])
            (reg:SI 412))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 412)
        (expr_list:REG_DEAD (reg:SI 248 [ _239 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 248 [ _239 ])
                    (const_int -32768 [0xffffffffffff8000]))
                (nil)))))
(insn 787 786 789 80 (set (reg:SI 250 [ _241 ])
        (ior:SI (reg:SI 416 [ reg_value ])
            (reg:SI 417))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 417)
        (expr_list:REG_DEAD (reg:SI 416 [ reg_value ])
            (nil))))
(insn 789 787 790 80 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])
        (reg:SI 250 [ _241 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1065:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 250 [ _241 ])
            (nil))))
(code_label 790 789 791 81 103 (nil) [2 uses])
(note 791 790 792 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(debug_insn 792 791 793 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1071:7 -1
     (nil))
(debug_insn 793 792 794 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 -1
     (nil))
(insn 794 793 795 81 (set (reg/f:SI 420)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 795 794 796 81 (set (reg:SI 251 [ _242 ])
        (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 796 795 797 81 (set (reg:SI 421)
        (and:SI (reg:SI 251 [ _242 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ _242 ])
        (nil)))
(insn 797 796 798 81 (set (reg:SI 422)
        (and:SI (reg:SI 127 [ _21 ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _21 ])
        (nil)))
(insn 798 797 800 81 (set (reg:SI 254 [ _245 ])
        (ior:SI (reg:SI 421)
            (reg:SI 422))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 422)
        (expr_list:REG_DEAD (reg:SI 421)
            (nil))))
(insn 800 798 801 81 (set (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])
        (reg:SI 254 [ _245 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1074:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254 [ _245 ])
        (nil)))
(debug_insn 801 800 803 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 -1
     (nil))
(insn 803 801 804 81 (set (reg:SI 255 [ _246 ])
        (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 804 803 806 81 (set (reg:SI 256 [ _247 ])
        (ior:SI (reg:SI 255 [ _246 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255 [ _246 ])
        (nil)))
(insn 806 804 807 81 (set (mem/v:SI (plus:SI (reg/f:SI 420)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 256 [ _247 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1077:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 420)
        (expr_list:REG_DEAD (reg:SI 256 [ _247 ])
            (nil))))
(debug_insn 807 806 808 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:5 -1
     (nil))
(insn 808 807 809 81 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 809 808 810 81 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 810 809 812 81 (set (reg:SI 426)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1080:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 812 810 813 81 (var_location:QI status (subreg:QI (reg:SI 426) 0)) -1
     (nil))
(debug_insn 813 812 814 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1083:3 -1
     (nil))
(debug_insn 814 813 815 81 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 815 814 816 81 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 816 815 817 81 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 817 816 818 81 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 818 817 819 81 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 819 818 820 81 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 820 819 821 81 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(insn 821 820 822 81 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 426)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 426)
        (nil)))
(jump_insn 822 821 823 81 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 827)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 827)
(note 823 822 824 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 824 823 827 82 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 84
(code_label 827 824 828 83 105 (nil) [1 uses])
(note 828 827 829 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 829 828 830 83 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:9 -1
     (nil))
(debug_insn 830 829 831 83 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 -1
     (nil))
(insn 831 830 22 83 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 831 832 83 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":360:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 832 22 833 84 97 (nil) [2 uses])
(note 833 832 834 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(debug_insn 834 833 835 84 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 835 834 836 84 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 836 835 837 84 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 837 836 838 84 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 838 837 839 84 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 839 838 840 84 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 840 839 841 84 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":358:11 -1
     (nil))
(debug_insn 841 840 842 84 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 842 841 843 84 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:3 -1
     (nil))
(insn 843 842 844 84 (set (reg:SI 427)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:28 90 {*arm_andsi3_insn}
     (nil))
(insn 844 843 845 84 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 427)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 427)
        (nil)))
(jump_insn 845 844 846 84 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 927)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":366:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 927)
(note 846 845 847 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(debug_insn 847 846 848 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:5 -1
     (nil))
(insn 848 847 849 85 (set (reg:SI 129 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 44 [0x2c])) [1 pOBInit_49(D)->SecBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 849 848 850 85 (set (reg:SI 130 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 48 [0x30])) [1 pOBInit_49(D)->SecSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 850 849 851 85 (var_location:SI SecBank (reg:SI 129 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 851 850 852 85 (var_location:SI SecSize (reg:SI 130 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 852 851 853 85 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1103:26 -1
     (nil))
(debug_insn 853 852 854 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1105:3 -1
     (nil))
(debug_insn 854 853 855 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1108:3 -1
     (nil))
(debug_insn 855 854 856 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1109:3 -1
     (nil))
(debug_insn 856 855 857 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:3 -1
     (nil))
(insn 857 856 858 85 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 858 857 859 85 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 859 858 861 85 (set (reg:SI 428)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 861 859 862 85 (var_location:QI status (subreg:QI (reg:SI 428) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1112:12 -1
     (nil))
(debug_insn 862 861 863 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1114:3 -1
     (nil))
(insn 863 862 864 85 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 428)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1114:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 428)
        (nil)))
(jump_insn 864 863 865 85 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 869)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1114:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 869)
(note 865 864 866 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 866 865 23 86 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 866 869 86 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 94
(code_label 869 23 870 87 107 (nil) [1 uses])
(note 870 869 871 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(debug_insn 871 870 872 87 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:5 -1
     (nil))
(insn 872 871 873 87 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 873 872 874 87 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1117:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 884)
(note 874 873 875 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(debug_insn 875 874 876 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 -1
     (nil))
(insn 876 875 877 88 (set (reg/f:SI 429)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 877 876 878 88 (set (reg:SI 259 [ _251 ])
        (mem/v:SI (plus:SI (reg/f:SI 429)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 878 877 879 88 (set (reg:SI 430)
        (and:SI (reg:SI 259 [ _251 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 259 [ _251 ])
        (nil)))
(insn 879 878 881 88 (set (reg:SI 261 [ _253 ])
        (ior:SI (reg:SI 430)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 430)
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 881 879 884 88 (set (mem/v:SI (plus:SI (reg/f:SI 429)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])
        (reg:SI 261 [ _253 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1119:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 429)
        (expr_list:REG_DEAD (reg:SI 261 [ _253 ])
            (nil))))
      ; pc falls through to BB 91
(code_label 884 881 885 89 108 (nil) [1 uses])
(note 885 884 886 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(debug_insn 886 885 887 89 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:10 -1
     (nil))
(insn 887 886 888 89 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
        (nil)))
(jump_insn 888 887 889 89 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 897)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1122:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 897)
(note 889 888 890 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(debug_insn 890 889 891 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 -1
     (nil))
(insn 891 890 892 90 (set (reg/f:SI 432)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 892 891 893 90 (set (reg:SI 262 [ _254 ])
        (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 893 892 894 90 (set (reg:SI 433)
        (and:SI (reg:SI 262 [ _254 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 262 [ _254 ])
        (nil)))
(insn 894 893 896 90 (set (reg:SI 264 [ _256 ])
        (ior:SI (reg:SI 433)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 433)
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 896 894 897 90 (set (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])
        (reg:SI 264 [ _256 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1124:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 432)
        (expr_list:REG_DEAD (reg:SI 264 [ _256 ])
            (nil))))
(code_label 897 896 898 91 109 (nil) [1 uses])
(note 898 897 899 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 899 898 900 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1129:5 -1
     (nil))
(debug_insn 900 899 901 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 -1
     (nil))
(insn 901 900 902 91 (set (reg/f:SI 435)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 902 901 903 91 (set (reg:SI 265 [ _257 ])
        (mem/v:SI (plus:SI (reg/f:SI 435)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 903 902 905 91 (set (reg:SI 266 [ _258 ])
        (ior:SI (reg:SI 265 [ _257 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 265 [ _257 ])
        (nil)))
(insn 905 903 906 91 (set (mem/v:SI (plus:SI (reg/f:SI 435)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 266 [ _258 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1133:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 435)
        (expr_list:REG_DEAD (reg:SI 266 [ _258 ])
            (nil))))
(debug_insn 906 905 907 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:5 -1
     (nil))
(insn 907 906 908 91 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 908 907 909 91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 909 908 911 91 (set (reg:SI 437)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1136:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 911 909 912 91 (var_location:QI status (subreg:QI (reg:SI 437) 0)) -1
     (nil))
(debug_insn 912 911 913 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1139:3 -1
     (nil))
(debug_insn 913 912 914 91 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 914 913 915 91 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 915 914 916 91 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(insn 916 915 917 91 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 437)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 437)
        (nil)))
(jump_insn 917 916 918 91 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 922)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 12 (nil)))
 -> 922)
(note 918 917 919 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 919 918 922 92 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 94
(code_label 922 919 923 93 110 (nil) [1 uses])
(note 923 922 924 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(debug_insn 924 923 925 93 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:7 -1
     (nil))
(debug_insn 925 924 926 93 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 -1
     (nil))
(insn 926 925 24 93 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/v/f:SI 278 [ pOBInit ]) [1 pOBInit_49(D)->OptionType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 926 927 93 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":371:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 927 24 928 94 106 (nil) [1 uses])
(note 928 927 929 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(debug_insn 929 928 930 94 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 930 929 931 94 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 931 930 932 94 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":369:9 -1
     (nil))
(debug_insn 932 931 933 94 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 933 932 934 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:3 -1
     (nil))
(insn 934 933 935 94 (set (reg:SI 438)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 935 934 936 94 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 438)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 438)
        (nil)))
(jump_insn 936 935 937 94 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 983)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":376:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 983)
(note 937 936 938 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(debug_insn 938 937 939 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:5 -1
     (nil))
(insn 939 938 940 95 (set (reg:SI 132 [ _30 ])
        (mem:SI (plus:SI (reg/v/f:SI 278 [ pOBInit ])
                (const_int 40 [0x28])) [1 pOBInit_49(D)->BootEntryPoint+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 278 [ pOBInit ])
        (nil)))
(debug_insn 940 939 941 95 (var_location:SI BootLockConfig (reg:SI 132 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 941 940 942 95 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1156:26 -1
     (nil))
(debug_insn 942 941 943 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1158:3 -1
     (nil))
(debug_insn 943 942 944 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1161:3 -1
     (nil))
(debug_insn 944 943 945 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:3 -1
     (nil))
(insn 945 944 946 95 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 946 945 947 95 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 947 946 949 95 (set (reg:SI 439)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 949 947 950 95 (var_location:QI status (subreg:QI (reg:SI 439) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1164:12 -1
     (nil))
(debug_insn 950 949 951 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1166:3 -1
     (nil))
(insn 951 950 952 95 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 439)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1166:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 439)
        (nil)))
(jump_insn 952 951 980 95 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 956)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1166:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 956)
(code_label 980 952 953 96 113 (nil) [1 uses])
(note 953 980 25 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 25 953 956 96 (set (reg/v:SI 277 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":381:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 98
(code_label 956 25 957 97 112 (nil) [1 uses])
(note 957 956 958 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(debug_insn 958 957 959 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 -1
     (nil))
(insn 959 958 960 97 (set (reg/f:SI 440)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 960 959 961 97 (set (reg:SI 269 [ _262 ])
        (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 961 960 962 97 (set (reg:SI 441)
        (and:SI (reg:SI 269 [ _262 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 269 [ _262 ])
        (nil)))
(insn 962 961 964 97 (set (reg:SI 271 [ _264 ])
        (ior:SI (reg:SI 441)
            (reg:SI 132 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 441)
        (expr_list:REG_DEAD (reg:SI 132 [ _30 ])
            (nil))))
(insn 964 962 965 97 (set (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])
        (reg:SI 271 [ _264 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1168:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 271 [ _264 ])
        (nil)))
(debug_insn 965 964 967 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 -1
     (nil))
(insn 967 965 968 97 (set (reg:SI 272 [ _265 ])
        (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 968 967 970 97 (set (reg:SI 273 [ _266 ])
        (ior:SI (reg:SI 272 [ _265 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 272 [ _265 ])
        (nil)))
(insn 970 968 971 97 (set (mem/v:SI (plus:SI (reg/f:SI 440)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 273 [ _266 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 440)
        (expr_list:REG_DEAD (reg:SI 273 [ _266 ])
            (nil))))
(debug_insn 971 970 972 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:5 -1
     (nil))
(insn 972 971 973 97 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 973 972 974 97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 00000000076df100 FLASH_WaitForLastOperation>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 974 973 976 97 (set (reg:SI 445)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1174:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 976 974 977 97 (var_location:QI status (subreg:QI (reg:SI 445) 0)) -1
     (nil))
(debug_insn 977 976 978 97 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1177:3 -1
     (nil))
(debug_insn 978 977 979 97 (var_location:SI BootLockConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 979 978 981 97 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(insn 981 979 982 97 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 445)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 445)
        (nil)))
(jump_insn 982 981 983 97 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 980)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 12 (nil)))
 -> 980)
(code_label 983 982 984 98 111 (nil) [1 uses])
(note 984 983 985 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(debug_insn 985 984 986 98 (var_location:SI BootLockConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 986 985 987 98 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":379:9 -1
     (nil))
(debug_insn 987 986 988 98 (var_location:QI status (subreg:QI (reg/v:SI 277 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 988 987 989 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(debug_insn 989 988 991 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(insn 991 989 993 98 (set (reg:SI 447)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 993 991 994 98 (set (mem/c:QI (reg/f:SI 450) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 447) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 450)
        (expr_list:REG_DEAD (reg:SI 447)
            (nil))))
(debug_insn 994 993 995 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":386:3 -1
     (nil))
(debug_insn 995 994 1008 98 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":388:3 -1
     (nil))
      ; pc falls through to BB 100
(code_label 1008 995 1007 99 114 (nil) [1 uses])
(note 1007 1008 26 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 26 1007 996 99 (set (reg/v:SI 277 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":318:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 996 26 997 100 68 (nil) [0 uses])
(note 997 996 1002 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1002 997 1003 100 (set (reg/i:SI 0 r0)
        (reg/v:SI 277 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 277 [ <retval> ])
        (nil)))
(insn 1003 1002 0 100 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":389:1 -1
     (nil))

;; Function HAL_FLASHEx_OBGetConfig (HAL_FLASHEx_OBGetConfig, funcdef_no=332, decl_uid=8835, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 34 n_edges 47 count 34 (    1)


HAL_FLASHEx_OBGetConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,33u} r13={1d,33u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,15u} r102={1d,33u} r103={1d,32u} r113={1d,6u} r114={6d,4u} r115={1d,4u} r118={1d,3u} r121={1d,3u} r123={1d,1u} r124={2d,5u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r151={1d,1u} r158={4d,3u} r164={4d,3u} r165={1d,1u} r167={1d,2u} r171={1d,2u} r175={1d,2u} r179={1d,2u} r183={1d,2u} r187={1d,2u} r191={1d,2u} r195={1d,2u} r199={1d,1u} r202={1d,37u} r203={1d,4u} r204={1d,2u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,2u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,2u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u,1e} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u,1e} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u,1e} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u,1e} r241={1d,1u} r242={1d,1u} r243={1d,9u} r244={1d,1u} r246={1d,1u,1e} r247={1d,2u} r248={1d,1u} r249={1d,1u} r251={1d,1u,1e} r253={1d,1u} r254={1d,1u} r256={1d,1u,1e} r257={1d,2u} r258={1d,1u} r259={1d,1u} r261={1d,1u,1e} r263={1d,1u} r264={1d,1u} r266={1d,1u,1e} r267={1d,2u} r268={1d,1u} r269={1d,1u} r271={1d,1u,1e} r273={1d,1u} r274={1d,1u} r276={1d,1u,1e} r277={1d,2u} r278={1d,1u} r279={1d,1u} r281={1d,1u,1e} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,3u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r300={1d,1u} r301={1d,1u} 
;;    total ref usage 525{165d,348u,12e} in 310{310 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,37] 102[38,38] 103[39,39] 113[40,40] 114[41,46] 115[47,47] 118[48,48] 121[49,49] 123[50,50] 124[51,52] 125[53,53] 127[54,54] 129[55,55] 131[56,56] 133[57,57] 136[58,58] 138[59,59] 141[60,60] 143[61,61] 146[62,62] 148[63,63] 151[64,64] 158[65,68] 164[69,72] 165[73,73] 167[74,74] 171[75,75] 175[76,76] 179[77,77] 183[78,78] 187[79,79] 191[80,80] 195[81,81] 199[82,82] 202[83,83] 203[84,84] 204[85,85] 205[86,86] 207[87,87] 208[88,88] 209[89,89] 210[90,90] 212[91,91] 213[92,92] 214[93,93] 215[94,94] 217[95,95] 218[96,96] 219[97,97] 220[98,98] 221[99,99] 222[100,100] 223[101,101] 224[102,102] 225[103,103] 226[104,104] 227[105,105] 228[106,106] 229[107,107] 230[108,108] 231[109,109] 232[110,110] 233[111,111] 234[112,112] 235[113,113] 236[114,114] 237[115,115] 238[116,116] 239[117,117] 240[118,118] 241[119,119] 242[120,120] 243[121,121] 244[122,122] 246[123,123] 247[124,124] 248[125,125] 249[126,126] 251[127,127] 253[128,128] 254[129,129] 256[130,130] 257[131,131] 258[132,132] 259[133,133] 261[134,134] 263[135,135] 264[136,136] 266[137,137] 267[138,138] 268[139,139] 269[140,140] 271[141,141] 273[142,142] 274[143,143] 276[144,144] 277[145,145] 278[146,146] 279[147,147] 281[148,148] 283[149,149] 284[150,150] 285[151,151] 286[152,152] 287[153,153] 288[154,154] 289[155,155] 290[156,156] 291[157,157] 292[158,158] 294[159,159] 296[160,160] 297[161,161] 298[162,162] 300[163,163] 301[164,164] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d38(102){ }d39(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[38],103[39]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[38],103[39]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[38],103[39]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d38(bb 0 insn -1) }u3(103){ d39(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 202
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 202
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[38],103[39]
;; rd  gen 	(3) 100[37],113[40],202[83]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],113[40],202[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],113[40],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 2 )->[3]->( 32 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d38(bb 0 insn -1) }u11(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],113[40],202[83]
;; rd  gen 	(1) 100[36]
;; rd  kill	(15) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; rd  out 	(5) 7[4],13[5],102[38],103[39],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 3 )->[4]->( 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d4(bb 0 insn -1) }u15(13){ d5(bb 0 insn -1) }u16(102){ d38(bb 0 insn -1) }u17(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  gen 	 114
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[38],103[39],202[83]
;; rd  gen 	(1) 114[46]
;; rd  kill	(6) 114[41,42,43,44,45,46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[46],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 2 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d38(bb 0 insn -1) }u21(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; lr  def 	 100 [cc] 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202
;; live  gen 	 100 [cc] 203
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],113[40],202[83]
;; rd  gen 	(2) 100[35],203[84]
;; rd  kill	(16) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],203[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; rd  out 	(7) 7[4],13[5],102[38],103[39],113[40],202[83],203[84]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 5 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ d4(bb 0 insn -1) }u30(13){ d5(bb 0 insn -1) }u31(102){ d38(bb 0 insn -1) }u32(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 131 133 204 205 207 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 131 133 204 205 207 208
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],113[40],202[83],203[84]
;; rd  gen 	(7) 114[41],131[56],133[57],204[85],205[86],207[87],208[88]
;; rd  kill	(12) 114[41,42,43,44,45,46],131[56],133[57],204[85],205[86],207[87],208[88]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[41],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ d4(bb 0 insn -1) }u44(13){ d5(bb 0 insn -1) }u45(102){ d38(bb 0 insn -1) }u46(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 202 203
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],113[40],202[83],203[84]
;; rd  gen 	(1) 100[34]
;; rd  kill	(15) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; rd  out 	(6) 7[4],13[5],102[38],103[39],202[83],203[84]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ d4(bb 0 insn -1) }u51(13){ d5(bb 0 insn -1) }u52(102){ d38(bb 0 insn -1) }u53(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 136 138 209 210 212 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 136 138 209 210 212 213
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],202[83],203[84]
;; rd  gen 	(7) 114[42],136[58],138[59],209[89],210[90],212[91],213[92]
;; rd  kill	(12) 114[41,42,43,44,45,46],136[58],138[59],209[89],210[90],212[91],213[92]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[42],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(7){ d4(bb 0 insn -1) }u65(13){ d5(bb 0 insn -1) }u66(102){ d38(bb 0 insn -1) }u67(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; lr  def 	 114 141 143 214 215 217 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 203
;; live  gen 	 114 141 143 214 215 217 218
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],202[83],203[84]
;; rd  gen 	(7) 114[43],141[60],143[61],214[93],215[94],217[95],218[96]
;; rd  kill	(12) 114[41,42,43,44,45,46],141[60],143[61],214[93],215[94],217[95],218[96]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[43],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 9 8 6 32 4 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(7){ d4(bb 0 insn -1) }u79(13){ d5(bb 0 insn -1) }u80(102){ d38(bb 0 insn -1) }u81(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 124 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  gen 	 100 [cc] 123 124 219
;; live  kill	
;; rd  in  	(10) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],202[83]
;; rd  gen 	(4) 100[33],123[50],124[52],219[97]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],123[50],124[51,52],219[97]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; rd  out 	(11) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],124[52],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(7){ d4(bb 0 insn -1) }u88(13){ d5(bb 0 insn -1) }u89(102){ d38(bb 0 insn -1) }u90(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  gen 	 100 [cc] 124
;; live  kill	
;; rd  in  	(11) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],124[52],202[83]
;; rd  gen 	(2) 100[23],124[51]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],124[51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; rd  out 	(11) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],124[51],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 10 11 )->[12]->( 13 28 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(7){ d4(bb 0 insn -1) }u95(13){ d5(bb 0 insn -1) }u96(102){ d38(bb 0 insn -1) }u97(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 202
;; lr  def 	 100 [cc] 115 121 220 221 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 124 202
;; live  gen 	 100 [cc] 115 121 220 221 222
;; live  kill	
;; rd  in  	(12) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],124[51,52],202[83]
;; rd  gen 	(6) 100[32],115[47],121[49],220[98],221[99],222[100]
;; rd  kill	(20) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],115[47],121[49],220[98],221[99],222[100]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(11) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u110(7){ d4(bb 0 insn -1) }u111(13){ d5(bb 0 insn -1) }u112(102){ d38(bb 0 insn -1) }u113(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  def 	 100 [cc] 114 151 223 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 114 151 223 224
;; live  kill	
;; rd  in  	(11) 7[4],13[5],102[38],103[39],114[41,42,43,44,46],115[47],202[83]
;; rd  gen 	(5) 100[31],114[45],151[64],223[101],224[102]
;; rd  kill	(24) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],114[41,42,43,44,45,46],151[64],223[101],224[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 13 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u124(7){ d4(bb 0 insn -1) }u125(13){ d5(bb 0 insn -1) }u126(102){ d38(bb 0 insn -1) }u127(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 225 226 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 225 226 227
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(4) 100[30],225[103],226[104],227[105]
;; rd  kill	(18) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],225[103],226[104],227[105]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 14 )->[15]->( 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u133(7){ d4(bb 0 insn -1) }u134(13){ d5(bb 0 insn -1) }u135(102){ d38(bb 0 insn -1) }u136(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164 228 229 230 231 232 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164 228 229 230 231 232 233
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(8) 158[68],164[72],228[106],229[107],230[108],231[109],232[110],233[111]
;; rd  kill	(14) 158[65,66,67,68],164[69,70,71,72],228[106],229[107],230[108],231[109],232[110],233[111]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; rd  out 	(9) 7[4],13[5],102[38],103[39],114[45],115[47],158[68],164[72],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 13 )->[16]->( 17 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ d4(bb 0 insn -1) }u145(13){ d5(bb 0 insn -1) }u146(102){ d38(bb 0 insn -1) }u147(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 234 235 236
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 100 [cc] 234 235 236
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(4) 100[29],234[112],235[113],236[114]
;; rd  kill	(18) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],234[112],235[113],236[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 16 )->[17]->( 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u153(7){ d4(bb 0 insn -1) }u154(13){ d5(bb 0 insn -1) }u155(102){ d38(bb 0 insn -1) }u156(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164 237 238 239 240 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164 237 238 239 240 241 242
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(8) 158[67],164[71],237[115],238[116],239[117],240[118],241[119],242[120]
;; rd  kill	(14) 158[65,66,67,68],164[69,70,71,72],237[115],238[116],239[117],240[118],241[119],242[120]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; rd  out 	(9) 7[4],13[5],102[38],103[39],114[45],115[47],158[67],164[71],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 14 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u164(7){ d4(bb 0 insn -1) }u165(13){ d5(bb 0 insn -1) }u166(102){ d38(bb 0 insn -1) }u167(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(2) 158[66],164[70]
;; rd  kill	(8) 158[65,66,67,68],164[69,70,71,72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; rd  out 	(9) 7[4],13[5],102[38],103[39],114[45],115[47],158[66],164[70],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 16 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u168(7){ d4(bb 0 insn -1) }u169(13){ d5(bb 0 insn -1) }u170(102){ d38(bb 0 insn -1) }u171(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 158 164
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(2) 158[65],164[69]
;; rd  kill	(8) 158[65,66,67,68],164[69,70,71,72]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; rd  out 	(9) 7[4],13[5],102[38],103[39],114[45],115[47],158[65],164[69],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 19 15 17 18 )->[20]->( 21 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u172(7){ d4(bb 0 insn -1) }u173(13){ d5(bb 0 insn -1) }u174(102){ d38(bb 0 insn -1) }u175(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 165 243 244
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202
;; live  gen 	 100 [cc] 165 243 244
;; live  kill	
;; rd  in  	(15) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83]
;; rd  gen 	(4) 100[28],165[73],243[121],244[122]
;; rd  kill	(18) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],165[73],243[121],244[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; rd  out 	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u182(7){ d4(bb 0 insn -1) }u183(13){ d5(bb 0 insn -1) }u184(102){ d38(bb 0 insn -1) }u185(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;; rd  gen 	(1) 100[27]
;; rd  kill	(15) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; rd  out 	(8) 7[4],13[5],102[38],103[39],114[45],115[47],202[83],243[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 21 )->[22]->( 27 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u188(7){ d4(bb 0 insn -1) }u189(13){ d5(bb 0 insn -1) }u190(102){ d38(bb 0 insn -1) }u191(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 243
;; lr  def 	 167 171 246 247 248 249 251 253 254
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 167 171 246 247 248 249 251 253 254
;; live  kill	
;; rd  in  	(8) 7[4],13[5],102[38],103[39],114[45],115[47],202[83],243[121]
;; rd  gen 	(9) 167[74],171[75],246[123],247[124],248[125],249[126],251[127],253[128],254[129]
;; rd  kill	(9) 167[74],171[75],246[123],247[124],248[125],249[126],251[127],253[128],254[129]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 21 )->[23]->( 27 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u210(7){ d4(bb 0 insn -1) }u211(13){ d5(bb 0 insn -1) }u212(102){ d38(bb 0 insn -1) }u213(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 243
;; lr  def 	 175 179 256 257 258 259 261 263 264
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202 243
;; live  gen 	 175 179 256 257 258 259 261 263 264
;; live  kill	
;; rd  in  	(8) 7[4],13[5],102[38],103[39],114[45],115[47],202[83],243[121]
;; rd  gen 	(9) 175[76],179[77],256[130],257[131],258[132],259[133],261[134],263[135],264[136]
;; rd  kill	(9) 175[76],179[77],256[130],257[131],258[132],259[133],261[134],263[135],264[136]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 20 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u232(7){ d4(bb 0 insn -1) }u233(13){ d5(bb 0 insn -1) }u234(102){ d38(bb 0 insn -1) }u235(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;; rd  gen 	(1) 100[26]
;; rd  kill	(15) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 164 202 243
;; rd  out 	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 24 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u238(7){ d4(bb 0 insn -1) }u239(13){ d5(bb 0 insn -1) }u240(102){ d38(bb 0 insn -1) }u241(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 164 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 202 243
;; lr  def 	 183 187 266 267 268 269 271 273 274
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 164 202 243
;; live  gen 	 183 187 266 267 268 269 271 273 274
;; live  kill	
;; rd  in  	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;; rd  gen 	(9) 183[78],187[79],266[137],267[138],268[139],269[140],271[141],273[142],274[143]
;; rd  kill	(9) 183[78],187[79],266[137],267[138],268[139],269[140],271[141],273[142],274[143]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u262(7){ d4(bb 0 insn -1) }u263(13){ d5(bb 0 insn -1) }u264(102){ d38(bb 0 insn -1) }u265(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 202 243
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 202 243
;; lr  def 	 191 195 276 277 278 279 281 283 284
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 158 202 243
;; live  gen 	 191 195 276 277 278 279 281 283 284
;; live  kill	
;; rd  in  	(16) 7[4],13[5],102[38],103[39],114[45],115[47],158[65,66,67,68],164[69,70,71,72],202[83],243[121]
;; rd  gen 	(9) 191[80],195[81],276[144],277[145],278[146],279[147],281[148],283[149],284[150]
;; rd  kill	(9) 191[80],195[81],276[144],277[145],278[146],279[147],281[148],283[149],284[150]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; rd  out 	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 22 26 23 25 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u286(7){ d4(bb 0 insn -1) }u287(13){ d5(bb 0 insn -1) }u288(102){ d38(bb 0 insn -1) }u289(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 202
;; lr  def 	 199 285 286 287
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 202
;; live  gen 	 199 285 286 287
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[38],103[39],114[45],115[47],202[83]
;; rd  gen 	(4) 199[82],285[151],286[152],287[153]
;; rd  kill	(4) 199[82],285[151],286[152],287[153]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[45],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 27 12 )->[28]->( 29 33 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u296(7){ d4(bb 0 insn -1) }u297(13){ d5(bb 0 insn -1) }u298(102){ d38(bb 0 insn -1) }u299(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; lr  def 	 100 [cc] 118 125 288 289 290 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  gen 	 100 [cc] 118 125 288 289 290 291
;; live  kill	
;; rd  in  	(12) 7[4],13[5],102[38],103[39],114[41,42,43,44,45,46],115[47],202[83]
;; rd  gen 	(7) 100[25],118[48],125[53],288[154],289[155],290[156],291[157]
;; rd  kill	(21) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],118[48],125[53],288[154],289[155],290[156],291[157]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; rd  out 	(13) 7[4],13[5],102[38],103[39],114[41,42,43,44,45,46],118[48],202[83],289[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 28 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u311(7){ d4(bb 0 insn -1) }u312(13){ d5(bb 0 insn -1) }u313(102){ d38(bb 0 insn -1) }u314(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202
;; lr  def 	 100 [cc] 292
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 118 202 289
;; live  gen 	 100 [cc] 292
;; live  kill	
;; rd  in  	(13) 7[4],13[5],102[38],103[39],114[41,42,43,44,45,46],118[48],202[83],289[155]
;; rd  gen 	(2) 100[24],292[158]
;; rd  kill	(16) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37],292[158]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; rd  out 	(6) 7[4],13[5],102[38],103[39],202[83],289[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 29 )->[30]->( 33 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u322(7){ d4(bb 0 insn -1) }u323(13){ d5(bb 0 insn -1) }u324(102){ d38(bb 0 insn -1) }u325(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  def 	 127 294
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  gen 	 127 294
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],202[83],289[155]
;; rd  gen 	(2) 127[54],294[159]
;; rd  kill	(2) 127[54],294[159]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[38],103[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 29 )->[31]->( 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u330(7){ d4(bb 0 insn -1) }u331(13){ d5(bb 0 insn -1) }u332(102){ d38(bb 0 insn -1) }u333(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; lr  def 	 129 296
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202 289
;; live  gen 	 129 296
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[38],103[39],202[83],289[155]
;; rd  gen 	(2) 129[55],296[160]
;; rd  kill	(2) 129[55],296[160]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[38],103[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 3 )->[32]->( 10 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u338(7){ d4(bb 0 insn -1) }u339(13){ d5(bb 0 insn -1) }u340(102){ d38(bb 0 insn -1) }u341(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; lr  def 	 114 146 148 297 298 300 301
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 202
;; live  gen 	 114 146 148 297 298 300 301
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[38],103[39],202[83]
;; rd  gen 	(7) 114[44],146[62],148[63],297[161],298[162],300[163],301[164]
;; rd  kill	(12) 114[41,42,43,44,45,46],146[62],148[63],297[161],298[162],300[163],301[164]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 202
;; rd  out 	(6) 7[4],13[5],102[38],103[39],114[44],202[83]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 31 28 30 )->[33]->( 1 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u353(7){ d4(bb 0 insn -1) }u354(13){ d5(bb 0 insn -1) }u355(102){ d38(bb 0 insn -1) }u356(103){ d39(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 7[4],13[5],102[38],103[39],114[41,42,43,44,45,46],118[48],202[83],289[155]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[38],103[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }
;;   reg 103 { d39(bb 0 insn -1) }

( 33 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u357(7){ d4(bb 0 insn -1) }u358(13){ d5(bb 0 insn -1) }u359(102){ d38(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[38],103[39]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d38(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 27 to worklist
  Adding insn 45 to worklist
  Adding insn 35 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 67 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 110 to worklist
  Adding insn 105 to worklist
  Adding insn 137 to worklist
  Adding insn 130 to worklist
  Adding insn 123 to worklist
  Adding insn 118 to worklist
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 141 to worklist
  Adding insn 167 to worklist
  Adding insn 185 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 207 to worklist
  Adding insn 228 to worklist
  Adding insn 221 to worklist
  Adding insn 218 to worklist
  Adding insn 211 to worklist
  Adding insn 253 to worklist
  Adding insn 246 to worklist
  Adding insn 243 to worklist
  Adding insn 236 to worklist
  Adding insn 260 to worklist
  Adding insn 281 to worklist
  Adding insn 274 to worklist
  Adding insn 271 to worklist
  Adding insn 264 to worklist
  Adding insn 306 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 289 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 339 to worklist
  Adding insn 332 to worklist
  Adding insn 330 to worklist
  Adding insn 325 to worklist
  Adding insn 351 to worklist
  Adding insn 343 to worklist
  Adding insn 357 to worklist
  Adding insn 355 to worklist
  Adding insn 367 to worklist
  Adding insn 365 to worklist
  Adding insn 402 to worklist
  Adding insn 399 to worklist
  Adding insn 396 to worklist
  Adding insn 394 to worklist
Finished finding needed instructions:
Processing use of (reg 297) in insn 394:
  Adding insn 393 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 396:
  Adding insn 2 to worklist
Processing use of (reg 298) in insn 396:
  Adding insn 395 to worklist
Processing use of (reg 146 [ _59 ]) in insn 395:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 297) in insn 399:
Processing use of (reg 202 [ pOBInit ]) in insn 402:
Processing use of (reg 301) in insn 402:
  Adding insn 401 to worklist
Processing use of (reg 300) in insn 401:
  Adding insn 400 to worklist
Processing use of (reg 148 [ _61 ]) in insn 400:
Processing use of (reg 289) in insn 365:
  Adding insn 329 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 367:
Processing use of (reg 296 [ _40 ]) in insn 367:
  Adding insn 366 to worklist
Processing use of (subreg (reg 129 [ _40 ]) 0) in insn 366:
Processing use of (reg 289) in insn 355:
Processing use of (reg 202 [ pOBInit ]) in insn 357:
Processing use of (reg 294 [ _38 ]) in insn 357:
  Adding insn 356 to worklist
Processing use of (subreg (reg 127 [ _38 ]) 0) in insn 356:
Processing use of (reg 202 [ pOBInit ]) in insn 343:
Processing use of (reg 292) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 114 [ prephitmp_2 ]) in insn 342:
  Adding insn 8 to worklist
  Adding insn 140 to worklist
  Adding insn 7 to worklist
  Adding insn 4 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 203) in insn 6:
  Adding insn 34 to worklist
Processing use of (reg 203) in insn 5:
Processing use of (reg 203) in insn 4:
Processing use of (reg 114 [ prephitmp_2 ]) in insn 140:
Processing use of (reg 100 cc) in insn 351:
  Adding insn 350 to worklist
Processing use of (reg 118 [ _13 ]) in insn 350:
  Adding insn 334 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 334:
Processing use of (reg 202 [ pOBInit ]) in insn 325:
Processing use of (reg 288) in insn 325:
  Adding insn 324 to worklist
Processing use of (reg 114 [ prephitmp_2 ]) in insn 324:
Processing use of (reg 289) in insn 330:
Processing use of (reg 202 [ pOBInit ]) in insn 332:
Processing use of (reg 290) in insn 332:
  Adding insn 331 to worklist
Processing use of (reg 125 [ _36 ]) in insn 331:
Processing use of (reg 100 cc) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 291) in insn 338:
  Adding insn 335 to worklist
Processing use of (reg 118 [ _13 ]) in insn 335:
Processing use of (reg 285) in insn 312:
  Adding insn 311 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 315:
Processing use of (reg 287) in insn 315:
  Adding insn 314 to worklist
Processing use of (reg 115 [ _4 ]) in insn 314:
  Adding insn 132 to worklist
Processing use of (reg 286) in insn 314:
  Adding insn 313 to worklist
Processing use of (reg 199 [ _118 ]) in insn 313:
Processing use of (reg 202 [ pOBInit ]) in insn 132:
Processing use of (reg 243) in insn 289:
  Adding insn 199 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 296:
Processing use of (reg 279) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 158 [ bank2_addr ]) in insn 295:
  Adding insn 175 to worklist
  Adding insn 10 to worklist
  Adding insn 12 to worklist
  Adding insn 14 to worklist
Processing use of (reg 278) in insn 295:
  Adding insn 294 to worklist
Processing use of (reg 276) in insn 294:
  Adding insn 292 to worklist
Processing use of (reg 277) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 191 [ _109 ]) in insn 292:
Processing use of (reg 233) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 231) in insn 174:
  Adding insn 172 to worklist
Processing use of (reg 232) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 229) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 230 [ MEM[(uint32_t *)536835552B] ]) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 228) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 243) in insn 299:
Processing use of (reg 202 [ pOBInit ]) in insn 306:
Processing use of (reg 284) in insn 306:
  Adding insn 305 to worklist
Processing use of (reg 158 [ bank2_addr ]) in insn 305:
Processing use of (reg 283) in insn 305:
  Adding insn 304 to worklist
Processing use of (reg 277) in insn 304:
Processing use of (reg 281) in insn 304:
  Adding insn 302 to worklist
Processing use of (reg 195 [ _114 ]) in insn 302:
Processing use of (reg 243) in insn 264:
Processing use of (reg 202 [ pOBInit ]) in insn 271:
Processing use of (reg 269) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 164 [ bank1_addr ]) in insn 270:
  Adding insn 11 to worklist
  Adding insn 193 to worklist
  Adding insn 13 to worklist
  Adding insn 15 to worklist
Processing use of (reg 268) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 266) in insn 269:
  Adding insn 267 to worklist
Processing use of (reg 267) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 183 [ _100 ]) in insn 267:
Processing use of (reg 242) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 240) in insn 192:
  Adding insn 190 to worklist
Processing use of (reg 241) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 238) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 239 [ MEM[(uint32_t *)536835552B] ]) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 237) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 243) in insn 274:
Processing use of (reg 202 [ pOBInit ]) in insn 281:
Processing use of (reg 274) in insn 281:
  Adding insn 280 to worklist
Processing use of (reg 164 [ bank1_addr ]) in insn 280:
Processing use of (reg 273) in insn 280:
  Adding insn 279 to worklist
Processing use of (reg 267) in insn 279:
Processing use of (reg 271) in insn 279:
  Adding insn 277 to worklist
Processing use of (reg 187 [ _105 ]) in insn 277:
Processing use of (reg 100 cc) in insn 260:
  Adding insn 259 to worklist
Processing use of (reg 115 [ _4 ]) in insn 259:
Processing use of (reg 243) in insn 236:
Processing use of (reg 202 [ pOBInit ]) in insn 243:
Processing use of (reg 259) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 258) in insn 242:
  Adding insn 241 to worklist
Processing use of (reg 256) in insn 241:
  Adding insn 239 to worklist
Processing use of (reg 257) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 175 [ _90 ]) in insn 239:
Processing use of (reg 243) in insn 246:
Processing use of (reg 202 [ pOBInit ]) in insn 253:
Processing use of (reg 264) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 263) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 257) in insn 251:
Processing use of (reg 261) in insn 251:
  Adding insn 249 to worklist
Processing use of (reg 179 [ _94 ]) in insn 249:
Processing use of (reg 243) in insn 211:
Processing use of (reg 202 [ pOBInit ]) in insn 218:
Processing use of (reg 249) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 248) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 246) in insn 216:
  Adding insn 214 to worklist
Processing use of (reg 247) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 167 [ _82 ]) in insn 214:
Processing use of (reg 243) in insn 221:
Processing use of (reg 202 [ pOBInit ]) in insn 228:
Processing use of (reg 254) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 253) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 247) in insn 226:
Processing use of (reg 251) in insn 226:
  Adding insn 224 to worklist
Processing use of (reg 171 [ _86 ]) in insn 224:
Processing use of (reg 100 cc) in insn 207:
  Adding insn 206 to worklist
Processing use of (reg 115 [ _4 ]) in insn 206:
Processing use of (reg 243) in insn 200:
Processing use of (reg 100 cc) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 244) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 165 [ _78 ]) in insn 201:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 235 [ MEM[(uint16_t *)536835552B] ]) in insn 184:
  Adding insn 182 to worklist
Processing use of (reg 236) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 234) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 100 cc) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 226 [ MEM[(uint16_t *)536835552B] ]) in insn 166:
  Adding insn 164 to worklist
Processing use of (reg 227) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 225) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 114 [ prephitmp_2 ]) in insn 141:
Processing use of (reg 202 [ pOBInit ]) in insn 141:
Processing use of (reg 223) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 100 cc) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 224) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 151 [ _64 ]) in insn 156:
Processing use of (reg 124 [ rdp_level ]) in insn 118:
  Adding insn 106 to worklist
  Adding insn 426 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 118:
Processing use of (reg 100 cc) in insn 426:
  Adding insn 425 to worklist
Processing use of (reg 124 [ rdp_level ]) in insn 426:
Processing use of (reg 124 [ rdp_level ]) in insn 425:
Processing use of (subreg (reg 123 [ _33 ]) 0) in insn 106:
Processing use of (reg 220) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 130:
Processing use of (reg 221 [ user_config ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 121 [ user_config ]) in insn 129:
Processing use of (reg 100 cc) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 222) in insn 136:
  Adding insn 133 to worklist
Processing use of (reg 115 [ _4 ]) in insn 133:
Processing use of (reg 219) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 100 cc) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 124 [ rdp_level ]) in insn 109:
Processing use of (reg 214) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 89:
Processing use of (reg 215) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 141 [ _54 ]) in insn 88:
Processing use of (reg 214) in insn 92:
Processing use of (reg 202 [ pOBInit ]) in insn 95:
Processing use of (reg 218) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 217) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 143 [ _56 ]) in insn 93:
Processing use of (reg 209) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 73:
Processing use of (reg 210) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 136 [ _49 ]) in insn 72:
Processing use of (reg 209) in insn 76:
Processing use of (reg 202 [ pOBInit ]) in insn 79:
Processing use of (reg 213) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 212) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 138 [ _51 ]) in insn 77:
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 113 [ _1 ]) in insn 66:
  Adding insn 20 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 20:
Processing use of (reg 204) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 202 [ pOBInit ]) in insn 51:
Processing use of (reg 205) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 131 [ _44 ]) in insn 50:
Processing use of (reg 204) in insn 54:
Processing use of (reg 202 [ pOBInit ]) in insn 57:
Processing use of (reg 208) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 207) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 133 [ _46 ]) in insn 55:
Processing use of (reg 202 [ pOBInit ]) in insn 35:
Processing use of (reg 203) in insn 35:
Processing use of (reg 100 cc) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 113 [ _1 ]) in insn 44:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 113 [ _1 ]) in insn 26:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 113 [ _1 ]) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_OBGetConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,33u} r13={1d,33u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={15d,15u} r102={1d,33u} r103={1d,32u} r113={1d,6u} r114={6d,4u} r115={1d,4u} r118={1d,3u} r121={1d,3u} r123={1d,1u} r124={2d,5u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r136={1d,1u} r138={1d,1u} r141={1d,1u} r143={1d,1u} r146={1d,1u} r148={1d,1u} r151={1d,1u} r158={4d,3u} r164={4d,3u} r165={1d,1u} r167={1d,2u} r171={1d,2u} r175={1d,2u} r179={1d,2u} r183={1d,2u} r187={1d,2u} r191={1d,2u} r195={1d,2u} r199={1d,1u} r202={1d,37u} r203={1d,4u} r204={1d,2u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,2u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,2u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u,1e} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u,1e} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u,1e} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u,1e} r241={1d,1u} r242={1d,1u} r243={1d,9u} r244={1d,1u} r246={1d,1u,1e} r247={1d,2u} r248={1d,1u} r249={1d,1u} r251={1d,1u,1e} r253={1d,1u} r254={1d,1u} r256={1d,1u,1e} r257={1d,2u} r258={1d,1u} r259={1d,1u} r261={1d,1u,1e} r263={1d,1u} r264={1d,1u} r266={1d,1u,1e} r267={1d,2u} r268={1d,1u} r269={1d,1u} r271={1d,1u,1e} r273={1d,1u} r274={1d,1u} r276={1d,1u,1e} r277={1d,2u} r278={1d,1u} r279={1d,1u} r281={1d,1u,1e} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,3u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,2u} r298={1d,1u} r300={1d,1u} r301={1d,1u} 
;;    total ref usage 525{165d,348u,12e} in 310{310 regular + 0 call} insns.
(note 16 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 16 3 2 (set (reg/v/f:SI 202 [ pOBInit ])
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(note 3 2 18 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 18 3 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":401:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:3 -1
     (nil))
(insn 20 19 23 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 4 [0x4])) [1 pOBInit_20(D)->WRPArea+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 20 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":404:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 31)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":405:52 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 27 26 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 374)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":405:52 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 374)
(note 30 27 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 30 31 4 (set (reg:SI 114 [ prephitmp_2 ])
        (const_int 6 [0x6])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 31 8 32 5 200 (nil) [1 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:5 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 203)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 5 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 203)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 37 36 38 5 (var_location:SI D#18 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI D#17 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 39 38 40 5 (var_location:SI WRPArea (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 40 39 41 5 (var_location:SI WRPStartOffset (debug_expr:SI D#18)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI WRDPEndOffset (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1236:13 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:3 -1
     (nil))
(insn 44 43 45 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 166267292 (nil)))
 -> 60)
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:5 -1
     (nil))
(insn 48 47 49 6 (set (reg/f:SI 204)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:SI 131 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 6 (set (reg:SI 205)
        (and:SI (reg:SI 131 [ _44 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _44 ])
        (nil)))
(insn 51 50 52 6 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1241:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(debug_insn 52 51 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:5 -1
     (nil))
(insn 54 52 55 6 (set (reg:SI 133 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 204)
                (const_int 44 [0x2c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 204)
        (nil)))
(insn 55 54 56 6 (set (reg:SI 207)
        (lshiftrt:SI (reg:SI 133 [ _46 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ _46 ])
        (nil)))
(insn 56 55 57 6 (set (reg:SI 208)
        (and:SI (reg:SI 207)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(insn 57 56 6 6 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1242:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(insn 6 57 60 6 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
      ; pc falls through to BB 10
(code_label 60 6 61 7 203 (nil) [1 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 7 (var_location:SI WRPArea (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 63 62 64 7 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 65 64 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:8 -1
     (nil))
(insn 66 65 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 67 66 68 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 645200996 (nil)))
 -> 82)
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:5 -1
     (nil))
(insn 70 69 71 8 (set (reg/f:SI 209)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 8 (set (reg:SI 136 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 210)
        (and:SI (reg:SI 136 [ _49 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _49 ])
        (nil)))
(insn 73 72 74 8 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1246:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 74 73 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:5 -1
     (nil))
(insn 76 74 77 8 (set (reg:SI 138 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 209)
                (const_int 48 [0x30])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP1BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 209)
        (nil)))
(insn 77 76 78 8 (set (reg:SI 212)
        (lshiftrt:SI (reg:SI 138 [ _51 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 138 [ _51 ])
        (nil)))
(insn 78 77 79 8 (set (reg:SI 213)
        (and:SI (reg:SI 212)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 79 78 5 8 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 213)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1247:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 5 79 82 8 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
      ; pc falls through to BB 10
(code_label 82 5 83 9 204 (nil) [1 uses])
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1250:8 -1
     (nil))
(debug_insn 85 84 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:5 -1
     (nil))
(insn 86 85 87 9 (set (reg/f:SI 214)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 9 (set (reg:SI 141 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 9 (set (reg:SI 215)
        (and:SI (reg:SI 141 [ _54 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _54 ])
        (nil)))
(insn 89 88 90 9 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 215)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1252:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(debug_insn 90 89 92 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:5 -1
     (nil))
(insn 92 90 93 9 (set (reg:SI 143 [ _56 ])
        (mem/v:SI (plus:SI (reg/f:SI 214)
                (const_int 76 [0x4c])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2AR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 214)
        (nil)))
(insn 93 92 94 9 (set (reg:SI 217)
        (lshiftrt:SI (reg:SI 143 [ _56 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 143 [ _56 ])
        (nil)))
(insn 94 93 95 9 (set (reg:SI 218)
        (and:SI (reg:SI 217)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(insn 95 94 4 9 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 218)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1253:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 4 95 96 9 (set (reg:SI 114 [ prephitmp_2 ])
        (reg:SI 203)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))
(code_label 96 4 97 10 202 (nil) [0 uses])
(note 97 96 98 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 10 (var_location:SI WRPArea (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 99 98 100 10 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 100 99 101 10 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 101 100 102 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:3 -1
     (nil))
(debug_insn 102 101 103 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1275:17 -1
     (nil))
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:3 -1
     (nil))
(insn 104 103 105 10 (set (reg/f:SI 219)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 10 (set (reg:SI 123 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 219)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 219)
        (nil)))
(insn 106 105 107 10 (set (reg/v:SI 124 [ rdp_level ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ _33 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:12 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _33 ])
        (nil)))
(debug_insn 107 106 108 10 (var_location:SI rdp_level (reg/v:SI 124 [ rdp_level ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1277:12 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:3 -1
     (nil))
(insn 109 108 110 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ rdp_level ])
            (const_int 170 [0xaa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 110 109 111 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 225163668 (nil)))
 -> 115)
(note 111 110 425 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 425 111 426 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 124 [ rdp_level ])
            (const_int 204 [0xcc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1281:12 268 {*arm_cmpsi_insn}
     (nil))
(insn 426 425 115 11 (set (reg/v:SI 124 [ rdp_level ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 124 [ rdp_level ])
            (const_int 187 [0xbb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1281:12 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 115 426 116 12 205 (nil) [1 uses])
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 12 (var_location:SI rdp_level (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:23 -1
     (nil))
(insn 118 117 119 12 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 16 [0x10])) [1 pOBInit_20(D)->RDPLevel+0 S4 A32])
        (reg/v:SI 124 [ rdp_level ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":416:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ rdp_level ])
        (nil)))
(debug_insn 119 118 120 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:3 -1
     (nil))
(debug_insn 120 119 121 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1303:17 -1
     (nil))
(debug_insn 121 120 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:3 -1
     (nil))
(insn 122 121 123 12 (set (reg/f:SI 220)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 12 (set (reg/v:SI 121 [ user_config ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (nil)))
(debug_insn 124 123 125 12 (var_location:SI user_config (reg/v:SI 121 [ user_config ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1305:12 -1
     (nil))
(debug_insn 125 124 126 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 -1
     (nil))
(debug_insn 126 125 127 12 (var_location:SI user_config (and:SI (reg/v:SI 121 [ user_config ])
        (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 -1
     (nil))
(debug_insn 127 126 128 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1308:3 -1
     (nil))
(debug_insn 128 127 129 12 (var_location:SI user_config (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:25 -1
     (nil))
(insn 129 128 130 12 (set (reg:SI 221 [ user_config ])
        (and:SI (reg/v:SI 121 [ user_config ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1306:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ user_config ])
        (nil)))
(insn 130 129 131 12 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 24 [0x18])) [1 pOBInit_20(D)->USERConfig+0 S4 A32])
        (reg:SI 221 [ user_config ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":419:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 221 [ user_config ])
        (nil)))
(debug_insn 131 130 132 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:3 -1
     (nil))
(insn 132 131 133 12 (set (reg:SI 115 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 28 [0x1c])) [1 pOBInit_20(D)->PCROPConfig+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 136 12 (set (reg:SI 222)
        (plus:SI (reg:SI 115 [ _4 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:46 7 {*arm_addsi3}
     (nil))
(insn 136 133 137 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(jump_insn 137 136 138 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":422:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 799937660 (nil)))
 -> 316)
(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:5 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 114 [ prephitmp_2 ])
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:25 106 {*iorsi3_insn}
     (nil))
(insn 141 140 142 13 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 114 [ prephitmp_2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":427:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 142 141 143 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 143 142 144 13 (var_location:SI D#14 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 28 [0x1c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 144 143 145 13 (var_location:SI D#13 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 145 144 146 13 (var_location:SI D#12 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 36 [0x24]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 146 145 147 13 (var_location:SI PCROPConfig (debug_expr:SI D#14)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 147 146 148 13 (var_location:SI PCROPStartAddr (debug_expr:SI D#13)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 148 147 149 13 (var_location:SI PCROPEndAddr (debug_expr:SI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1322:13 -1
     (nil))
(debug_insn 150 149 151 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1324:3 -1
     (nil))
(debug_insn 151 150 152 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1325:3 -1
     (nil))
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1327:3 -1
     (nil))
(debug_insn 153 152 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:3 -1
     (nil))
(insn 154 153 155 13 (set (reg/f:SI 223)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 154 156 13 (set (reg:SI 151 [ _64 ])
        (mem/v:SI (reg/f:SI 223) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (nil)))
(insn 156 155 157 13 (set (reg:SI 224)
        (and:SI (reg:SI 151 [ _64 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _64 ])
        (nil)))
(insn 157 156 158 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(jump_insn 158 157 159 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 178)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1330:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 178)
(note 159 158 160 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 160 159 161 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:5 -1
     (nil))
(debug_insn 161 160 162 14 (var_location:SI bank1_addr (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 -1
     (nil))
(debug_insn 162 161 163 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:5 -1
     (nil))
(insn 163 162 164 14 (set (reg/f:SI 225)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 164 163 165 14 (set (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 225)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 165 164 166 14 (set (reg:SI 227)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 165 167 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 227))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 226 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 167 166 168 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 414)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 414)
(note 168 167 169 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 169 168 170 15 (set (reg/f:SI 228)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 169 171 15 (set (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 228)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 228)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 171 170 172 15 (set (reg:SI 229)
        (ashift:SI (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 230 [ MEM[(uint32_t *)536835552B] ])
        (nil)))
(insn 172 171 173 15 (set (reg:SI 231)
        (lshiftrt:SI (reg:SI 229)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 173 172 174 15 (set (reg:SI 232)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 173 175 15 (set (reg:SI 233)
        (and:SI (reg:SI 231)
            (reg:SI 232))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg:SI 231)
            (expr_list:REG_EQUAL (and:SI (reg:SI 231)
                    (const_int 33553920 [0x1fffe00]))
                (nil)))))
(insn 175 174 11 15 (set (reg/v:SI 158 [ bank2_addr ])
        (plus:SI (reg:SI 233)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 11 175 178 15 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 178 11 179 16 207 (nil) [1 uses])
(note 179 178 180 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 180 179 181 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:5 -1
     (nil))
(insn 181 180 182 16 (set (reg/f:SI 234)
        (const_int 536835328 [0x1fff7500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 16 (set (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 234)
                    (const_int 224 [0xe0])) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (expr_list:REG_EQUAL (zero_extend:SI (mem:HI (const_int 536835552 [0x1fff75e0]) [6 MEM[(uint16_t *)536835552B]+0 S2 A64]))
            (nil))))
(insn 183 182 184 16 (set (reg:SI 236)
        (const_int 65535 [0xffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 183 185 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
            (reg:SI 236))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 235 [ MEM[(uint16_t *)536835552B] ])
                    (const_int 65535 [0xffff]))
                (nil)))))
(jump_insn 185 184 186 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 418)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 418)
(note 186 185 187 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 187 186 188 17 (set (reg/f:SI 237)
        (const_int 536834048 [0x1fff7000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 187 189 17 (set (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
        (mem:SI (plus:SI (reg/f:SI 237)
                (const_int 1504 [0x5e0])) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 237)
        (expr_list:REG_EQUAL (mem:SI (const_int 536835552 [0x1fff75e0]) [1 MEM[(uint32_t *)536835552B]+0 S4 A64])
            (nil))))
(insn 189 188 190 17 (set (reg:SI 238)
        (ashift:SI (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239 [ MEM[(uint32_t *)536835552B] ])
        (nil)))
(insn 190 189 191 17 (set (reg:SI 240)
        (lshiftrt:SI (reg:SI 238)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 191 190 192 17 (set (reg:SI 241)
        (const_int 33553920 [0x1fffe00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 17 (set (reg:SI 242)
        (and:SI (reg:SI 240)
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 240)
            (expr_list:REG_EQUAL (and:SI (reg:SI 240)
                    (const_int 33553920 [0x1fffe00]))
                (nil)))))
(insn 193 192 10 17 (set (reg/v:SI 164 [ bank1_addr ])
        (plus:SI (reg:SI 242)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 242)
        (nil)))
(insn 10 193 414 17 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1338:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 414 10 413 18 216 (nil) [1 uses])
(note 413 414 12 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 12 413 13 18 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1333:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 418 18 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1332:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 418 13 417 19 217 (nil) [1 uses])
(note 417 418 14 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 14 417 15 19 (set (reg/v:SI 158 [ bank2_addr ])
        (const_int 134217728 [0x8000000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1338:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 194 19 (set (reg/v:SI 164 [ bank1_addr ])
        (const_int 134479872 [0x8040000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1337:29 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 194 15 195 20 208 (nil) [0 uses])
(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 20 (var_location:SI bank2_addr (reg/v:SI 158 [ bank2_addr ])) -1
     (nil))
(debug_insn 197 196 198 20 (var_location:SI bank1_addr (reg/v:SI 164 [ bank1_addr ])) -1
     (nil))
(debug_insn 198 197 199 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:3 -1
     (nil))
(insn 199 198 200 20 (set (reg/f:SI 243)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 201 20 (set (reg:SI 165 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 202 20 (set (reg:SI 244)
        (and:SI (reg:SI 165 [ _78 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _78 ])
        (nil)))
(insn 202 201 203 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(jump_insn 203 202 204 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 256)
(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:5 -1
     (nil))
(insn 206 205 207 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 207 206 208 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 231)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1347:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 231)
(note 208 207 209 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 209 208 211 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:7 -1
     (nil))
(insn 211 209 212 22 (set (reg:SI 167 [ _82 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 212 211 213 22 (var_location:SI reg_value (and:SI (reg:SI 167 [ _82 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1349:23 -1
     (nil))
(debug_insn 213 212 214 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:7 -1
     (nil))
(insn 214 213 215 22 (set (reg:SI 246)
        (ashift:SI (reg:SI 167 [ _82 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167 [ _82 ])
        (nil)))
(insn 215 214 216 22 (set (reg:SI 247)
        (const_int 524272 [0x7fff0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 217 22 (set (reg:SI 248)
        (and:SI (reg:SI 246)
            (reg:SI 247))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_EQUAL (and:SI (reg:SI 246)
                (const_int 524272 [0x7fff0]))
            (nil))))
(insn 217 216 218 22 (set (reg:SI 249)
        (plus:SI (reg:SI 248)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 218 217 219 22 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 249)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1350:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
(debug_insn 219 218 221 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:7 -1
     (nil))
(insn 221 219 222 22 (set (reg:SI 171 [ _86 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 222 221 223 22 (var_location:SI reg_value (and:SI (reg:SI 171 [ _86 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1352:21 -1
     (nil))
(debug_insn 223 222 224 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:7 -1
     (nil))
(insn 224 223 226 22 (set (reg:SI 251)
        (ashift:SI (reg:SI 171 [ _86 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:34 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 171 [ _86 ])
        (nil)))
(insn 226 224 227 22 (set (reg:SI 253)
        (and:SI (reg:SI 251)
            (reg:SI 247))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 251)
        (expr_list:REG_DEAD (reg:SI 247)
            (expr_list:REG_EQUAL (and:SI (reg:SI 251)
                    (const_int 524272 [0x7fff0]))
                (nil)))))
(insn 227 226 228 22 (set (reg:SI 254)
        (plus:SI (reg:SI 253)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(insn 228 227 231 22 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 254)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1353:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
      ; pc falls through to BB 27
(code_label 231 228 232 23 210 (nil) [1 uses])
(note 232 231 233 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 233 232 234 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1355:10 -1
     (nil))
(debug_insn 234 233 236 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:7 -1
     (nil))
(insn 236 234 237 23 (set (reg:SI 175 [ _90 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 237 236 238 23 (var_location:SI reg_value (and:SI (reg:SI 175 [ _90 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1357:23 -1
     (nil))
(debug_insn 238 237 239 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:7 -1
     (nil))
(insn 239 238 240 23 (set (reg:SI 256)
        (ashift:SI (reg:SI 175 [ _90 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 175 [ _90 ])
        (nil)))
(insn 240 239 241 23 (set (reg:SI 257)
        (const_int 524272 [0x7fff0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 23 (set (reg:SI 258)
        (and:SI (reg:SI 256)
            (reg:SI 257))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_EQUAL (and:SI (reg:SI 256)
                (const_int 524272 [0x7fff0]))
            (nil))))
(insn 242 241 243 23 (set (reg:SI 259)
        (plus:SI (reg:SI 258)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(insn 243 242 244 23 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 259)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1358:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259)
        (nil)))
(debug_insn 244 243 246 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:7 -1
     (nil))
(insn 246 244 247 23 (set (reg:SI 179 [ _94 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 247 246 248 23 (var_location:SI reg_value (and:SI (reg:SI 179 [ _94 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1360:21 -1
     (nil))
(debug_insn 248 247 249 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:7 -1
     (nil))
(insn 249 248 251 23 (set (reg:SI 261)
        (ashift:SI (reg:SI 179 [ _94 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:34 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 179 [ _94 ])
        (nil)))
(insn 251 249 252 23 (set (reg:SI 263)
        (and:SI (reg:SI 261)
            (reg:SI 257))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg:SI 257)
            (expr_list:REG_EQUAL (and:SI (reg:SI 261)
                    (const_int 524272 [0x7fff0]))
                (nil)))))
(insn 252 251 253 23 (set (reg:SI 264)
        (plus:SI (reg:SI 263)
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))
(insn 253 252 256 23 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 264)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1361:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))
      ; pc falls through to BB 27
(code_label 256 253 257 24 209 (nil) [1 uses])
(note 257 256 258 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:5 -1
     (nil))
(insn 259 258 260 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 260 259 261 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1371:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 284)
(note 261 260 262 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 262 261 264 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:7 -1
     (nil))
(insn 264 262 265 25 (set (reg:SI 183 [ _100 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 36 [0x24])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 25 (var_location:SI reg_value (and:SI (reg:SI 183 [ _100 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1373:23 -1
     (nil))
(debug_insn 266 265 267 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:7 -1
     (nil))
(insn 267 266 268 25 (set (reg:SI 266)
        (ashift:SI (reg:SI 183 [ _100 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 183 [ _100 ])
        (nil)))
(insn 268 267 269 25 (set (reg:SI 267)
        (const_int 262136 [0x3fff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 268 270 25 (set (reg:SI 268)
        (and:SI (reg:SI 266)
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 266)
        (expr_list:REG_EQUAL (and:SI (reg:SI 266)
                (const_int 262136 [0x3fff8]))
            (nil))))
(insn 270 269 271 25 (set (reg:SI 269)
        (plus:SI (reg:SI 268)
            (reg/v:SI 164 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 268)
        (nil)))
(insn 271 270 272 25 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 269)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1374:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(debug_insn 272 271 274 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:7 -1
     (nil))
(insn 274 272 275 25 (set (reg:SI 187 [ _105 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 275 274 276 25 (var_location:SI reg_value (and:SI (reg:SI 187 [ _105 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1376:21 -1
     (nil))
(debug_insn 276 275 277 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:7 -1
     (nil))
(insn 277 276 279 25 (set (reg:SI 271)
        (ashift:SI (reg:SI 187 [ _105 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:34 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 187 [ _105 ])
        (nil)))
(insn 279 277 280 25 (set (reg:SI 273)
        (and:SI (reg:SI 271)
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_DEAD (reg:SI 267)
            (expr_list:REG_EQUAL (and:SI (reg:SI 271)
                    (const_int 262136 [0x3fff8]))
                (nil)))))
(insn 280 279 281 25 (set (reg:SI 274)
        (plus:SI (reg:SI 273)
            (reg/v:SI 164 [ bank1_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 273)
        (expr_list:REG_DEAD (reg/v:SI 164 [ bank1_addr ])
            (nil))))
(insn 281 280 284 25 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 274)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1377:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 274)
        (nil)))
      ; pc falls through to BB 27
(code_label 284 281 285 26 212 (nil) [1 uses])
(note 285 284 286 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 286 285 287 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1380:10 -1
     (nil))
(debug_insn 287 286 289 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:7 -1
     (nil))
(insn 289 287 290 26 (set (reg:SI 191 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 68 [0x44])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 290 289 291 26 (var_location:SI reg_value (and:SI (reg:SI 191 [ _109 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1382:23 -1
     (nil))
(debug_insn 291 290 292 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:7 -1
     (nil))
(insn 292 291 293 26 (set (reg:SI 276)
        (ashift:SI (reg:SI 191 [ _109 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191 [ _109 ])
        (nil)))
(insn 293 292 294 26 (set (reg:SI 277)
        (const_int 262136 [0x3fff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 295 26 (set (reg:SI 278)
        (and:SI (reg:SI 276)
            (reg:SI 277))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (and:SI (reg:SI 276)
                (const_int 262136 [0x3fff8]))
            (nil))))
(insn 295 294 296 26 (set (reg:SI 279)
        (plus:SI (reg:SI 278)
            (reg/v:SI 158 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:42 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 278)
        (nil)))
(insn 296 295 297 26 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 32 [0x20])) [1 MEM[(uint32_t *)pOBInit_20(D) + 32B]+0 S4 A32])
        (reg:SI 279)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1383:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 279)
        (nil)))
(debug_insn 297 296 299 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:7 -1
     (nil))
(insn 299 297 300 26 (set (reg:SI 195 [ _114 ])
        (mem/v:SI (plus:SI (reg/f:SI 243)
                (const_int 72 [0x48])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP2ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 243)
        (nil)))
(debug_insn 300 299 301 26 (var_location:SI reg_value (and:SI (reg:SI 195 [ _114 ])
        (const_int 32767 [0x7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1385:21 -1
     (nil))
(debug_insn 301 300 302 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:7 -1
     (nil))
(insn 302 301 304 26 (set (reg:SI 281)
        (ashift:SI (reg:SI 195 [ _114 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:34 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 195 [ _114 ])
        (nil)))
(insn 304 302 305 26 (set (reg:SI 283)
        (and:SI (reg:SI 281)
            (reg:SI 277))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_DEAD (reg:SI 277)
            (expr_list:REG_EQUAL (and:SI (reg:SI 281)
                    (const_int 262136 [0x3fff8]))
                (nil)))))
(insn 305 304 306 26 (set (reg:SI 284)
        (plus:SI (reg:SI 283)
            (reg/v:SI 158 [ bank2_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:40 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 283)
        (expr_list:REG_DEAD (reg/v:SI 158 [ bank2_addr ])
            (nil))))
(insn 306 305 307 26 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 36 [0x24])) [1 MEM[(uint32_t *)pOBInit_20(D) + 36B]+0 S4 A32])
        (reg:SI 284)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1386:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))
(code_label 307 306 308 27 211 (nil) [0 uses])
(note 308 307 309 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1392:5 -1
     (nil))
(debug_insn 310 309 311 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:3 -1
     (nil))
(insn 311 310 312 27 (set (reg/f:SI 285)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 313 27 (set (reg:SI 199 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 285)
                (const_int 40 [0x28])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].PCROP1ER+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 285)
        (nil)))
(insn 313 312 314 27 (set (reg:SI 286)
        (and:SI (reg:SI 199 [ _118 ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:46 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ _118 ])
        (nil)))
(insn 314 313 315 27 (set (reg:SI 287)
        (ior:SI (reg:SI 286)
            (reg:SI 115 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 286)
        (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
            (nil))))
(insn 315 314 316 27 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 28 [0x1c])) [1 MEM[(uint32_t *)pOBInit_20(D) + 28B]+0 S4 A32])
        (reg:SI 287)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1395:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(code_label 316 315 317 28 206 (nil) [1 uses])
(note 317 316 318 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 28 (var_location:SI PCROPConfig (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 319 318 320 28 (var_location:SI PCROPStartAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 320 319 321 28 (var_location:SI PCROPEndAddr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 321 320 322 28 (var_location:SI bank2_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 322 321 323 28 (var_location:SI bank1_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":429:5 -1
     (nil))
(debug_insn 323 322 324 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:3 -1
     (nil))
(insn 324 323 325 28 (set (reg:SI 288)
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:23 106 {*iorsi3_insn}
     (nil))
(insn 325 324 326 28 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 288)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":432:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(debug_insn 326 325 327 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":435:3 -1
     (nil))
(debug_insn 327 326 328 28 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1217:17 -1
     (nil))
(debug_insn 328 327 329 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:3 -1
     (nil))
(insn 329 328 330 28 (set (reg/f:SI 289)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 330 329 331 28 (set (reg:SI 125 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 330 332 28 (set (reg:SI 290)
        (and:SI (reg:SI 125 [ _36 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1219:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _36 ])
        (nil)))
(insn 332 331 333 28 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 40 [0x28])) [1 pOBInit_20(D)->BootEntryPoint+0 S4 A32])
        (reg:SI 290)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":435:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 290)
        (nil)))
(debug_insn 333 332 334 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:3 -1
     (nil))
(insn 334 333 335 28 (set (reg:SI 118 [ _13 ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 44 [0x2c])) [1 pOBInit_20(D)->SecBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 335 334 338 28 (set (reg:SI 291)
        (plus:SI (reg:SI 118 [ _13 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:42 7 {*arm_addsi3}
     (nil))
(insn 338 335 339 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 291)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(jump_insn 339 338 340 28 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 405)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":439:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 405)
(note 340 339 341 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:5 -1
     (nil))
(insn 342 341 343 29 (set (reg:SI 292)
        (ior:SI (reg:SI 114 [ prephitmp_2 ])
            (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:25 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ prephitmp_2 ])
        (nil)))
(insn 343 342 344 29 (set (mem:SI (reg/v/f:SI 202 [ pOBInit ]) [1 pOBInit_20(D)->OptionType+0 S4 A32])
        (reg:SI 292)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":444:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))
(debug_insn 344 343 345 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 345 344 346 29 (var_location:SI D#1 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 48 [0x30]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 346 345 347 29 (var_location:SI SecBank (reg:SI 118 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 347 346 348 29 (var_location:SI SecSize (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 348 347 349 29 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1191:13 -1
     (nil))
(debug_insn 349 348 350 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:3 -1
     (nil))
(insn 350 349 351 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(jump_insn 351 350 352 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 360)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1194:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 360)
(note 352 351 353 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 353 352 355 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:5 -1
     (nil))
(insn 355 353 356 30 (set (reg:SI 127 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 112 [0x70])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC1R+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (nil)))
(insn 356 355 357 30 (set (reg:SI 294 [ _38 ])
        (zero_extend:SI (subreg:QI (reg:SI 127 [ _38 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127 [ _38 ])
        (nil)))
(insn 357 356 360 30 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 48 [0x30])) [1 MEM[(uint32_t *)pOBInit_20(D) + 48B]+0 S4 A32])
        (reg:SI 294 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1196:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 294 [ _38 ])
        (expr_list:REG_DEAD (reg/v/f:SI 202 [ pOBInit ])
            (nil))))
      ; pc falls through to BB 33
(code_label 360 357 361 31 214 (nil) [1 uses])
(note 361 360 362 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 362 361 363 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1199:8 -1
     (nil))
(debug_insn 363 362 365 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:5 -1
     (nil))
(insn 365 363 366 31 (set (reg:SI 129 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 116 [0x74])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SEC2R+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (nil)))
(insn 366 365 367 31 (set (reg:SI 296 [ _40 ])
        (zero_extend:SI (subreg:QI (reg:SI 129 [ _40 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129 [ _40 ])
        (nil)))
(insn 367 366 370 31 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 48 [0x30])) [1 MEM[(uint32_t *)pOBInit_20(D) + 48B]+0 S4 A32])
        (reg:SI 296 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1201:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 296 [ _40 ])
        (expr_list:REG_DEAD (reg/v/f:SI 202 [ pOBInit ])
            (nil))))
(debug_insn 370 367 371 31 (var_location:SI SecBank (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
(debug_insn 371 370 374 31 (var_location:SI SecSize (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":445:5 -1
     (nil))
      ; pc falls through to BB 33
(code_label 374 371 375 32 201 (nil) [1 uses])
(note 375 374 376 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 376 375 377 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":410:5 -1
     (nil))
(debug_insn 377 376 378 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 378 377 379 32 (var_location:SI D#16 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 379 378 380 32 (var_location:SI D#15 (plus:SI (reg/v/f:SI 202 [ pOBInit ])
        (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 380 379 381 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 381 380 382 32 (var_location:SI WRPStartOffset (debug_expr:SI D#16)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 382 381 383 32 (var_location:SI WRDPEndOffset (debug_expr:SI D#15)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 383 382 384 32 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1236:13 -1
     (nil))
(debug_insn 384 383 385 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1239:3 -1
     (nil))
(debug_insn 385 384 386 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 386 385 387 32 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 387 386 388 32 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 388 387 389 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1244:8 -1
     (nil))
(debug_insn 389 388 390 32 (var_location:SI WRPArea (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 390 389 391 32 (var_location:SI WRPStartOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 391 390 392 32 (var_location:SI WRDPEndOffset (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":412:5 -1
     (nil))
(debug_insn 392 391 393 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:5 -1
     (nil))
(insn 393 392 394 32 (set (reg/f:SI 297)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 393 395 32 (set (reg:SI 146 [ _59 ])
        (mem/v:SI (plus:SI (reg/f:SI 297)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 395 394 396 32 (set (reg:SI 298)
        (and:SI (reg:SI 146 [ _59 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _59 ])
        (nil)))
(insn 396 395 397 32 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 8 [0x8])) [1 MEM[(uint32_t *)pOBInit_20(D) + 8B]+0 S4 A32])
        (reg:SI 298)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1257:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 298)
        (nil)))
(debug_insn 397 396 399 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:5 -1
     (nil))
(insn 399 397 400 32 (set (reg:SI 148 [ _61 ])
        (mem/v:SI (plus:SI (reg/f:SI 297)
                (const_int 80 [0x50])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].WRP2BR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 297)
        (nil)))
(insn 400 399 401 32 (set (reg:SI 300)
        (lshiftrt:SI (reg:SI 148 [ _61 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148 [ _61 ])
        (nil)))
(insn 401 400 402 32 (set (reg:SI 301)
        (and:SI (reg:SI 300)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 300)
        (nil)))
(insn 402 401 7 32 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ pOBInit ])
                (const_int 12 [0xc])) [1 MEM[(uint32_t *)pOBInit_20(D) + 12B]+0 S4 A32])
        (reg:SI 301)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":1258:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))
(insn 7 402 405 32 (set (reg:SI 114 [ prephitmp_2 ])
        (const_int 7 [0x7])) 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 10
(code_label 405 7 406 33 199 (nil) [1 uses])
(note 406 405 0 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_FLASHEx_EnableSecMemProtection (HAL_FLASHEx_EnableSecMemProtection, funcdef_no=333, decl_uid=8837, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_FLASHEx_EnableSecMemProtection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,2u} r125={1d,5u} r126={1d,1u} r127={1d,1u} r130={1d,1u} r131={1d,2u} 
;;    total ref usage 98{42d,56u,0e} in 32{32 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,26] 102[27,27] 103[28,28] 113[29,29] 116[30,30] 117[31,31] 119[32,32] 120[33,33] 121[34,34] 122[35,35] 124[36,36] 125[37,37] 126[38,38] 127[39,39] 130[40,40] 131[41,41] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[27],103[28]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d27(bb 0 insn -1) }u3(103){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 124 125 126
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 124 125 126
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[27],103[28]
;; rd  gen 	(5) 100[26],113[29],124[36],125[37],126[38]
;; rd  kill	(7) 100[24,25,26],113[29],124[36],125[37],126[38]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; rd  out 	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d27(bb 0 insn -1) }u12(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 100 [cc] 127
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;; rd  gen 	(2) 100[25],127[39]
;; rd  kill	(4) 100[24,25,26],127[39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; rd  out 	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d27(bb 0 insn -1) }u19(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125
;; live  gen 	 116 117
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;; rd  gen 	(2) 116[30],117[31]
;; rd  kill	(2) 116[30],117[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[5],13[6],102[27],103[28],124[36]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 4 3 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d27(bb 0 insn -1) }u27(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc] 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 100 [cc] 130
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;; rd  gen 	(2) 100[24],130[40]
;; rd  kill	(4) 100[24,25,26],130[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d5(bb 0 insn -1) }u32(13){ d6(bb 0 insn -1) }u33(102){ d27(bb 0 insn -1) }u34(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119 120 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 119 120 131
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[27],103[28]
;; rd  gen 	(3) 119[32],120[33],131[41]
;; rd  kill	(3) 119[32],120[33],131[41]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ d5(bb 0 insn -1) }u40(13){ d6(bb 0 insn -1) }u41(102){ d27(bb 0 insn -1) }u42(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 121 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 121 122
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[27],103[28],124[36],125[37]
;; rd  gen 	(2) 121[34],122[35]
;; rd  kill	(2) 121[34],122[35]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 6 7 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(7){ d5(bb 0 insn -1) }u48(13){ d6(bb 0 insn -1) }u49(102){ d27(bb 0 insn -1) }u50(103){ d28(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[27],103[28]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[27],103[28]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }
;;   reg 103 { d28(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u52(0){ d0(bb 8 insn 55) }u53(7){ d5(bb 0 insn -1) }u54(13){ d6(bb 0 insn -1) }u55(102){ d27(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[27],103[28]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 55) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d27(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 17 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
  Adding insn 55 to worklist
Processing use of (reg 0 r0) in insn 56:
Processing use of (reg 125) in insn 44:
  Adding insn 7 to worklist
Processing use of (reg 122 [ _10 ]) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 125) in insn 47:
Processing use of (reg 121 [ _9 ]) in insn 45:
Processing use of (reg 131) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 120 [ _8 ]) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 131) in insn 37:
Processing use of (reg 119 [ _7 ]) in insn 35:
Processing use of (reg 100 cc) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 130) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 124 [ Bank ]) in insn 28:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 125) in insn 21:
Processing use of (reg 117 [ _5 ]) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 125) in insn 24:
Processing use of (reg 116 [ _4 ]) in insn 22:
Processing use of (reg 100 cc) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 127) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 124 [ Bank ]) in insn 15:
Processing use of (reg 125) in insn 8:
Processing use of (reg 100 cc) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 126) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 113 [ _1 ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_EnableSecMemProtection

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d,2u} r125={1d,5u} r126={1d,1u} r127={1d,1u} r130={1d,1u} r131={1d,2u} 
;;    total ref usage 98{42d,56u,0e} in 32{32 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 124 [ Bank ])
        (reg:SI 0 r0 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":460:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Bank ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 125)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 126)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":462:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 40)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 14 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":465:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:5 -1
     (nil))
(insn 15 14 16 3 (set (reg:SI 127)
        (and:SI (reg/v:SI 124 [ Bank ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:15 90 {*arm_andsi3_insn}
     (nil))
(insn 16 15 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":468:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 25)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 -1
     (nil))
(insn 21 19 22 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 4 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 22 25 4 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":470:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(code_label 25 24 26 5 231 (nil) [1 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:5 -1
     (nil))
(insn 28 27 29 5 (set (reg:SI 130)
        (and:SI (reg/v:SI 124 [ Bank ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ Bank ])
        (nil)))
(insn 29 28 30 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":474:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 48)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:SI 131)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 37 35 40 6 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":476:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
      ; pc falls through to BB 8
(code_label 40 37 41 7 230 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 44 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 -1
     (nil))
(insn 44 42 45 7 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 7 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 47 45 48 7 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":482:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(code_label 48 47 49 8 232 (nil) [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":485:3 -1
     (nil))
(insn 55 50 56 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 0 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":486:1 -1
     (nil))

;; Function HAL_FLASHEx_EnableDebugger (HAL_FLASHEx_EnableDebugger, funcdef_no=334, decl_uid=8839, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASHEx_EnableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_EnableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":495:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_FLASHEx_DisableDebugger (HAL_FLASHEx_DisableDebugger, funcdef_no=335, decl_uid=8841, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASHEx_DisableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASHEx_DisableDebugger

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":507:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function FLASH_PageErase (FLASH_PageErase, funcdef_no=337, decl_uid=8844, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


FLASH_PageErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,7u} r134={1d,1u} r137={1d,1u} r142={1d,6u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 113{49d,64u,0e} in 42{42 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 115[28,28] 116[29,29] 118[30,30] 119[31,31] 120[32,32] 121[33,33] 122[34,34] 126[35,35] 127[36,36] 128[37,37] 129[38,38] 130[39,39] 131[40,40] 132[41,41] 133[42,42] 134[43,43] 137[44,44] 142[45,45] 143[46,46] 144[47,47] 145[48,48] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 131 132 133 134
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 131 132 133 134
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[25],103[26]
;; rd  gen 	(6) 100[24],113[27],131[40],132[41],133[42],134[43]
;; rd  kill	(7) 100[23,24],113[27],131[40],132[41],133[42],134[43]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; rd  out 	(7) 7[4],13[5],102[25],103[26],131[40],132[41],133[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d4(bb 0 insn -1) }u11(13){ d5(bb 0 insn -1) }u12(102){ d25(bb 0 insn -1) }u13(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 115 116
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[25],103[26],131[40],132[41],133[42]
;; rd  gen 	(2) 115[28],116[29]
;; rd  kill	(2) 115[28],116[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[4],13[5],102[25],103[26],131[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d25(bb 0 insn -1) }u21(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133
;; live  gen 	 100 [cc] 137
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[25],103[26],131[40],132[41],133[42]
;; rd  gen 	(2) 100[23],137[44]
;; rd  kill	(3) 100[23,24],137[44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; rd  out 	(6) 7[4],13[5],102[25],103[26],131[40],133[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(102){ d25(bb 0 insn -1) }u28(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 118 119
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],131[40],133[42]
;; rd  gen 	(2) 118[30],119[31]
;; rd  kill	(2) 118[30],119[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[4],13[5],102[25],103[26],131[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ d4(bb 0 insn -1) }u34(13){ d5(bb 0 insn -1) }u35(102){ d25(bb 0 insn -1) }u36(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 133
;; live  gen 	 120 121
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],131[40],133[42]
;; rd  gen 	(2) 120[32],121[33]
;; rd  kill	(2) 120[32],121[33]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; rd  out 	(5) 7[4],13[5],102[25],103[26],131[40]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 5 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ d4(bb 0 insn -1) }u42(13){ d5(bb 0 insn -1) }u43(102){ d25(bb 0 insn -1) }u44(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 122 126 127 128 129 130 142 143 144 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 122 126 127 128 129 130 142 143 144 145
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[25],103[26],131[40]
;; rd  gen 	(10) 122[34],126[35],127[36],128[37],129[38],130[39],142[45],143[46],144[47],145[48]
;; rd  kill	(10) 122[34],126[35],127[36],128[37],129[38],130[39],142[45],143[46],144[47],145[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(7){ d4(bb 0 insn -1) }u62(13){ d5(bb 0 insn -1) }u63(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 51 to worklist
Finished finding needed instructions:
Processing use of (reg 142) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 126 [ _14 ]) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 142) in insn 57:
Processing use of (reg 144) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 145) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 122 [ _10 ]) in insn 54:
Processing use of (reg 143) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 131 [ Page ]) in insn 52:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 142) in insn 60:
Processing use of (reg 128 [ _16 ]) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 142) in insn 63:
Processing use of (reg 127 [ _15 ]) in insn 61:
Processing use of (reg 142) in insn 66:
Processing use of (reg 130 [ _18 ]) in insn 69:
  Adding insn 67 to worklist
Processing use of (reg 142) in insn 69:
Processing use of (reg 129 [ _17 ]) in insn 67:
Processing use of (reg 133) in insn 43:
  Adding insn 9 to worklist
Processing use of (reg 121 [ _9 ]) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 133) in insn 46:
Processing use of (reg 120 [ _8 ]) in insn 44:
Processing use of (reg 133) in insn 33:
Processing use of (reg 119 [ _7 ]) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 133) in insn 36:
Processing use of (reg 118 [ _6 ]) in insn 34:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 137) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 132 [ Banks ]) in insn 27:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 133) in insn 17:
Processing use of (reg 116 [ _4 ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 133) in insn 20:
Processing use of (reg 115 [ _3 ]) in insn 18:
Processing use of (reg 133) in insn 10:
Processing use of (reg 100 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 134) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


FLASH_PageErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,7u} r134={1d,1u} r137={1d,1u} r142={1d,6u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 113{49d,64u,0e} in 42{42 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v:SI 131 [ Page ])
        (reg:SI 0 r0 [ Page ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Page ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 132 [ Banks ])
        (reg:SI 1 r1 [ Banks ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":579:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Banks ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":581:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 133)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 32 [0x20])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 134)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 4194304 [0x400000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":584:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 23)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 -1
     (nil))
(insn 17 15 18 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 3 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 20 18 23 3 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":586:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
      ; pc falls through to BB 7
(code_label 23 20 24 4 248 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":590:5 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:5 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 137)
        (and:SI (reg/v:SI 132 [ Banks ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ Banks ])
        (nil)))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":592:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 -1
     (nil))
(insn 33 31 34 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 36 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 36 34 39 5 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
      ; pc falls through to BB 7
(code_label 39 36 40 6 250 (nil) [1 uses])
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 43 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 -1
     (nil))
(insn 43 41 44 6 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 46 6 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 46 44 47 6 (set (mem/v:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":598:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(code_label 47 46 48 7 249 (nil) [0 uses])
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 49 48 50 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 -1
     (nil))
(insn 50 49 51 7 (set (reg/f:SI 142)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 7 (set (reg:SI 143)
        (ashift:SI (reg/v:SI 131 [ Page ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 131 [ Page ])
        (nil)))
(insn 53 52 54 7 (set (reg:SI 144)
        (and:SI (reg:SI 143)
            (const_int 2040 [0x7f8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 54 53 55 7 (set (reg:SI 145)
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -1017 [0xfffffffffffffc07]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 55 54 57 7 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 144)
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 57 55 58 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":604:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(debug_insn 58 57 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 -1
     (nil))
(insn 60 58 61 7 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 63 7 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 127 [ _15 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 63 61 64 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":605:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 64 63 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 -1
     (nil))
(insn 66 64 67 7 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 69 7 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 69 67 0 7 (set (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":606:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))

;; Function FLASH_FlushCaches (FLASH_FlushCaches, funcdef_no=338, decl_uid=8846, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


FLASH_FlushCaches

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,8u} r144={1d,1u} r147={1d,1u} r148={1d,6u} r155={1d,1u} r157={1d,2u} 
;;    total ref usage 115{51d,64u,0e} in 52{52 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,24] 102[25,25] 103[26,26] 113[27,27] 114[28,28] 115[29,29] 116[30,30] 117[31,31] 118[32,32] 119[33,33] 120[34,34] 122[35,35] 123[36,36] 124[37,37] 125[38,38] 126[39,39] 127[40,40] 128[41,41] 133[42,42] 134[43,43] 135[44,44] 136[45,45] 144[46,46] 147[47,47] 148[48,48] 155[49,49] 157[50,50] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 133 134 135 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 133 134 135 157
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(6) 100[24],128[41],133[42],134[43],135[44],157[50]
;; rd  kill	(7) 100[23,24],128[41],133[42],134[43],135[44],157[50]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; rd  out 	(6) 7[4],13[5],102[25],103[26],128[41],157[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d4(bb 0 insn -1) }u12(13){ d5(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 119 120 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; live  gen 	 113 114 115 116 117 118 119 120 136
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],128[41],157[50]
;; rd  gen 	(9) 113[27],114[28],115[29],116[30],117[31],118[32],119[33],120[34],136[45]
;; rd  kill	(9) 113[27],114[28],115[29],116[30],117[31],118[32],119[33],120[34],136[45]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; rd  out 	(6) 7[4],13[5],102[25],103[26],128[41],157[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 3 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(7){ d4(bb 0 insn -1) }u32(13){ d5(bb 0 insn -1) }u33(102){ d25(bb 0 insn -1) }u34(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 144 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 157
;; live  gen 	 100 [cc] 144 147
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[25],103[26],128[41],157[50]
;; rd  gen 	(3) 100[23],144[46],147[47]
;; rd  kill	(4) 100[23,24],144[46],147[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[4],13[5],102[25],103[26],157[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(7){ d4(bb 0 insn -1) }u40(13){ d5(bb 0 insn -1) }u41(102){ d25(bb 0 insn -1) }u42(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 123 124 125 126 127 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 122 123 124 125 126 127 148
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[25],103[26],157[50]
;; rd  gen 	(7) 122[35],123[36],124[37],125[38],126[39],127[40],148[48]
;; rd  kill	(7) 122[35],123[36],124[37],125[38],126[39],127[40],148[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; rd  out 	(5) 7[4],13[5],102[25],103[26],157[50]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(7){ d4(bb 0 insn -1) }u56(13){ d5(bb 0 insn -1) }u57(102){ d25(bb 0 insn -1) }u58(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 155
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[25],103[26],157[50]
;; rd  gen 	(1) 155[49]
;; rd  kill	(1) 155[49]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(7){ d4(bb 0 insn -1) }u62(13){ d5(bb 0 insn -1) }u63(102){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 8 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 54 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 82 to worklist
Finished finding needed instructions:
Processing use of (subreg (reg 155) 0) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 157) in insn 82:
  Adding insn 6 to worklist
Processing use of (reg 148) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 123 [ _11 ]) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 148) in insn 62:
Processing use of (reg 122 [ _10 ]) in insn 60:
Processing use of (reg 148) in insn 65:
Processing use of (reg 125 [ _13 ]) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 148) in insn 68:
Processing use of (reg 124 [ _12 ]) in insn 66:
Processing use of (reg 148) in insn 72:
Processing use of (reg 127 [ _15 ]) in insn 75:
  Adding insn 73 to worklist
Processing use of (reg 148) in insn 75:
Processing use of (reg 126 [ _14 ]) in insn 73:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 147) in insn 53:
  Adding insn 52 to worklist
Processing use of (subreg (reg 144) 0) in insn 52:
  Adding insn 47 to worklist
Processing use of (reg 128 [ cache ]) in insn 47:
  Adding insn 10 to worklist
Processing use of (subreg (reg 133 [ pFlash.CacheToReactivate ]) 0) in insn 10:
Processing use of (reg 136) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 114 [ _2 ]) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 136) in insn 23:
Processing use of (reg 113 [ _1 ]) in insn 21:
Processing use of (reg 136) in insn 27:
Processing use of (reg 116 [ _4 ]) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 136) in insn 30:
Processing use of (reg 115 [ _3 ]) in insn 28:
Processing use of (reg 136) in insn 33:
Processing use of (reg 118 [ _6 ]) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 136) in insn 36:
Processing use of (reg 117 [ _5 ]) in insn 34:
Processing use of (reg 136) in insn 40:
Processing use of (reg 120 [ _8 ]) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 136) in insn 43:
Processing use of (reg 119 [ _7 ]) in insn 41:
Processing use of (reg 157) in insn 8:
Processing use of (reg 100 cc) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 135) in insn 15:
  Adding insn 14 to worklist
Processing use of (subreg (reg 134) 0) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 128 [ cache ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


FLASH_FlushCaches

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,8u} r144={1d,1u} r147={1d,1u} r148={1d,6u} r155={1d,1u} r157={1d,2u} 
;;    total ref usage 115{51d,64u,0e} in 52{52 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:3 -1
     (nil))
(insn 6 5 8 2 (set (reg/f:SI 157)
        (symbol_ref:SI ("pFlash") [flags 0xc0]  <var_decl 00000000076dc000 pFlash>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 6 10 2 (set (reg:SI 133 [ pFlash.CacheToReactivate ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 157)
                    (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 10 8 11 2 (set (reg/v:SI 128 [ cache ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ pFlash.CacheToReactivate ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 133 [ pFlash.CacheToReactivate ])
        (nil)))
(debug_insn 11 10 12 2 (var_location:QI cache (subreg:QI (reg/v:SI 128 [ cache ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":615:22 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 134)
        (and:SI (reg/v:SI 128 [ cache ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 90 {*arm_andsi3_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 135)
        (zero_extend:SI (subreg:QI (reg:SI 134) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":618:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 -1
     (nil))
(insn 19 18 20 3 (set (reg/f:SI 136)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 23 3 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 21 24 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":622:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 30 28 31 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 31 30 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(insn 33 31 34 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 36 3 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 36 34 37 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":624:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 43 41 44 3 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":626:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(code_label 44 43 45 4 255 (nil) [1 uses])
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:3 -1
     (nil))
(insn 47 46 52 4 (set (reg:SI 144)
        (plus:SI (reg/v:SI 128 [ cache ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:45 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 128 [ cache ])
        (nil)))
(insn 52 47 53 4 (set (reg:SI 147)
        (zero_extend:SI (subreg:QI (reg:SI 144) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 53 52 54 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":630:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 76)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 58 57 59 5 (set (reg/f:SI 148)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 5 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 62 60 63 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 63 62 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(insn 65 63 66 5 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 68 5 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 68 66 69 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(debug_insn 69 68 70 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":634:5 -1
     (nil))
(debug_insn 70 69 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 -1
     (nil))
(insn 72 70 73 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 75 73 76 5 (set (mem/v:SI (reg/f:SI 148) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":636:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(code_label 76 75 77 6 256 (nil) [1 uses])
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:3 -1
     (nil))
(insn 80 78 82 6 (set (reg:SI 155)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 0 6 (set (mem/v/c:QI (plus:SI (reg/f:SI 157)
                (const_int 28 [0x1c])) [0 pFlash.CacheToReactivate+0 S1 A32])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash_ex.c":640:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))
