ICCAD-bp-1 | Bit-flipping BIST | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-1 Bit-flipping BIST | 
ICCAD-bp-2 | A Predictive System Shutdown Method for Energy Saving of Event-Driven
	Computation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-2 A Predictive System Shutdown Method for Energy Saving of Event-Driven
	Computation | 
ICCAD-bp-3 | Rectangle-Packing-Based Module Placement 3 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-3 Rectangle-Packing-Based Module Placement 3 | 
ICCAD-bp-4 | Optimal wire sizing and buffer insertion for low power and a generalized delay model | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-4 Optimal wire sizing and buffer insertion for low power and a generalized delay model | 
ICCAD-bp-5 | A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-5 A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits | 
ICCAD-bp-6 | Interface co-synthesis techniques for embedded systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-6 Interface co-synthesis techniques for embedded systems | 
ICCAD-bp-7 | Integrated floorplanning and interconnect planning | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-7 Integrated floorplanning and interconnect planning | 
ICCAD-bp-8 | Repeater insertion in tree structured inductive interconnect | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-8 Repeater insertion in tree structured inductive interconnect | 
ICCAD-bp-9 | Probabilistic state space search | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-9 Probabilistic state space search | 
ICCAD-bp-10 | Static power optimization of deep submicron CMOS circuits for dual <italic>V<subscrpt>T</subscrpt></italic> technology | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-10 Static power optimization of deep submicron CMOS circuits for dual <italic>V<subscrpt>T</subscrpt></italic> technology | 
ICCAD-bp-11 | Full-chip verification of UDSM designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-11 Full-chip verification of UDSM designs | 
ICCAD-bp-12 | Area-Oriented Synthesis for Pass-Transistor Logic | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-12 Area-Oriented Synthesis for Pass-Transistor Logic | 
ICCAD-bp-13 | Reversible logic circuit synthesis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-13 Reversible logic circuit synthesis | 
ICCAD-bp-14 | INDUCTWISE: inductance-wise interconnect simulator and extractor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-14 INDUCTWISE: inductance-wise interconnect simulator and extractor | 
ICCAD-bp-15 | Efficient mixed-domain analysis of electrostatic MEMS | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-15 Efficient mixed-domain analysis of electrostatic MEMS | 
ICCAD-bp-16 | Metrics for structural logic synthesis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-16 Metrics for structural logic synthesis | 
ICCAD-bp-17 | A local circuit topology for inductive parasitics | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-17 A local circuit topology for inductive parasitics | 
ICCAD-bp-18 | Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-18 Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal | 
ICCAD-bp-19 | Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-19 Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations | 
ICCAD-bp-20 | Block-Based statistical timing analysis with uncertainty | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-20 Block-Based statistical timing analysis with uncertainty | 
ICCAD-bp-21 | Noise Analysis for Optical Fiber Communication Systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-21 Noise Analysis for Optical Fiber Communication Systems | 
ICCAD-bp-22 | Predictable routing | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-22 Predictable routing | 
ICCAD-bp-23 | Lotterybus: A new high-performance communication architecture for systems-on-chip designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-23 Lotterybus: A new high-performance communication architecture for systems-on-chip designs | 
ICCAD-bp-24 | Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-24 Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies. | 
ICCAD-bp-25 | Efficient Conflict Driven Learning in Boolean Satisfiability Solver. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-25 Efficient Conflict Driven Learning in Boolean Satisfiability Solver. | 
ICCAD-bp-26 | DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-26 DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits | 
ICCAD-bp-27 | Bus encoding to prevent crosstalk delay | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-27 Bus encoding to prevent crosstalk delay | 
ICCAD-bp-28 | Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-28 Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization | 
ICCAD-bp-29 | Analytical modeling of SRAM dynamic stability | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-29 Analytical modeling of SRAM dynamic stability | 
ICCAD-bp-30 | System-wide energy minimization for real-time tasks: lower bound and approximation | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-30 System-wide energy minimization for real-time tasks: lower bound and approximation | 
ICCAD-bp-31 | Approximation algorithm for the temperature-aware scheduling problem | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-31 Approximation algorithm for the temperature-aware scheduling problem | 
ICCAD-bp-32 | High-performance routing at the nanometer scale | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-32 High-performance routing at the nanometer scale | 
ICCAD-bp-33 | Exploiting STI stress for performance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-33 Exploiting STI stress for performance | 
ICCAD-bp-34 | A thermal-driven floorplanning algorithm for 3D ICs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-34 A thermal-driven floorplanning algorithm for 3D ICs | 
ICCAD-bp-35 | A soft error rate analysis (SERA) methodology | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-35 A soft error rate analysis (SERA) methodology | 
ICCAD-bp-36 | SPRIM: structure-preserving reduced-order interconnect macromodeling | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-36 SPRIM: structure-preserving reduced-order interconnect macromodeling | 
ICCAD-bp-37 | SPRIM: structure-preserving reduced-order interconnect macromodeling | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-37 SPRIM: structure-preserving reduced-order interconnect macromodeling | 
ICCAD-bp-38 | Asymptotic probability extraction for non-normal distributions of circuit performance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-38 Asymptotic probability extraction for non-normal distributions of circuit performance | 
ICCAD-bp-39 | An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-39 An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications | 
ICCAD-bp-40 | Parameterized model order reduction of nonlinear dynamical systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-40 Parameterized model order reduction of nonlinear dynamical systems | 
ICCAD-bp-41 | Application-specific network-on-chip architecture customization via long-range link insertion | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-41 Application-specific network-on-chip architecture customization via long-range link insertion | 
ICCAD-bp-42 | FastSies: a fast stochastic integral equation solver for modeling the rough surface effect | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-42 FastSies: a fast stochastic integral equation solver for modeling the rough surface effect | 
ICCAD-bp-43 | Lightweight secure PUFs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-43 Lightweight secure PUFs | 
ICCAD-bp-44 | Statistical path selection for at-speed test | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-44 Statistical path selection for at-speed test | 
ICCAD-bp-45 | Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-45 Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design | 
ICCAD-bp-46 | Guaranteed stable projection-based model reduction for indefinite and unstable linear systems | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-46 Guaranteed stable projection-based model reduction for indefinite and unstable linear systems | 
ICCAD-bp-47 | Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-47 Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example | 
ICCAD-bp-48 | TAPE: Thermal-aware agent-based power econom multi/many-core architectures | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-48 TAPE: Thermal-aware agent-based power econom multi/many-core architectures | 
ICCAD-bp-49 | Taming irregular EDA applications on GPUs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-49 Taming irregular EDA applications on GPUs | 
ICCAD-bp-50 | Simultaneous layout migration and decomposition for double patterning technology | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-50 Simultaneous layout migration and decomposition for double patterning technology | 
ICCAD-bp-51 | An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-51 An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects | 
ICCAD-bp-52 | Formal verification of phase-locked loops using reachability analysis and continuization | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-52 Formal verification of phase-locked loops using reachability analysis and continuization | 
ICCAD-bp-53 | Gate sizing and device technology selection algorithms for high-performance industrial designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-53 Gate sizing and device technology selection algorithms for high-performance industrial designs | 
ICCAD-bp-54 | Multilevel tree fusion for robust clock networks. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-54 Multilevel tree fusion for robust clock networks. | 
ICCAD-bp-55 | SimPL: An effective placement algorithm | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-55 SimPL: An effective placement algorithm | 
ICCAD-bp-56 | 2010 International Conference on Computer-Aided Design (ICCAD'10), November 7-11, 2010, San Jose, CA, USA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-56 2010 International Conference on Computer-Aided Design (ICCAD'10), November 7-11, 2010, San Jose, CA, USA | 
ICCAD-bp-57 | The IEEE/ACM International Conference on Computer-Aided Design, ICCAD'13, San Jose, CA, USA, November 18-21, 2013 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-57 The IEEE/ACM International Conference on Computer-Aided Design, ICCAD'13, San Jose, CA, USA, November 18-21, 2013 | 
ICCAD-bp-58 | Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-58 Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators | 
ICCAD-bp-59 | Latency tolerance for Throughput Computing: Designer track. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-59 Latency tolerance for Throughput Computing: Designer track. | 
ICCAD-bp-60 | ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=ICCAD-bp-60 ICCAD-2012 CAD contest in finding the minimal logic difference for functional ECO and benchmark suite: CAD contest. | 
