Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\sdi_tx_sys.qsys --block-symbol-file --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\sdi_tx_sys --family="Arria 10" --part=10AX048H3F34E2SG
Progress: Loading tx/sdi_tx_sys.qsys
Progress: Reading input file
Progress: Parameterizing module tx_core_rst
Progress: Parameterizing module tx_phy
Progress: Parameterizing module tx_phy_reset
Progress: Parameterizing module tx_phy_reset_0
Progress: Parameterizing module tx_phy_rst_ctrl
Progress: Parameterizing module tx_phy_rst_ctrl_clk
Progress: Parameterizing module tx_sdi
Progress: Parameterizing module tx_sdi_clkout
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\sdi_tx_sys.qsys --synthesis=VHDL --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\sdi_tx_sys --family="Arria 10" --part=10AX048H3F34E2SG
Progress: Loading tx/sdi_tx_sys.qsys
Progress: Reading input file
Progress: Parameterizing module tx_core_rst
Progress: Parameterizing module tx_phy
Progress: Parameterizing module tx_phy_reset
Progress: Parameterizing module tx_phy_reset_0
Progress: Parameterizing module tx_phy_rst_ctrl
Progress: Parameterizing module tx_phy_rst_ctrl_clk
Progress: Parameterizing module tx_sdi
Progress: Parameterizing module tx_sdi_clkout
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdi_tx_sys: "Transforming system: sdi_tx_sys"
Info: sdi_tx_sys: "Naming system components in system: sdi_tx_sys"
Info: sdi_tx_sys: "Processing generation queue"
Info: sdi_tx_sys: "Generating: sdi_tx_sys"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_core_rst"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset_0"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl_clk"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys: "Generating: altera_reset_controller"
Info: sdi_tx_sys: Done "sdi_tx_sys" with 10 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
