#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149a08170 .scope module, "testbench" "testbench" 2 4;
 .timescale -6 -9;
P_0x149a047c0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x149a04800 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x149a04840 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x149a2b510_0 .var "Clock", 0 0;
v0x149a2b5c0_0 .var "Ra", 4 0;
v0x149a2b660_0 .var "Rb", 4 0;
v0x149a2b710_0 .var "RegWr", 0 0;
v0x149a2b7c0_0 .var "Rw", 4 0;
v0x149a2b890_0 .var "addr", 31 0;
v0x149a2b920_0 .net "busA", 31 0, v0x149a2b190_0;  1 drivers
v0x149a2b9d0_0 .net "busB", 31 0, v0x149a2b230_0;  1 drivers
v0x149a2ba80_0 .var "busW", 31 0;
v0x149a2bbb0_0 .var "data", 31 0;
v0x149a2bc40_0 .var/i "i", 31 0;
v0x149a2bcd0_0 .var "sys_clk", 0 0;
v0x149a2bd80_0 .var "sys_rst", 0 0;
v0x149a2be10_0 .var/i "x", 31 0;
E_0x149a0cd00 .event posedge, v0x149a17890_0;
S_0x149a04880 .scope module, "u_Reg" "Reg" 2 49, 3 2 0, S_0x149a08170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 1 "RegWr";
    .port_info 4 /INPUT 32 "busW";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 32 "busA";
    .port_info 7 /OUTPUT 32 "busB";
P_0x149a0b300 .param/l "n" 0 3 5, +C4<00000000000000000000000000100000>;
v0x149a17890_0 .net "Clock", 0 0, v0x149a2bcd0_0;  1 drivers
v0x149a2af00_0 .net "Ra", 4 0, v0x149a2b5c0_0;  1 drivers
v0x149a2afa0_0 .net "Rb", 4 0, v0x149a2b660_0;  1 drivers
v0x149a2b030_0 .net "RegWr", 0 0, v0x149a2b710_0;  1 drivers
v0x149a2b0c0_0 .net "Rw", 4 0, v0x149a2b7c0_0;  1 drivers
v0x149a2b190_0 .var "busA", 31 0;
v0x149a2b230_0 .var "busB", 31 0;
v0x149a2b2e0_0 .net "busW", 31 0, v0x149a2ba80_0;  1 drivers
v0x149a2b390 .array "mem", 31 0, 4 0;
E_0x149a0bf50 .event anyedge, v0x149a2afa0_0, v0x149a2af00_0;
E_0x149a0b080 .event negedge, v0x149a17890_0;
    .scope S_0x149a04880;
T_0 ;
    %pushi/vec4 10, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149a2b390, 0, 4;
    %pushi/vec4 11, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149a2b390, 0, 4;
    %pushi/vec4 12, 0, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149a2b390, 0, 4;
    %pushi/vec4 13, 0, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149a2b390, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x149a04880;
T_1 ;
    %wait E_0x149a0b080;
    %load/vec4 v0x149a2b030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x149a2b2e0_0;
    %pad/u 5;
    %load/vec4 v0x149a2b0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x149a2b390, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x149a04880;
T_2 ;
    %wait E_0x149a0bf50;
    %load/vec4 v0x149a2af00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x149a2b390, 4;
    %pad/u 32;
    %assign/vec4 v0x149a2b190_0, 0;
    %load/vec4 v0x149a2afa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x149a2b390, 4;
    %pad/u 32;
    %assign/vec4 v0x149a2b230_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x149a08170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2bcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149a2bd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2bbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2b890_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2b510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2be10_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x149a08170;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x149a2bcd0_0;
    %inv;
    %store/vec4 v0x149a2bcd0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x149a08170;
T_5 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2bd80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x149a08170;
T_6 ;
    %wait E_0x149a0cd00;
    %load/vec4 v0x149a2bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2b890_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x149a2b890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149a2b890_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x149a08170;
T_7 ;
    %wait E_0x149a0cd00;
    %load/vec4 v0x149a2bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2bbb0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x149a2bbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149a2bbb0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x149a08170;
T_8 ;
    %vpi_call 2 64 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x149a08170 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2b710_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149a2b710_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2b710_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x149a2b710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2bc40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x149a2bc40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x149a2bc40_0;
    %pad/s 5;
    %store/vec4 v0x149a2b7c0_0, 0, 5;
    %load/vec4 v0x149a2be10_0;
    %store/vec4 v0x149a2ba80_0, 0, 32;
    %load/vec4 v0x149a2be10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149a2be10_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x149a2bc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x149a2bc40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x149a2b710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x149a2bc40_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x149a2bc40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x149a2bc40_0;
    %pad/s 5;
    %store/vec4 v0x149a2b5c0_0, 0, 5;
    %load/vec4 v0x149a2bc40_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x149a2b660_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0x149a2bc40_0;
    %addi 2, 0, 32;
    %store/vec4 v0x149a2bc40_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %delay 500000, 0;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/REGS/user/src/Reg.v";
