# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_part1.srcs/sources_1/new/priority_encoder.vhd" \
"../../../../lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd" \

# Do not sort compile order
nosort
