

================================================================
== Vitis HLS Report for 'PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Tue Jul 23 22:32:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|     198|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U350  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_124_32_1_1_U351               |mux_124_32_1_1               |        0|   0|  0|  65|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|  65|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_176_p2         |         +|   0|  0|  12|           4|           1|
    |and_ln26_fu_253_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_170_p2        |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln26_1_fu_241_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln26_fu_235_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln26_fu_247_p2          |        or|   0|  0|   2|           1|           1|
    |point2_o78_din             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  88|          44|          45|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_oc_1    |   9|          2|    4|          8|
    |oc_fu_74                 |   9|          2|    4|          8|
    |point2_o78_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |oc_fu_74                 |   4|   0|    4|          0|
    |tmp_11_reg_278           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>_Pipeline_VITIS_LOOP_25_2|  return value|
|point2_o78_din             |  out|   32|     ap_fifo|                                          point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                                          point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                                          point2_o78|       pointer|
|point2_o78_full_n          |   in|    1|     ap_fifo|                                          point2_o78|       pointer|
|point2_o78_write           |  out|    1|     ap_fifo|                                          point2_o78|       pointer|
|add277_reload              |   in|   32|     ap_none|                                       add277_reload|        scalar|
|add27_18_reload            |   in|   32|     ap_none|                                     add27_18_reload|        scalar|
|add27_29_reload            |   in|   32|     ap_none|                                     add27_29_reload|        scalar|
|add27_310_reload           |   in|   32|     ap_none|                                    add27_310_reload|        scalar|
|add27_411_reload           |   in|   32|     ap_none|                                    add27_411_reload|        scalar|
|add27_512_reload           |   in|   32|     ap_none|                                    add27_512_reload|        scalar|
|add27_613_reload           |   in|   32|     ap_none|                                    add27_613_reload|        scalar|
|add27_714_reload           |   in|   32|     ap_none|                                    add27_714_reload|        scalar|
|add27_815_reload           |   in|   32|     ap_none|                                    add27_815_reload|        scalar|
|add27_916_reload           |   in|   32|     ap_none|                                    add27_916_reload|        scalar|
|add27_1017_reload          |   in|   32|     ap_none|                                   add27_1017_reload|        scalar|
|add27_1118_reload          |   in|   32|     ap_none|                                   add27_1118_reload|        scalar|
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+

