Drill report for 3x4-ATtiny85-8SOIC-Breakout.kicad_pcb
Created on Fri Apr 21 13:15:15 2017

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file '3x4-ATtiny85-8SOIC-Breakout.drl' contains
    plated through holes:
    =============================================================
    T1  4.98mm  0.196"  (10 holes)

    Total plated holes count 10


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T2  4.98mm  0.196"  (2 holes)

    Total unplated holes count 2
