
DeviceProcessor04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7cc  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800fa08  0800fa08  00010a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800fb50  0800fb50  00010b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800fb54  0800fb54  00010b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000258  20000000  0800fb58  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000eabc  20000258  0800fdb0  00011258  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000ed14  0800fdb0  00011d14  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00011258  2**0
                  CONTENTS, READONLY
  9 .debug_info   00024c34  00000000  00000000  0001128e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000051df  00000000  00000000  00035ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001e30  00000000  00000000  0003b0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001722  00000000  00000000  0003ced8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037ff7  00000000  00000000  0003e5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a539  00000000  00000000  000765f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014c54e  00000000  00000000  000a0b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ed078  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000085b0  00000000  00000000  001ed0bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000075  00000000  00000000  001f566c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000258 	.word	0x20000258
 8000254:	00000000 	.word	0x00000000
 8000258:	0800f9ec 	.word	0x0800f9ec

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000025c 	.word	0x2000025c
 8000274:	0800f9ec 	.word	0x0800f9ec

08000278 <__aeabi_drsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	e002      	b.n	8000284 <__adddf3>
 800027e:	bf00      	nop

08000280 <__aeabi_dsub>:
 8000280:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000284 <__adddf3>:
 8000284:	b530      	push	{r4, r5, lr}
 8000286:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800028a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028e:	ea94 0f05 	teq	r4, r5
 8000292:	bf08      	it	eq
 8000294:	ea90 0f02 	teqeq	r0, r2
 8000298:	bf1f      	itttt	ne
 800029a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002aa:	f000 80e2 	beq.w	8000472 <__adddf3+0x1ee>
 80002ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b6:	bfb8      	it	lt
 80002b8:	426d      	neglt	r5, r5
 80002ba:	dd0c      	ble.n	80002d6 <__adddf3+0x52>
 80002bc:	442c      	add	r4, r5
 80002be:	ea80 0202 	eor.w	r2, r0, r2
 80002c2:	ea81 0303 	eor.w	r3, r1, r3
 80002c6:	ea82 0000 	eor.w	r0, r2, r0
 80002ca:	ea83 0101 	eor.w	r1, r3, r1
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	2d36      	cmp	r5, #54	@ 0x36
 80002d8:	bf88      	it	hi
 80002da:	bd30      	pophi	{r4, r5, pc}
 80002dc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ec:	d002      	beq.n	80002f4 <__adddf3+0x70>
 80002ee:	4240      	negs	r0, r0
 80002f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000300:	d002      	beq.n	8000308 <__adddf3+0x84>
 8000302:	4252      	negs	r2, r2
 8000304:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000308:	ea94 0f05 	teq	r4, r5
 800030c:	f000 80a7 	beq.w	800045e <__adddf3+0x1da>
 8000310:	f1a4 0401 	sub.w	r4, r4, #1
 8000314:	f1d5 0e20 	rsbs	lr, r5, #32
 8000318:	db0d      	blt.n	8000336 <__adddf3+0xb2>
 800031a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031e:	fa22 f205 	lsr.w	r2, r2, r5
 8000322:	1880      	adds	r0, r0, r2
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	fa03 f20e 	lsl.w	r2, r3, lr
 800032c:	1880      	adds	r0, r0, r2
 800032e:	fa43 f305 	asr.w	r3, r3, r5
 8000332:	4159      	adcs	r1, r3
 8000334:	e00e      	b.n	8000354 <__adddf3+0xd0>
 8000336:	f1a5 0520 	sub.w	r5, r5, #32
 800033a:	f10e 0e20 	add.w	lr, lr, #32
 800033e:	2a01      	cmp	r2, #1
 8000340:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000344:	bf28      	it	cs
 8000346:	f04c 0c02 	orrcs.w	ip, ip, #2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	18c0      	adds	r0, r0, r3
 8000350:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000354:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000358:	d507      	bpl.n	800036a <__adddf3+0xe6>
 800035a:	f04f 0e00 	mov.w	lr, #0
 800035e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000362:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000366:	eb6e 0101 	sbc.w	r1, lr, r1
 800036a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800036e:	d31b      	bcc.n	80003a8 <__adddf3+0x124>
 8000370:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000374:	d30c      	bcc.n	8000390 <__adddf3+0x10c>
 8000376:	0849      	lsrs	r1, r1, #1
 8000378:	ea5f 0030 	movs.w	r0, r0, rrx
 800037c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000380:	f104 0401 	add.w	r4, r4, #1
 8000384:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000388:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800038c:	f080 809a 	bcs.w	80004c4 <__adddf3+0x240>
 8000390:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000394:	bf08      	it	eq
 8000396:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800039a:	f150 0000 	adcs.w	r0, r0, #0
 800039e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003a2:	ea41 0105 	orr.w	r1, r1, r5
 80003a6:	bd30      	pop	{r4, r5, pc}
 80003a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ac:	4140      	adcs	r0, r0
 80003ae:	eb41 0101 	adc.w	r1, r1, r1
 80003b2:	3c01      	subs	r4, #1
 80003b4:	bf28      	it	cs
 80003b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ba:	d2e9      	bcs.n	8000390 <__adddf3+0x10c>
 80003bc:	f091 0f00 	teq	r1, #0
 80003c0:	bf04      	itt	eq
 80003c2:	4601      	moveq	r1, r0
 80003c4:	2000      	moveq	r0, #0
 80003c6:	fab1 f381 	clz	r3, r1
 80003ca:	bf08      	it	eq
 80003cc:	3320      	addeq	r3, #32
 80003ce:	f1a3 030b 	sub.w	r3, r3, #11
 80003d2:	f1b3 0220 	subs.w	r2, r3, #32
 80003d6:	da0c      	bge.n	80003f2 <__adddf3+0x16e>
 80003d8:	320c      	adds	r2, #12
 80003da:	dd08      	ble.n	80003ee <__adddf3+0x16a>
 80003dc:	f102 0c14 	add.w	ip, r2, #20
 80003e0:	f1c2 020c 	rsb	r2, r2, #12
 80003e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ec:	e00c      	b.n	8000408 <__adddf3+0x184>
 80003ee:	f102 0214 	add.w	r2, r2, #20
 80003f2:	bfd8      	it	le
 80003f4:	f1c2 0c20 	rsble	ip, r2, #32
 80003f8:	fa01 f102 	lsl.w	r1, r1, r2
 80003fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000400:	bfdc      	itt	le
 8000402:	ea41 010c 	orrle.w	r1, r1, ip
 8000406:	4090      	lslle	r0, r2
 8000408:	1ae4      	subs	r4, r4, r3
 800040a:	bfa2      	ittt	ge
 800040c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000410:	4329      	orrge	r1, r5
 8000412:	bd30      	popge	{r4, r5, pc}
 8000414:	ea6f 0404 	mvn.w	r4, r4
 8000418:	3c1f      	subs	r4, #31
 800041a:	da1c      	bge.n	8000456 <__adddf3+0x1d2>
 800041c:	340c      	adds	r4, #12
 800041e:	dc0e      	bgt.n	800043e <__adddf3+0x1ba>
 8000420:	f104 0414 	add.w	r4, r4, #20
 8000424:	f1c4 0220 	rsb	r2, r4, #32
 8000428:	fa20 f004 	lsr.w	r0, r0, r4
 800042c:	fa01 f302 	lsl.w	r3, r1, r2
 8000430:	ea40 0003 	orr.w	r0, r0, r3
 8000434:	fa21 f304 	lsr.w	r3, r1, r4
 8000438:	ea45 0103 	orr.w	r1, r5, r3
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	f1c4 040c 	rsb	r4, r4, #12
 8000442:	f1c4 0220 	rsb	r2, r4, #32
 8000446:	fa20 f002 	lsr.w	r0, r0, r2
 800044a:	fa01 f304 	lsl.w	r3, r1, r4
 800044e:	ea40 0003 	orr.w	r0, r0, r3
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	fa21 f004 	lsr.w	r0, r1, r4
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	f094 0f00 	teq	r4, #0
 8000462:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000466:	bf06      	itte	eq
 8000468:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800046c:	3401      	addeq	r4, #1
 800046e:	3d01      	subne	r5, #1
 8000470:	e74e      	b.n	8000310 <__adddf3+0x8c>
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf18      	it	ne
 8000478:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800047c:	d029      	beq.n	80004d2 <__adddf3+0x24e>
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	d005      	beq.n	8000496 <__adddf3+0x212>
 800048a:	ea54 0c00 	orrs.w	ip, r4, r0
 800048e:	bf04      	itt	eq
 8000490:	4619      	moveq	r1, r3
 8000492:	4610      	moveq	r0, r2
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	ea91 0f03 	teq	r1, r3
 800049a:	bf1e      	ittt	ne
 800049c:	2100      	movne	r1, #0
 800049e:	2000      	movne	r0, #0
 80004a0:	bd30      	popne	{r4, r5, pc}
 80004a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a6:	d105      	bne.n	80004b4 <__adddf3+0x230>
 80004a8:	0040      	lsls	r0, r0, #1
 80004aa:	4149      	adcs	r1, r1
 80004ac:	bf28      	it	cs
 80004ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004b2:	bd30      	pop	{r4, r5, pc}
 80004b4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b8:	bf3c      	itt	cc
 80004ba:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004be:	bd30      	popcc	{r4, r5, pc}
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004cc:	f04f 0000 	mov.w	r0, #0
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf1a      	itte	ne
 80004d8:	4619      	movne	r1, r3
 80004da:	4610      	movne	r0, r2
 80004dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e0:	bf1c      	itt	ne
 80004e2:	460b      	movne	r3, r1
 80004e4:	4602      	movne	r2, r0
 80004e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ea:	bf06      	itte	eq
 80004ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f0:	ea91 0f03 	teqeq	r1, r3
 80004f4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	bf00      	nop

080004fc <__aeabi_ui2d>:
 80004fc:	f090 0f00 	teq	r0, #0
 8000500:	bf04      	itt	eq
 8000502:	2100      	moveq	r1, #0
 8000504:	4770      	bxeq	lr
 8000506:	b530      	push	{r4, r5, lr}
 8000508:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000510:	f04f 0500 	mov.w	r5, #0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e750      	b.n	80003bc <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_i2d>:
 800051c:	f090 0f00 	teq	r0, #0
 8000520:	bf04      	itt	eq
 8000522:	2100      	moveq	r1, #0
 8000524:	4770      	bxeq	lr
 8000526:	b530      	push	{r4, r5, lr}
 8000528:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800052c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000530:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000534:	bf48      	it	mi
 8000536:	4240      	negmi	r0, r0
 8000538:	f04f 0100 	mov.w	r1, #0
 800053c:	e73e      	b.n	80003bc <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_f2d>:
 8000540:	0042      	lsls	r2, r0, #1
 8000542:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000546:	ea4f 0131 	mov.w	r1, r1, rrx
 800054a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054e:	bf1f      	itttt	ne
 8000550:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000554:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000558:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800055c:	4770      	bxne	lr
 800055e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000562:	bf08      	it	eq
 8000564:	4770      	bxeq	lr
 8000566:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800056a:	bf04      	itt	eq
 800056c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000580:	e71c      	b.n	80003bc <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aed8 	beq.w	800036a <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6bd      	b.n	800036a <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c44:	f002 fd4a 	bl	80036dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c48:	f000 f81c 	bl	8000c84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4c:	f000 fb00 	bl	8001250 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000c50:	f000 f87c 	bl	8000d4c <MX_GPDMA1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c54:	f000 faca 	bl	80011ec <MX_USB_OTG_FS_PCD_Init>
  MX_ICACHE_Init();
 8000c58:	f000 f924 	bl	8000ea4 <MX_ICACHE_Init>
  MX_TIM8_Init();
 8000c5c:	f000 fa16 	bl	800108c <MX_TIM8_Init>
  MX_I2C3_Init();
 8000c60:	f000 f8e2 	bl	8000e28 <MX_I2C3_Init>
  MX_SPI2_Init();
 8000c64:	f000 f9a2 	bl	8000fac <MX_SPI2_Init>
  MX_SPI1_Init();
 8000c68:	f000 f930 	bl	8000ecc <MX_SPI1_Init>
  MX_I2C1_Init();
 8000c6c:	f000 f89e 	bl	8000dac <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_Device_Init();
 8000c70:	f00b fd30 	bl	800c6d4 <MX_USB_Device_Init>
  HAL_Delay(2000);
 8000c74:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c78:	f002 fdf6 	bl	8003868 <HAL_Delay>
  run_device();
 8000c7c:	f002 f9b8 	bl	8002ff0 <run_device>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <main+0x40>

08000c84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09e      	sub	sp, #120	@ 0x78
 8000c88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c8a:	f107 0318 	add.w	r3, r7, #24
 8000c8e:	2260      	movs	r2, #96	@ 0x60
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f00d fed4 	bl	800ea40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c98:	463b      	mov	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
 8000ca6:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ca8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000cac:	f005 fe5e 	bl	800696c <HAL_PWREx_ControlVoltageScaling>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000cb6:	f000 fbdf 	bl	8001478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI
 8000cba:	2370      	movs	r3, #112	@ 0x70
 8000cbc:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSIK;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cc8:	2310      	movs	r3, #16
 8000cca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.MSIKClockRange = RCC_MSIKRANGE_4;
 8000cd0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000cd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIKState = RCC_MSIK_ON;
 8000cd6:	2310      	movs	r3, #16
 8000cd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000ce2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000cec:	230a      	movs	r3, #10
 8000cee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	f107 0318 	add.w	r3, r7, #24
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f005 fedb 	bl	8006ac4 <HAL_RCC_OscConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d14:	f000 fbb0 	bl	8001478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d18:	231f      	movs	r3, #31
 8000d1a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d30:	463b      	mov	r3, r7
 8000d32:	2104      	movs	r1, #4
 8000d34:	4618      	mov	r0, r3
 8000d36:	f006 fda1 	bl	800787c <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d40:	f000 fb9a 	bl	8001478 <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3778      	adds	r7, #120	@ 0x78
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000d52:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d58:	4a13      	ldr	r2, [pc, #76]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <MX_GPDMA1_Init+0x5c>)
 8000d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel12_IRQn, 0, 0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	2054      	movs	r0, #84	@ 0x54
 8000d76:	f002 fe53 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel12_IRQn);
 8000d7a:	2054      	movs	r0, #84	@ 0x54
 8000d7c:	f002 fe6a 	bl	8003a54 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel13_IRQn, 0, 0);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	2055      	movs	r0, #85	@ 0x55
 8000d86:	f002 fe4b 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel13_IRQn);
 8000d8a:	2055      	movs	r0, #85	@ 0x55
 8000d8c:	f002 fe62 	bl	8003a54 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel14_IRQn, 0, 0);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2100      	movs	r1, #0
 8000d94:	2056      	movs	r0, #86	@ 0x56
 8000d96:	f002 fe43 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel14_IRQn);
 8000d9a:	2056      	movs	r0, #86	@ 0x56
 8000d9c:	f002 fe5a 	bl	8003a54 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	46020c00 	.word	0x46020c00

08000dac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000db0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000db2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e24 <MX_I2C1_Init+0x78>)
 8000db4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000db6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000db8:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000dbc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dc4:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dd6:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000de2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000de8:	480d      	ldr	r0, [pc, #52]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dea:	f003 feb3 	bl	8004b54 <HAL_I2C_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000df4:	f000 fb40 	bl	8001478 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000dfc:	f004 fa54 	bl	80052a8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000e06:	f000 fb37 	bl	8001478 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <MX_I2C1_Init+0x74>)
 8000e0e:	f004 fa96 	bl	800533e <HAL_I2CEx_ConfigDigitalFilter>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000e18:	f000 fb2e 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000274 	.word	0x20000274
 8000e24:	40005400 	.word	0x40005400

08000e28 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <MX_I2C3_Init+0x78>)
 8000e30:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e34:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000e38:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e64:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e66:	f003 fe75 	bl	8004b54 <HAL_I2C_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000e70:	f000 fb02 	bl	8001478 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e74:	2100      	movs	r1, #0
 8000e76:	4809      	ldr	r0, [pc, #36]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e78:	f004 fa16 	bl	80052a8 <HAL_I2CEx_ConfigAnalogFilter>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000e82:	f000 faf9 	bl	8001478 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e86:	2100      	movs	r1, #0
 8000e88:	4804      	ldr	r0, [pc, #16]	@ (8000e9c <MX_I2C3_Init+0x74>)
 8000e8a:	f004 fa58 	bl	800533e <HAL_I2CEx_ConfigDigitalFilter>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000e94:	f000 faf0 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200002c8 	.word	0x200002c8
 8000ea0:	46002800 	.word	0x46002800

08000ea4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f004 fa95 	bl	80053d8 <HAL_ICACHE_ConfigAssociativityMode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000eb4:	f000 fae0 	bl	8001478 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000eb8:	f004 faae 	bl	8005418 <HAL_ICACHE_Enable>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000ec2:	f000 fad9 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000edc:	4b31      	ldr	r3, [pc, #196]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ede:	4a32      	ldr	r2, [pc, #200]	@ (8000fa8 <MX_SPI1_Init+0xdc>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee2:	4b30      	ldr	r3, [pc, #192]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ee4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eea:	4b2e      	ldr	r3, [pc, #184]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef0:	4b2c      	ldr	r3, [pc, #176]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ef2:	2207      	movs	r2, #7
 8000ef4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000ef8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000efc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000efe:	4b29      	ldr	r3, [pc, #164]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000f04:	4b27      	ldr	r3, [pc, #156]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f06:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000f0a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f0c:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f26:	2207      	movs	r2, #7
 8000f28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f30:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f38:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000f62:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f68:	480e      	ldr	r0, [pc, #56]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f6a:	f007 feef 	bl	8008d4c <HAL_SPI_Init>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8000f74:	f000 fa80 	bl	8001478 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000f7c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f80:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <MX_SPI1_Init+0xd8>)
 8000f8c:	f008 faf1 	bl	8009572 <HAL_SPIEx_SetConfigAutonomousMode>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 8000f96:	f000 fa6f 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	2000031c 	.word	0x2000031c
 8000fa8:	40013000 	.word	0x40013000

08000fac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000fbc:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fbe:	4a32      	ldr	r2, [pc, #200]	@ (8001088 <MX_SPI2_Init+0xdc>)
 8000fc0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000fc2:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fc4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000fc8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fca:	4b2e      	ldr	r3, [pc, #184]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fdc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fde:	4b29      	ldr	r3, [pc, #164]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fe6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000fea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001000:	2200      	movs	r2, #0
 8001002:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001006:	2207      	movs	r2, #7
 8001008:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800100c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001010:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001012:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001014:	2200      	movs	r2, #0
 8001016:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001018:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800101a:	2200      	movs	r2, #0
 800101c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001020:	2200      	movs	r2, #0
 8001022:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001026:	2200      	movs	r2, #0
 8001028:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800102c:	2200      	movs	r2, #0
 800102e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001032:	2200      	movs	r2, #0
 8001034:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001038:	2200      	movs	r2, #0
 800103a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800103e:	2200      	movs	r2, #0
 8001040:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001042:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <MX_SPI2_Init+0xd8>)
 8001044:	2200      	movs	r2, #0
 8001046:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001048:	480e      	ldr	r0, [pc, #56]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800104a:	f007 fe7f 	bl	8008d4c <HAL_SPI_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8001054:	f000 fa10 	bl	8001478 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800105c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001060:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	4619      	mov	r1, r3
 800106a:	4806      	ldr	r0, [pc, #24]	@ (8001084 <MX_SPI2_Init+0xd8>)
 800106c:	f008 fa81 	bl	8009572 <HAL_SPIEx_SetConfigAutonomousMode>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8001076:	f000 f9ff 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200003ac 	.word	0x200003ac
 8001088:	40003800 	.word	0x40003800

0800108c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b09c      	sub	sp, #112	@ 0x70
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001092:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]
 80010be:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2234      	movs	r2, #52	@ 0x34
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f00d fcba 	bl	800ea40 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80010cc:	4b45      	ldr	r3, [pc, #276]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010ce:	4a46      	ldr	r2, [pc, #280]	@ (80011e8 <MX_TIM8_Init+0x15c>)
 80010d0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80010d2:	4b44      	ldr	r3, [pc, #272]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d8:	4b42      	ldr	r3, [pc, #264]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 31;
 80010de:	4b41      	ldr	r3, [pc, #260]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010e0:	221f      	movs	r2, #31
 80010e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e4:	4b3f      	ldr	r3, [pc, #252]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010ea:	4b3e      	ldr	r3, [pc, #248]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010f0:	4b3c      	ldr	r3, [pc, #240]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80010f6:	483b      	ldr	r0, [pc, #236]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80010f8:	f008 fa7c 	bl	80095f4 <HAL_TIM_Base_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001102:	f000 f9b9 	bl	8001478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001106:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800110a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800110c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001110:	4619      	mov	r1, r3
 8001112:	4834      	ldr	r0, [pc, #208]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001114:	f008 ff76 	bl	800a004 <HAL_TIM_ConfigClockSource>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800111e:	f000 f9ab 	bl	8001478 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001122:	4830      	ldr	r0, [pc, #192]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001124:	f008 fb56 	bl	80097d4 <HAL_TIM_PWM_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800112e:	f000 f9a3 	bl	8001478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001132:	2320      	movs	r3, #32
 8001134:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001136:	2300      	movs	r3, #0
 8001138:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113a:	2300      	movs	r3, #0
 800113c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800113e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001142:	4619      	mov	r1, r3
 8001144:	4827      	ldr	r0, [pc, #156]	@ (80011e4 <MX_TIM8_Init+0x158>)
 8001146:	f009 fe29 	bl	800ad9c <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001150:	f000 f992 	bl	8001478 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001154:	2360      	movs	r3, #96	@ 0x60
 8001156:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800115c:	2300      	movs	r3, #0
 800115e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001160:	2300      	movs	r3, #0
 8001162:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001168:	2300      	movs	r3, #0
 800116a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800116c:	2300      	movs	r3, #0
 800116e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001170:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001174:	2204      	movs	r2, #4
 8001176:	4619      	mov	r1, r3
 8001178:	481a      	ldr	r0, [pc, #104]	@ (80011e4 <MX_TIM8_Init+0x158>)
 800117a:	f008 fe2f 	bl	8009ddc <HAL_TIM_PWM_ConfigChannel>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001184:	f000 f978 	bl	8001478 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800119c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011a6:	2300      	movs	r3, #0
 80011a8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80011c6:	f009 feab 	bl	800af20 <HAL_TIMEx_ConfigBreakDeadTime>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 80011d0:	f000 f952 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <MX_TIM8_Init+0x158>)
 80011d6:	f000 fc0f 	bl	80019f8 <HAL_TIM_MspPostInit>

}
 80011da:	bf00      	nop
 80011dc:	3770      	adds	r7, #112	@ 0x70
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	2000043c 	.word	0x2000043c
 80011e8:	40013400 	.word	0x40013400

080011ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f2:	4a16      	ldr	r2, [pc, #88]	@ (800124c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80011f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011f8:	2206      	movs	r2, #6
 80011fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80011fe:	2202      	movs	r2, #2
 8001200:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001202:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001204:	2202      	movs	r2, #2
 8001206:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001208:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800120a:	2200      	movs	r2, #0
 800120c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001210:	2200      	movs	r2, #0
 8001212:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001216:	2200      	movs	r2, #0
 8001218:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800121c:	2200      	movs	r2, #0
 800121e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001222:	2200      	movs	r2, #0
 8001224:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001228:	2200      	movs	r2, #0
 800122a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800122e:	2200      	movs	r2, #0
 8001230:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001234:	f004 f900 	bl	8005438 <HAL_PCD_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800123e:	f000 f91b 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200005f0 	.word	0x200005f0
 800124c:	42040000 	.word	0x42040000

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08c      	sub	sp, #48	@ 0x30
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 031c 	add.w	r3, r7, #28
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001266:	4b7d      	ldr	r3, [pc, #500]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001268:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800126c:	4a7b      	ldr	r2, [pc, #492]	@ (800145c <MX_GPIO_Init+0x20c>)
 800126e:	f043 0310 	orr.w	r3, r3, #16
 8001272:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001276:	4b79      	ldr	r3, [pc, #484]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800127c:	f003 0310 	and.w	r3, r3, #16
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001284:	4b75      	ldr	r3, [pc, #468]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800128a:	4a74      	ldr	r2, [pc, #464]	@ (800145c <MX_GPIO_Init+0x20c>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001294:	4b71      	ldr	r3, [pc, #452]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129a:	f003 0304 	and.w	r3, r3, #4
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012a2:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a8:	4a6c      	ldr	r2, [pc, #432]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012aa:	f043 0320 	orr.w	r3, r3, #32
 80012ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012b2:	4b6a      	ldr	r3, [pc, #424]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b8:	f003 0320 	and.w	r3, r3, #32
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c0:	4b66      	ldr	r3, [pc, #408]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c6:	4a65      	ldr	r2, [pc, #404]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012d0:	4b62      	ldr	r3, [pc, #392]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	4b5f      	ldr	r3, [pc, #380]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012e4:	4a5d      	ldr	r2, [pc, #372]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012e6:	f043 0302 	orr.w	r3, r3, #2
 80012ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012ee:	4b5b      	ldr	r3, [pc, #364]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012fc:	4b57      	ldr	r3, [pc, #348]	@ (800145c <MX_GPIO_Init+0x20c>)
 80012fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001302:	4a56      	ldr	r2, [pc, #344]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001304:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001308:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800130c:	4b53      	ldr	r3, [pc, #332]	@ (800145c <MX_GPIO_Init+0x20c>)
 800130e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131a:	4b50      	ldr	r3, [pc, #320]	@ (800145c <MX_GPIO_Init+0x20c>)
 800131c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001320:	4a4e      	ldr	r2, [pc, #312]	@ (800145c <MX_GPIO_Init+0x20c>)
 8001322:	f043 0308 	orr.w	r3, r3, #8
 8001326:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800132a:	4b4c      	ldr	r3, [pc, #304]	@ (800145c <MX_GPIO_Init+0x20c>)
 800132c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USER_LED_Pin|SWTCH_RLY_21_Pin|SWTCH_RLY_22_Pin|SWTCH_RLY_17_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	f242 0138 	movw	r1, #8248	@ 0x2038
 800133e:	4848      	ldr	r0, [pc, #288]	@ (8001460 <MX_GPIO_Init+0x210>)
 8001340:	f003 fbf0 	bl	8004b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SWTCH_RLY_01_Pin|SWTCH_RLY_02_Pin|SWTCH_RLY_03_Pin|SWTCH_RLY_04_Pin
 8001344:	2200      	movs	r2, #0
 8001346:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800134a:	4846      	ldr	r0, [pc, #280]	@ (8001464 <MX_GPIO_Init+0x214>)
 800134c:	f003 fbea 	bl	8004b24 <HAL_GPIO_WritePin>
                          |SWTCH_RLY_05_Pin|SWTCH_RLY_06_Pin|SWTCH_RLY_07_Pin|SWTCH_RLY_08_Pin
                          |SWTCH_RLY_09_Pin|SWTCH_RLY_10_Pin|SWTCH_RLY_11_Pin|SWTCH_RLY_12_Pin
                          |SWTCH_RLY_13_Pin|SWTCH_RLY_14_Pin|SWTCH_RLY_15_Pin|SWTCH_RLY_16_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SWTCH_RLY_18_Pin|SWTCH_RLY_19_Pin|SWTCH_RLY_20_Pin|SWTCH_RLY_23_Pin, GPIO_PIN_RESET);
 8001350:	2200      	movs	r2, #0
 8001352:	f241 0107 	movw	r1, #4103	@ 0x1007
 8001356:	4844      	ldr	r0, [pc, #272]	@ (8001468 <MX_GPIO_Init+0x218>)
 8001358:	f003 fbe4 	bl	8004b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC1_D02_Pin ADC1_D03_Pin ADC1_D04_Pin ADC1_D05_Pin
                           ADC1_D06_Pin ADC1_D07_Pin ADC1_D08_Pin ADC1_D09_Pin
                           ADC1_D10_Pin ADC1_D11_Pin ADC1_OTR_Pin ADC1_D00_Pin
                           ADC1_D01_Pin */
  GPIO_InitStruct.Pin = ADC1_D02_Pin|ADC1_D03_Pin|ADC1_D04_Pin|ADC1_D05_Pin
 800135c:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001360:	61fb      	str	r3, [r7, #28]
                          |ADC1_D06_Pin|ADC1_D07_Pin|ADC1_D08_Pin|ADC1_D09_Pin
                          |ADC1_D10_Pin|ADC1_D11_Pin|ADC1_OTR_Pin|ADC1_D00_Pin
                          |ADC1_D01_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001362:	2300      	movs	r3, #0
 8001364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	4619      	mov	r1, r3
 8001370:	483e      	ldr	r0, [pc, #248]	@ (800146c <MX_GPIO_Init+0x21c>)
 8001372:	f003 f9ff 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED_Pin SWTCH_RLY_21_Pin SWTCH_RLY_22_Pin SWTCH_RLY_17_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin|SWTCH_RLY_21_Pin|SWTCH_RLY_22_Pin|SWTCH_RLY_17_Pin;
 8001376:	f242 0338 	movw	r3, #8248	@ 0x2038
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	4834      	ldr	r0, [pc, #208]	@ (8001460 <MX_GPIO_Init+0x210>)
 8001390:	f003 f9f0 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWTCH_RLY_01_Pin SWTCH_RLY_02_Pin SWTCH_RLY_03_Pin SWTCH_RLY_04_Pin
                           SWTCH_RLY_05_Pin SWTCH_RLY_06_Pin SWTCH_RLY_07_Pin SWTCH_RLY_08_Pin
                           SWTCH_RLY_09_Pin SWTCH_RLY_10_Pin SWTCH_RLY_11_Pin SWTCH_RLY_12_Pin
                           SWTCH_RLY_13_Pin SWTCH_RLY_14_Pin SWTCH_RLY_15_Pin SWTCH_RLY_16_Pin */
  GPIO_InitStruct.Pin = SWTCH_RLY_01_Pin|SWTCH_RLY_02_Pin|SWTCH_RLY_03_Pin|SWTCH_RLY_04_Pin
 8001394:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001398:	61fb      	str	r3, [r7, #28]
                          |SWTCH_RLY_05_Pin|SWTCH_RLY_06_Pin|SWTCH_RLY_07_Pin|SWTCH_RLY_08_Pin
                          |SWTCH_RLY_09_Pin|SWTCH_RLY_10_Pin|SWTCH_RLY_11_Pin|SWTCH_RLY_12_Pin
                          |SWTCH_RLY_13_Pin|SWTCH_RLY_14_Pin|SWTCH_RLY_15_Pin|SWTCH_RLY_16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	482d      	ldr	r0, [pc, #180]	@ (8001464 <MX_GPIO_Init+0x214>)
 80013ae:	f003 f9e1 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWTCH_RLY_18_Pin SWTCH_RLY_19_Pin SWTCH_RLY_20_Pin SWTCH_RLY_23_Pin */
  GPIO_InitStruct.Pin = SWTCH_RLY_18_Pin|SWTCH_RLY_19_Pin|SWTCH_RLY_20_Pin|SWTCH_RLY_23_Pin;
 80013b2:	f241 0307 	movw	r3, #4103	@ 0x1007
 80013b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	4619      	mov	r1, r3
 80013ca:	4827      	ldr	r0, [pc, #156]	@ (8001468 <MX_GPIO_Init+0x218>)
 80013cc:	f003 f9d2 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC3_D00_Pin ADC3_D01_Pin ADC3_D02_Pin ADC3_D03_Pin
                           ADC3_D04_Pin ADC3_D05_Pin ADC3_D06_Pin ADC3_D07_Pin
                           ADC3_D08_Pin ADC3_D09_Pin ADC3_D10_Pin ADC3_D11_Pin
                           ADC3_OTR_Pin */
  GPIO_InitStruct.Pin = ADC3_D00_Pin|ADC3_D01_Pin|ADC3_D02_Pin|ADC3_D03_Pin
 80013d0:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80013d4:	61fb      	str	r3, [r7, #28]
                          |ADC3_D04_Pin|ADC3_D05_Pin|ADC3_D06_Pin|ADC3_D07_Pin
                          |ADC3_D08_Pin|ADC3_D09_Pin|ADC3_D10_Pin|ADC3_D11_Pin
                          |ADC3_OTR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d6:	2300      	movs	r3, #0
 80013d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013de:	f107 031c 	add.w	r3, r7, #28
 80013e2:	4619      	mov	r1, r3
 80013e4:	4822      	ldr	r0, [pc, #136]	@ (8001470 <MX_GPIO_Init+0x220>)
 80013e6:	f003 f9c5 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC1_D13_Pin ADC1_D14_Pin ADC1_D15_Pin */
  GPIO_InitStruct.Pin = ADC1_D13_Pin|ADC1_D14_Pin|ADC1_D15_Pin;
 80013ea:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80013ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f0:	2300      	movs	r3, #0
 80013f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013f4:	2302      	movs	r3, #2
 80013f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f8:	f107 031c 	add.w	r3, r7, #28
 80013fc:	4619      	mov	r1, r3
 80013fe:	481b      	ldr	r0, [pc, #108]	@ (800146c <MX_GPIO_Init+0x21c>)
 8001400:	f003 f9b8 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC2_D08_Pin ADC2_D09_Pin ADC2_D10_Pin ADC2_D11_Pin
                           ADC2_OTR_Pin ADC2_D00_Pin ADC2_D01_Pin ADC2_D02_Pin
                           ADC2_D03_Pin ADC2_D04_Pin ADC2_D05_Pin ADC2_D06_Pin
                           ADC2_D07_Pin */
  GPIO_InitStruct.Pin = ADC2_D08_Pin|ADC2_D09_Pin|ADC2_D10_Pin|ADC2_D11_Pin
 8001404:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001408:	61fb      	str	r3, [r7, #28]
                          |ADC2_OTR_Pin|ADC2_D00_Pin|ADC2_D01_Pin|ADC2_D02_Pin
                          |ADC2_D03_Pin|ADC2_D04_Pin|ADC2_D05_Pin|ADC2_D06_Pin
                          |ADC2_D07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4619      	mov	r1, r3
 8001418:	4816      	ldr	r0, [pc, #88]	@ (8001474 <MX_GPIO_Init+0x224>)
 800141a:	f003 f9ab 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC2_D13_Pin ADC2_D14_Pin ADC2_D15_Pin */
  GPIO_InitStruct.Pin = ADC2_D13_Pin|ADC2_D14_Pin|ADC2_D15_Pin;
 800141e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001428:	2302      	movs	r3, #2
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	f107 031c 	add.w	r3, r7, #28
 8001430:	4619      	mov	r1, r3
 8001432:	4810      	ldr	r0, [pc, #64]	@ (8001474 <MX_GPIO_Init+0x224>)
 8001434:	f003 f99e 	bl	8004774 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC3_D13_Pin ADC3_D14_Pin ADC3_D15_Pin */
  GPIO_InitStruct.Pin = ADC3_D13_Pin|ADC3_D14_Pin|ADC3_D15_Pin;
 8001438:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800143c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001442:	2302      	movs	r3, #2
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	4619      	mov	r1, r3
 800144c:	4808      	ldr	r0, [pc, #32]	@ (8001470 <MX_GPIO_Init+0x220>)
 800144e:	f003 f991 	bl	8004774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001452:	bf00      	nop
 8001454:	3730      	adds	r7, #48	@ 0x30
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	46020c00 	.word	0x46020c00
 8001460:	42020800 	.word	0x42020800
 8001464:	42021400 	.word	0x42021400
 8001468:	42020400 	.word	0x42020400
 800146c:	42021000 	.word	0x42021000
 8001470:	42021800 	.word	0x42021800
 8001474:	42020c00 	.word	0x42020c00

08001478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800147c:	b672      	cpsid	i
}
 800147e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <Error_Handler+0x8>

08001484 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800148a:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <HAL_MspInit+0x34>)
 800148c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001490:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <HAL_MspInit+0x34>)
 8001492:	f043 0304 	orr.w	r3, r3, #4
 8001496:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <HAL_MspInit+0x34>)
 800149c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80014a8:	f005 faec 	bl	8006a84 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 80014ac:	f005 fafa 	bl	8006aa4 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	46020c00 	.word	0x46020c00

080014bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b0bc      	sub	sp, #240	@ 0xf0
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d4:	f107 0318 	add.w	r3, r7, #24
 80014d8:	22c0      	movs	r2, #192	@ 0xc0
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f00d faaf 	bl	800ea40 <memset>
  if(hi2c->Instance==I2C1)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a4d      	ldr	r2, [pc, #308]	@ (800161c <HAL_I2C_MspInit+0x160>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d147      	bne.n	800157c <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014ec:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_MSIK;
 80014f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001500:	f107 0318 	add.w	r3, r7, #24
 8001504:	4618      	mov	r0, r3
 8001506:	f006 fd4d 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8001510:	f7ff ffb2 	bl	8001478 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001514:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 8001516:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800151a:	4a41      	ldr	r2, [pc, #260]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001524:	4b3e      	ldr	r3, [pc, #248]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 8001526:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = I2C_DAC1_POT_SDA_Pin|I2C_DAC1_POT_SCL_Pin;
 8001532:	2348      	movs	r3, #72	@ 0x48
 8001534:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001538:	2312      	movs	r3, #18
 800153a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001544:	2300      	movs	r3, #0
 8001546:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800154a:	2304      	movs	r3, #4
 800154c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001550:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001554:	4619      	mov	r1, r3
 8001556:	4833      	ldr	r0, [pc, #204]	@ (8001624 <HAL_I2C_MspInit+0x168>)
 8001558:	f003 f90c 	bl	8004774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800155c:	4b30      	ldr	r3, [pc, #192]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 800155e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001562:	4a2f      	ldr	r2, [pc, #188]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 8001564:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001568:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800156c:	4b2c      	ldr	r3, [pc, #176]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 800156e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001572:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800157a:	e04a      	b.n	8001612 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C3)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a29      	ldr	r2, [pc, #164]	@ (8001628 <HAL_I2C_MspInit+0x16c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d145      	bne.n	8001612 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001586:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_MSIK;
 8001592:	23c0      	movs	r3, #192	@ 0xc0
 8001594:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	4618      	mov	r0, r3
 800159e:	f006 fd01 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 80015a8:	f7ff ff66 	bl	8001478 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 80015ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 80015b4:	f043 0304 	orr.w	r3, r3, #4
 80015b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015bc:	4b18      	ldr	r3, [pc, #96]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 80015be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C_DAC2_CURMR_POT_SCL_Pin|I2C_DAC2_CURMR_POT_SDA_Pin;
 80015ca:	2303      	movs	r3, #3
 80015cc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d0:	2312      	movs	r3, #18
 80015d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015e2:	2304      	movs	r3, #4
 80015e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015ec:	4619      	mov	r1, r3
 80015ee:	480f      	ldr	r0, [pc, #60]	@ (800162c <HAL_I2C_MspInit+0x170>)
 80015f0:	f003 f8c0 	bl	8004774 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80015f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 80015f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80015fa:	4a09      	ldr	r2, [pc, #36]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 80015fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001600:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_I2C_MspInit+0x164>)
 8001606:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800160a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
}
 8001612:	bf00      	nop
 8001614:	37f0      	adds	r7, #240	@ 0xf0
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40005400 	.word	0x40005400
 8001620:	46020c00 	.word	0x46020c00
 8001624:	42020400 	.word	0x42020400
 8001628:	46002800 	.word	0x46002800
 800162c:	42020800 	.word	0x42020800

08001630 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b0be      	sub	sp, #248	@ 0xf8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001638:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001648:	f107 0320 	add.w	r3, r7, #32
 800164c:	22c0      	movs	r2, #192	@ 0xc0
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f00d f9f5 	bl	800ea40 <memset>
  if(hspi->Instance==SPI1)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a60      	ldr	r2, [pc, #384]	@ (80017dc <HAL_SPI_MspInit+0x1ac>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d147      	bne.n	80016f0 <HAL_SPI_MspInit+0xc0>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001660:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_MSIK;
 800166c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001674:	f107 0320 	add.w	r3, r7, #32
 8001678:	4618      	mov	r0, r3
 800167a:	f006 fc93 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001684:	f7ff fef8 	bl	8001478 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001688:	4b55      	ldr	r3, [pc, #340]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 800168a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800168e:	4a54      	ldr	r2, [pc, #336]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001690:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001694:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001698:	4b51      	ldr	r3, [pc, #324]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 800169a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800169e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016a2:	61fb      	str	r3, [r7, #28]
 80016a4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	4b4e      	ldr	r3, [pc, #312]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 80016a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ac:	4a4c      	ldr	r2, [pc, #304]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016b6:	4b4a      	ldr	r3, [pc, #296]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 80016b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	61bb      	str	r3, [r7, #24]
 80016c2:	69bb      	ldr	r3, [r7, #24]
    PA1     ------> SPI1_SCK
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_DAC2_SCK_Pin|SPI_DAC2_NSS_Pin|SPI_DAC2_MISO_Pin|SPI_DAC2_MOSI_Pin;
 80016c4:	23d2      	movs	r3, #210	@ 0xd2
 80016c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ca:	2302      	movs	r3, #2
 80016cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016dc:	2305      	movs	r3, #5
 80016de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80016e6:	4619      	mov	r1, r3
 80016e8:	483e      	ldr	r0, [pc, #248]	@ (80017e4 <HAL_SPI_MspInit+0x1b4>)
 80016ea:	f003 f843 	bl	8004774 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80016ee:	e070      	b.n	80017d2 <HAL_SPI_MspInit+0x1a2>
  else if(hspi->Instance==SPI2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a3c      	ldr	r2, [pc, #240]	@ (80017e8 <HAL_SPI_MspInit+0x1b8>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d16b      	bne.n	80017d2 <HAL_SPI_MspInit+0x1a2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80016fa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_MSIK;
 8001706:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800170a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800170e:	f107 0320 	add.w	r3, r7, #32
 8001712:	4618      	mov	r0, r3
 8001714:	f006 fc46 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_SPI_MspInit+0xf2>
      Error_Handler();
 800171e:	f7ff feab 	bl	8001478 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001722:	4b2f      	ldr	r3, [pc, #188]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001724:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001728:	4a2d      	ldr	r2, [pc, #180]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 800172a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800172e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001732:	4b2b      	ldr	r3, [pc, #172]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001734:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001740:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001742:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001746:	4a26      	ldr	r2, [pc, #152]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001752:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001764:	4a1e      	ldr	r2, [pc, #120]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001766:	f043 0302 	orr.w	r3, r3, #2
 800176a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800176e:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <HAL_SPI_MspInit+0x1b0>)
 8001770:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI_DAC1_MISO_Pin;
 800177c:	2304      	movs	r3, #4
 800177e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001794:	2305      	movs	r3, #5
 8001796:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(SPI_DAC1_MISO_GPIO_Port, &GPIO_InitStruct);
 800179a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800179e:	4619      	mov	r1, r3
 80017a0:	4812      	ldr	r0, [pc, #72]	@ (80017ec <HAL_SPI_MspInit+0x1bc>)
 80017a2:	f002 ffe7 	bl	8004774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI_DAC1_SCK_Pin|SPI_DAC1_MOSI_Pin|SPI_DAC1_NSS_Pin;
 80017a6:	f44f 4322 	mov.w	r3, #41472	@ 0xa200
 80017aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017c0:	2305      	movs	r3, #5
 80017c2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80017ca:	4619      	mov	r1, r3
 80017cc:	4808      	ldr	r0, [pc, #32]	@ (80017f0 <HAL_SPI_MspInit+0x1c0>)
 80017ce:	f002 ffd1 	bl	8004774 <HAL_GPIO_Init>
}
 80017d2:	bf00      	nop
 80017d4:	37f8      	adds	r7, #248	@ 0xf8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40013000 	.word	0x40013000
 80017e0:	46020c00 	.word	0x46020c00
 80017e4:	42020000 	.word	0x42020000
 80017e8:	40003800 	.word	0x40003800
 80017ec:	42020800 	.word	0x42020800
 80017f0:	42020400 	.word	0x42020400

080017f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a75      	ldr	r2, [pc, #468]	@ (80019d8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	f040 80e3 	bne.w	80019ce <HAL_TIM_Base_MspInit+0x1da>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001808:	4b74      	ldr	r3, [pc, #464]	@ (80019dc <HAL_TIM_Base_MspInit+0x1e8>)
 800180a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800180e:	4a73      	ldr	r2, [pc, #460]	@ (80019dc <HAL_TIM_Base_MspInit+0x1e8>)
 8001810:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001814:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001818:	4b70      	ldr	r3, [pc, #448]	@ (80019dc <HAL_TIM_Base_MspInit+0x1e8>)
 800181a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800181e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 DMA Init */
    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel14.Instance = GPDMA1_Channel14;
 8001826:	4b6e      	ldr	r3, [pc, #440]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001828:	4a6e      	ldr	r2, [pc, #440]	@ (80019e4 <HAL_TIM_Base_MspInit+0x1f0>)
 800182a:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel14.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 800182c:	4b6c      	ldr	r3, [pc, #432]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800182e:	2235      	movs	r2, #53	@ 0x35
 8001830:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel14.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001832:	4b6b      	ldr	r3, [pc, #428]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel14.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001838:	4b69      	ldr	r3, [pc, #420]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel14.Init.SrcInc = DMA_SINC_FIXED;
 800183e:	4b68      	ldr	r3, [pc, #416]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel14.Init.DestInc = DMA_DINC_INCREMENTED;
 8001844:	4b66      	ldr	r3, [pc, #408]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001846:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800184a:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel14.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800184c:	4b64      	ldr	r3, [pc, #400]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800184e:	2201      	movs	r2, #1
 8001850:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel14.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001852:	4b63      	ldr	r3, [pc, #396]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001854:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001858:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel14.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 800185a:	4b61      	ldr	r3, [pc, #388]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800185c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001860:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel14.Init.SrcBurstLength = 1;
 8001862:	4b5f      	ldr	r3, [pc, #380]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001864:	2201      	movs	r2, #1
 8001866:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel14.Init.DestBurstLength = 1;
 8001868:	4b5d      	ldr	r3, [pc, #372]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800186a:	2201      	movs	r2, #1
 800186c:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel14.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800186e:	4b5c      	ldr	r3, [pc, #368]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001870:	2200      	movs	r2, #0
 8001872:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel14.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001874:	4b5a      	ldr	r3, [pc, #360]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001876:	2200      	movs	r2, #0
 8001878:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel14.Init.Mode = DMA_NORMAL;
 800187a:	4b59      	ldr	r3, [pc, #356]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 800187c:	2200      	movs	r2, #0
 800187e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel14) != HAL_OK)
 8001880:	4857      	ldr	r0, [pc, #348]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001882:	f002 f9a9 	bl	8003bd8 <HAL_DMA_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_TIM_Base_MspInit+0x9c>
    {
      Error_Handler();
 800188c:	f7ff fdf4 	bl	8001478 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel14);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a53      	ldr	r2, [pc, #332]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001894:	621a      	str	r2, [r3, #32]
 8001896:	4a52      	ldr	r2, [pc, #328]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel14, DMA_CHANNEL_NPRIV) != HAL_OK)
 800189c:	2110      	movs	r1, #16
 800189e:	4850      	ldr	r0, [pc, #320]	@ (80019e0 <HAL_TIM_Base_MspInit+0x1ec>)
 80018a0:	f002 fc87 	bl	80041b2 <HAL_DMA_ConfigChannelAttributes>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_TIM_Base_MspInit+0xba>
    {
      Error_Handler();
 80018aa:	f7ff fde5 	bl	8001478 <Error_Handler>
    }

    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel13.Instance = GPDMA1_Channel13;
 80018ae:	4b4e      	ldr	r3, [pc, #312]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018b0:	4a4e      	ldr	r2, [pc, #312]	@ (80019ec <HAL_TIM_Base_MspInit+0x1f8>)
 80018b2:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel13.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 80018b4:	4b4c      	ldr	r3, [pc, #304]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018b6:	2235      	movs	r2, #53	@ 0x35
 80018b8:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel13.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80018ba:	4b4b      	ldr	r3, [pc, #300]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel13.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c0:	4b49      	ldr	r3, [pc, #292]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel13.Init.SrcInc = DMA_SINC_FIXED;
 80018c6:	4b48      	ldr	r3, [pc, #288]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel13.Init.DestInc = DMA_DINC_INCREMENTED;
 80018cc:	4b46      	ldr	r3, [pc, #280]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018ce:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80018d2:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel13.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 80018d4:	4b44      	ldr	r3, [pc, #272]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel13.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 80018da:	4b43      	ldr	r3, [pc, #268]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018dc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018e0:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel13.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 80018e2:	4b41      	ldr	r3, [pc, #260]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018e4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80018e8:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel13.Init.SrcBurstLength = 1;
 80018ea:	4b3f      	ldr	r3, [pc, #252]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel13.Init.DestBurstLength = 1;
 80018f0:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel13.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80018f6:	4b3c      	ldr	r3, [pc, #240]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel13.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80018fc:	4b3a      	ldr	r3, [pc, #232]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 80018fe:	2200      	movs	r2, #0
 8001900:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel13.Init.Mode = DMA_NORMAL;
 8001902:	4b39      	ldr	r3, [pc, #228]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 8001904:	2200      	movs	r2, #0
 8001906:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel13) != HAL_OK)
 8001908:	4837      	ldr	r0, [pc, #220]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 800190a:	f002 f965 	bl	8003bd8 <HAL_DMA_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_TIM_Base_MspInit+0x124>
    {
      Error_Handler();
 8001914:	f7ff fdb0 	bl	8001478 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel13);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a33      	ldr	r2, [pc, #204]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 800191c:	621a      	str	r2, [r3, #32]
 800191e:	4a32      	ldr	r2, [pc, #200]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel13, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001924:	2110      	movs	r1, #16
 8001926:	4830      	ldr	r0, [pc, #192]	@ (80019e8 <HAL_TIM_Base_MspInit+0x1f4>)
 8001928:	f002 fc43 	bl	80041b2 <HAL_DMA_ConfigChannelAttributes>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_TIM_Base_MspInit+0x142>
    {
      Error_Handler();
 8001932:	f7ff fda1 	bl	8001478 <Error_Handler>
    }

    /* GPDMA1_REQUEST_TIM8_UP Init */
    handle_GPDMA1_Channel12.Instance = GPDMA1_Channel12;
 8001936:	4b2e      	ldr	r3, [pc, #184]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001938:	4a2e      	ldr	r2, [pc, #184]	@ (80019f4 <HAL_TIM_Base_MspInit+0x200>)
 800193a:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel12.Init.Request = GPDMA1_REQUEST_TIM8_UP;
 800193c:	4b2c      	ldr	r3, [pc, #176]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800193e:	2235      	movs	r2, #53	@ 0x35
 8001940:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel12.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001942:	4b2b      	ldr	r3, [pc, #172]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel12.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001948:	4b29      	ldr	r3, [pc, #164]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel12.Init.SrcInc = DMA_SINC_FIXED;
 800194e:	4b28      	ldr	r3, [pc, #160]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001950:	2200      	movs	r2, #0
 8001952:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel12.Init.DestInc = DMA_DINC_INCREMENTED;
 8001954:	4b26      	ldr	r3, [pc, #152]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001956:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800195a:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel12.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800195c:	4b24      	ldr	r3, [pc, #144]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800195e:	2201      	movs	r2, #1
 8001960:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel12.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8001962:	4b23      	ldr	r3, [pc, #140]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001964:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001968:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel12.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 800196a:	4b21      	ldr	r3, [pc, #132]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800196c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001970:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel12.Init.SrcBurstLength = 1;
 8001972:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001974:	2201      	movs	r2, #1
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel12.Init.DestBurstLength = 1;
 8001978:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800197a:	2201      	movs	r2, #1
 800197c:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel12.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001980:	2200      	movs	r2, #0
 8001982:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel12.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001984:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001986:	2200      	movs	r2, #0
 8001988:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel12.Init.Mode = DMA_NORMAL;
 800198a:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 800198c:	2200      	movs	r2, #0
 800198e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel12) != HAL_OK)
 8001990:	4817      	ldr	r0, [pc, #92]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001992:	f002 f921 	bl	8003bd8 <HAL_DMA_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_TIM_Base_MspInit+0x1ac>
    {
      Error_Handler();
 800199c:	f7ff fd6c 	bl	8001478 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel12);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a13      	ldr	r2, [pc, #76]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 80019a4:	621a      	str	r2, [r3, #32]
 80019a6:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel12, DMA_CHANNEL_NPRIV) != HAL_OK)
 80019ac:	2110      	movs	r1, #16
 80019ae:	4810      	ldr	r0, [pc, #64]	@ (80019f0 <HAL_TIM_Base_MspInit+0x1fc>)
 80019b0:	f002 fbff 	bl	80041b2 <HAL_DMA_ConfigChannelAttributes>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <HAL_TIM_Base_MspInit+0x1ca>
    {
      Error_Handler();
 80019ba:	f7ff fd5d 	bl	8001478 <Error_Handler>
    }

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	2100      	movs	r1, #0
 80019c2:	2034      	movs	r0, #52	@ 0x34
 80019c4:	f002 f82c 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 80019c8:	2034      	movs	r0, #52	@ 0x34
 80019ca:	f002 f843 	bl	8003a54 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40013400 	.word	0x40013400
 80019dc:	46020c00 	.word	0x46020c00
 80019e0:	20000488 	.word	0x20000488
 80019e4:	40020750 	.word	0x40020750
 80019e8:	20000500 	.word	0x20000500
 80019ec:	400206d0 	.word	0x400206d0
 80019f0:	20000578 	.word	0x20000578
 80019f4:	40020650 	.word	0x40020650

080019f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <HAL_TIM_MspPostInit+0x68>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d11e      	bne.n	8001a58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <HAL_TIM_MspPostInit+0x6c>)
 8001a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a20:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <HAL_TIM_MspPostInit+0x6c>)
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_TIM_MspPostInit+0x6c>)
 8001a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ADC_CLK_Pin;
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_CLK_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	4619      	mov	r1, r3
 8001a52:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <HAL_TIM_MspPostInit+0x70>)
 8001a54:	f002 fe8e 	bl	8004774 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001a58:	bf00      	nop
 8001a5a:	3720      	adds	r7, #32
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40013400 	.word	0x40013400
 8001a64:	46020c00 	.word	0x46020c00
 8001a68:	42020800 	.word	0x42020800

08001a6c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b0bc      	sub	sp, #240	@ 0xf0
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a84:	f107 0318 	add.w	r3, r7, #24
 8001a88:	22c0      	movs	r2, #192	@ 0xc0
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f00c ffd7 	bl	800ea40 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a3c      	ldr	r2, [pc, #240]	@ (8001b88 <HAL_PCD_MspInit+0x11c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d171      	bne.n	8001b80 <HAL_PCD_MspInit+0x114>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001a9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aae:	f107 0318 	add.w	r3, r7, #24
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f006 fa76 	bl	8007fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8001abe:	f7ff fcdb 	bl	8001478 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac2:	4b32      	ldr	r3, [pc, #200]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ac8:	4a30      	ldr	r2, [pc, #192]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	617b      	str	r3, [r7, #20]
 8001ade:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ae0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ae4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001afa:	230a      	movs	r3, #10
 8001afc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b04:	4619      	mov	r1, r3
 8001b06:	4822      	ldr	r0, [pc, #136]	@ (8001b90 <HAL_PCD_MspInit+0x124>)
 8001b08:	f002 fe34 	bl	8004774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b12:	4a1e      	ldr	r2, [pc, #120]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b2a:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d119      	bne.n	8001b6c <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b38:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b3e:	4a13      	ldr	r2, [pc, #76]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b48:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001b56:	f004 ff95 	bl	8006a84 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b60:	4a0a      	ldr	r2, [pc, #40]	@ (8001b8c <HAL_PCD_MspInit+0x120>)
 8001b62:	f023 0304 	bic.w	r3, r3, #4
 8001b66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001b6a:	e001      	b.n	8001b70 <HAL_PCD_MspInit+0x104>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8001b6c:	f004 ff8a 	bl	8006a84 <HAL_PWREx_EnableVddUSB>
    }
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001b70:	2200      	movs	r2, #0
 8001b72:	2100      	movs	r1, #0
 8001b74:	2049      	movs	r0, #73	@ 0x49
 8001b76:	f001 ff53 	bl	8003a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001b7a:	2049      	movs	r0, #73	@ 0x49
 8001b7c:	f001 ff6a 	bl	8003a54 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001b80:	bf00      	nop
 8001b82:	37f0      	adds	r7, #240	@ 0xf0
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	42040000 	.word	0x42040000
 8001b8c:	46020c00 	.word	0x46020c00
 8001b90:	42020000 	.word	0x42020000

08001b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <NMI_Handler+0x4>

08001b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <HardFault_Handler+0x4>

08001ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <MemManage_Handler+0x4>

08001bac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <BusFault_Handler+0x4>

08001bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <UsageFault_Handler+0x4>

08001bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bea:	f001 fe1d 	bl	8003828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 Update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001bf8:	4802      	ldr	r0, [pc, #8]	@ (8001c04 <TIM8_UP_IRQHandler+0x10>)
 8001bfa:	f007 ff9f 	bl	8009b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	2000043c 	.word	0x2000043c

08001c08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
//  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <OTG_FS_IRQHandler+0x10>)
 8001c0e:	f003 fd5a 	bl	80056c6 <HAL_PCD_IRQHandler>
  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	2000e4d4 	.word	0x2000e4d4

08001c1c <GPDMA1_Channel12_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 12 global interrupt.
  */
void GPDMA1_Channel12_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 0 */

  /* USER CODE END GPDMA1_Channel12_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel12);
 8001c20:	4802      	ldr	r0, [pc, #8]	@ (8001c2c <GPDMA1_Channel12_IRQHandler+0x10>)
 8001c22:	f002 f965 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel12_IRQn 1 */

  /* USER CODE END GPDMA1_Channel12_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000578 	.word	0x20000578

08001c30 <GPDMA1_Channel13_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 13 global interrupt.
  */
void GPDMA1_Channel13_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 0 */

  /* USER CODE END GPDMA1_Channel13_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel13);
 8001c34:	4802      	ldr	r0, [pc, #8]	@ (8001c40 <GPDMA1_Channel13_IRQHandler+0x10>)
 8001c36:	f002 f95b 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel13_IRQn 1 */

  /* USER CODE END GPDMA1_Channel13_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000500 	.word	0x20000500

08001c44 <GPDMA1_Channel14_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 14 global interrupt.
  */
void GPDMA1_Channel14_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 0 */

  /* USER CODE END GPDMA1_Channel14_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel14);
 8001c48:	4802      	ldr	r0, [pc, #8]	@ (8001c54 <GPDMA1_Channel14_IRQHandler+0x10>)
 8001c4a:	f002 f951 	bl	8003ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel14_IRQn 1 */

  /* USER CODE END GPDMA1_Channel14_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000488 	.word	0x20000488

08001c58 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <SystemInit+0x68>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	4a17      	ldr	r2, [pc, #92]	@ (8001cc0 <SystemInit+0x68>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001c6c:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <SystemInit+0x6c>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001c72:	4b14      	ldr	r3, [pc, #80]	@ (8001cc4 <SystemInit+0x6c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001c78:	4b12      	ldr	r3, [pc, #72]	@ (8001cc4 <SystemInit+0x6c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001c7e:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <SystemInit+0x6c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001c84:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <SystemInit+0x6c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc4 <SystemInit+0x6c>)
 8001c8a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001c8e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001c92:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001c94:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <SystemInit+0x6c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <SystemInit+0x6c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a09      	ldr	r2, [pc, #36]	@ (8001cc4 <SystemInit+0x6c>)
 8001ca0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ca4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001ca6:	4b07      	ldr	r3, [pc, #28]	@ (8001cc4 <SystemInit+0x6c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cac:	4b04      	ldr	r3, [pc, #16]	@ (8001cc0 <SystemInit+0x68>)
 8001cae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cb2:	609a      	str	r2, [r3, #8]
  #endif
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00
 8001cc4:	46020c00 	.word	0x46020c00

08001cc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001cc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d00 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ccc:	f7ff ffc4 	bl	8001c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001cd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001cd2:	e003      	b.n	8001cdc <LoopCopyDataInit>

08001cd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001cd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cda:	3104      	adds	r1, #4

08001cdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001cdc:	480a      	ldr	r0, [pc, #40]	@ (8001d08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001cde:	4b0b      	ldr	r3, [pc, #44]	@ (8001d0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ce0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ce2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ce4:	d3f6      	bcc.n	8001cd4 <CopyDataInit>
	ldr	r2, =_sbss
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ce8:	e002      	b.n	8001cf0 <LoopFillZerobss>

08001cea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001cec:	f842 3b04 	str.w	r3, [r2], #4

08001cf0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <LoopForever+0x16>)
	cmp	r2, r3
 8001cf2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001cf4:	d3f9      	bcc.n	8001cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cf6:	f00c feb1 	bl	800ea5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cfa:	f7fe ffa1 	bl	8000c40 <main>

08001cfe <LoopForever>:

LoopForever:
    b LoopForever
 8001cfe:	e7fe      	b.n	8001cfe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001d00:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001d04:	0800fb58 	.word	0x0800fb58
	ldr	r0, =_sdata
 8001d08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d0c:	20000258 	.word	0x20000258
	ldr	r2, =_sbss
 8001d10:	20000258 	.word	0x20000258
	ldr	r3, = _ebss
 8001d14:	2000ed14 	.word	0x2000ed14

08001d18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d18:	e7fe      	b.n	8001d18 <ADC1_IRQHandler>
	...

08001d1c <set_adc_sampling_freq>:

void dma_adc_1_cplt_callback(DMA_HandleTypeDef *hdma);
void dma_adc_2_cplt_callback(DMA_HandleTypeDef *hdma);
void dma_adc_3_cplt_callback(DMA_HandleTypeDef *hdma);

void set_adc_sampling_freq(uint32_t sample_freq){
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	uint32_t sample_freq_div;
	sample_freq_div = 160000000UL / sample_freq;
 8001d24:	4a0b      	ldr	r2, [pc, #44]	@ (8001d54 <set_adc_sampling_freq+0x38>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2c:	60fb      	str	r3, [r7, #12]
//	TIM8->ARR = sample_freq_div-1;
//	TIM8->CCR1 = TIM8->ARR/2;
	TIM8->CCR2 = TIM8->ARR/2;
 8001d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d58 <set_adc_sampling_freq+0x3c>)
 8001d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d32:	4a09      	ldr	r2, [pc, #36]	@ (8001d58 <set_adc_sampling_freq+0x3c>)
 8001d34:	085b      	lsrs	r3, r3, #1
 8001d36:	6393      	str	r3, [r2, #56]	@ 0x38
	TIM8->DIER |= TIM_DIER_UDE;
 8001d38:	4b07      	ldr	r3, [pc, #28]	@ (8001d58 <set_adc_sampling_freq+0x3c>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	4a06      	ldr	r2, [pc, #24]	@ (8001d58 <set_adc_sampling_freq+0x3c>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d42:	60d3      	str	r3, [r2, #12]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001d44:	2104      	movs	r1, #4
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <set_adc_sampling_freq+0x40>)
 8001d48:	f007 fda6 	bl	8009898 <HAL_TIM_PWM_Start>
//		}
//		else{
//			dma_trig_test[i] = (1 << (12 + 16));
//		}
//	}
}
 8001d4c:	bf00      	nop
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	09896800 	.word	0x09896800
 8001d58:	40013400 	.word	0x40013400
 8001d5c:	2000043c 	.word	0x2000043c

08001d60 <set_adc_dma_callback_routines>:

void set_adc_dma_callback_routines(void){
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
	adc_1_busy = 0;
 8001d64:	4b0f      	ldr	r3, [pc, #60]	@ (8001da4 <set_adc_dma_callback_routines+0x44>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
	adc_2_busy = 0;
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001da8 <set_adc_dma_callback_routines+0x48>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	701a      	strb	r2, [r3, #0]
	adc_3_busy = 0;
 8001d70:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <set_adc_dma_callback_routines+0x4c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
	adc_1_full = 0;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <set_adc_dma_callback_routines+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
	adc_2_full = 0;
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <set_adc_dma_callback_routines+0x54>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
	adc_3_full = 0;
 8001d82:	4b0d      	ldr	r3, [pc, #52]	@ (8001db8 <set_adc_dma_callback_routines+0x58>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
	handle_GPDMA1_Channel12.XferCpltCallback = &dma_adc_1_cplt_callback;
 8001d88:	4b0c      	ldr	r3, [pc, #48]	@ (8001dbc <set_adc_dma_callback_routines+0x5c>)
 8001d8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc0 <set_adc_dma_callback_routines+0x60>)
 8001d8c:	661a      	str	r2, [r3, #96]	@ 0x60
	handle_GPDMA1_Channel13.XferCpltCallback = &dma_adc_2_cplt_callback;
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <set_adc_dma_callback_routines+0x64>)
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <set_adc_dma_callback_routines+0x68>)
 8001d92:	661a      	str	r2, [r3, #96]	@ 0x60
	handle_GPDMA1_Channel14.XferCpltCallback = &dma_adc_3_cplt_callback;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <set_adc_dma_callback_routines+0x6c>)
 8001d96:	4a0e      	ldr	r2, [pc, #56]	@ (8001dd0 <set_adc_dma_callback_routines+0x70>)
 8001d98:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	20000ad4 	.word	0x20000ad4
 8001da8:	20000ad5 	.word	0x20000ad5
 8001dac:	20000ad6 	.word	0x20000ad6
 8001db0:	20000ad7 	.word	0x20000ad7
 8001db4:	20000ad8 	.word	0x20000ad8
 8001db8:	20000ad9 	.word	0x20000ad9
 8001dbc:	20000578 	.word	0x20000578
 8001dc0:	08001ead 	.word	0x08001ead
 8001dc4:	20000500 	.word	0x20000500
 8001dc8:	08001ed5 	.word	0x08001ed5
 8001dcc:	20000488 	.word	0x20000488
 8001dd0:	08001efd 	.word	0x08001efd

08001dd4 <collect_adc_samples_it>:
        HAL_DMA_Abort(dma_ptr);
    }
	return result;
}

HAL_StatusTypeDef collect_adc_samples_it(uint8_t adc_num){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef result1, result2, result3;
	result1 = HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	73fb      	strb	r3, [r7, #15]
	result2 = HAL_OK;
 8001de2:	2300      	movs	r3, #0
 8001de4:	73bb      	strb	r3, [r7, #14]
	result3 = HAL_OK;
 8001de6:	2300      	movs	r3, #0
 8001de8:	737b      	strb	r3, [r7, #13]
	if(adc_num & 0x1){
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00e      	beq.n	8001e12 <collect_adc_samples_it+0x3e>
		adc_1_busy = 1;
 8001df4:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <collect_adc_samples_it+0xa4>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001dfa:	4820      	ldr	r0, [pc, #128]	@ (8001e7c <collect_adc_samples_it+0xa8>)
 8001dfc:	f007 fc52 	bl	80096a4 <HAL_TIM_Base_Start>
		result1 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel12,(uint32_t)&GPIOE->IDR,(uint32_t)adc_samples_1,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e00:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <collect_adc_samples_it+0xac>)
 8001e02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e06:	491f      	ldr	r1, [pc, #124]	@ (8001e84 <collect_adc_samples_it+0xb0>)
 8001e08:	481f      	ldr	r0, [pc, #124]	@ (8001e88 <collect_adc_samples_it+0xb4>)
 8001e0a:	f002 f811 	bl	8003e30 <HAL_DMA_Start_IT>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]
	}
	if(adc_num & 0x2){
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00e      	beq.n	8001e3a <collect_adc_samples_it+0x66>
		adc_2_busy = 1;
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <collect_adc_samples_it+0xb8>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001e22:	4816      	ldr	r0, [pc, #88]	@ (8001e7c <collect_adc_samples_it+0xa8>)
 8001e24:	f007 fc3e 	bl	80096a4 <HAL_TIM_Base_Start>
		result2 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel13,(uint32_t)&GPIOD->IDR,(uint32_t)adc_samples_2,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e28:	4a19      	ldr	r2, [pc, #100]	@ (8001e90 <collect_adc_samples_it+0xbc>)
 8001e2a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e2e:	4919      	ldr	r1, [pc, #100]	@ (8001e94 <collect_adc_samples_it+0xc0>)
 8001e30:	4819      	ldr	r0, [pc, #100]	@ (8001e98 <collect_adc_samples_it+0xc4>)
 8001e32:	f001 fffd 	bl	8003e30 <HAL_DMA_Start_IT>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73bb      	strb	r3, [r7, #14]
	}
	if(adc_num & 0x4){
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d00e      	beq.n	8001e62 <collect_adc_samples_it+0x8e>
		adc_3_busy = 1;
 8001e44:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <collect_adc_samples_it+0xc8>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start(&htim8);
 8001e4a:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <collect_adc_samples_it+0xa8>)
 8001e4c:	f007 fc2a 	bl	80096a4 <HAL_TIM_Base_Start>
		result3 = HAL_DMA_Start_IT(&handle_GPDMA1_Channel14,(uint32_t)&GPIOG->IDR,(uint32_t)adc_samples_3,DVC_MAX_NUM_ADC_SAMPLES*sizeof(uint16_t));
 8001e50:	4a13      	ldr	r2, [pc, #76]	@ (8001ea0 <collect_adc_samples_it+0xcc>)
 8001e52:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e56:	4913      	ldr	r1, [pc, #76]	@ (8001ea4 <collect_adc_samples_it+0xd0>)
 8001e58:	4813      	ldr	r0, [pc, #76]	@ (8001ea8 <collect_adc_samples_it+0xd4>)
 8001e5a:	f001 ffe9 	bl	8003e30 <HAL_DMA_Start_IT>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	737b      	strb	r3, [r7, #13]
	}
	return result1 | result2 | result3;
 8001e62:	7bfa      	ldrb	r2, [r7, #15]
 8001e64:	7bbb      	ldrb	r3, [r7, #14]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	7b7b      	ldrb	r3, [r7, #13]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	b2db      	uxtb	r3, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000ad4 	.word	0x20000ad4
 8001e7c:	2000043c 	.word	0x2000043c
 8001e80:	20000adc 	.word	0x20000adc
 8001e84:	42021010 	.word	0x42021010
 8001e88:	20000578 	.word	0x20000578
 8001e8c:	20000ad5 	.word	0x20000ad5
 8001e90:	20004adc 	.word	0x20004adc
 8001e94:	42020c10 	.word	0x42020c10
 8001e98:	20000500 	.word	0x20000500
 8001e9c:	20000ad6 	.word	0x20000ad6
 8001ea0:	20008adc 	.word	0x20008adc
 8001ea4:	42021810 	.word	0x42021810
 8001ea8:	20000488 	.word	0x20000488

08001eac <dma_adc_1_cplt_callback>:
    for (size_t i = 0; i < size; i++) {
        buffer[i] = reverse_bits_16(buffer[i]);
    }
}

void dma_adc_1_cplt_callback(DMA_HandleTypeDef *hdma){
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
	adc_1_busy = 0;
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <dma_adc_1_cplt_callback+0x20>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
	adc_1_full = 1;
 8001eba:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <dma_adc_1_cplt_callback+0x24>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	20000ad4 	.word	0x20000ad4
 8001ed0:	20000ad7 	.word	0x20000ad7

08001ed4 <dma_adc_2_cplt_callback>:

void dma_adc_2_cplt_callback(DMA_HandleTypeDef *hdma){
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	adc_2_busy = 0;
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <dma_adc_2_cplt_callback+0x20>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	701a      	strb	r2, [r3, #0]
	adc_2_full = 1;
 8001ee2:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <dma_adc_2_cplt_callback+0x24>)
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	701a      	strb	r2, [r3, #0]
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	20000ad5 	.word	0x20000ad5
 8001ef8:	20000ad8 	.word	0x20000ad8

08001efc <dma_adc_3_cplt_callback>:

void dma_adc_3_cplt_callback(DMA_HandleTypeDef *hdma){
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
	adc_3_busy = 0;
 8001f04:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <dma_adc_3_cplt_callback+0x20>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
	adc_3_full = 1;
 8001f0a:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <dma_adc_3_cplt_callback+0x24>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	701a      	strb	r2, [r3, #0]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	20000ad6 	.word	0x20000ad6
 8001f20:	20000ad9 	.word	0x20000ad9

08001f24 <init_register_map>:
 *      Author: User
 */

#include "../Inc/device_registers.h"

void init_register_map(RegisterMap_TypeDef* RegMap){
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	e007      	b.n	8001f42 <init_register_map+0x1e>
		RegMap->RegisterArray[i].RegData = 0;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	2100      	movs	r1, #0
 8001f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i = 0; i < DVC_TOTAL_REGISTER_NUMBER; i++){
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2bff      	cmp	r3, #255	@ 0xff
 8001f46:	ddf4      	ble.n	8001f32 <init_register_map+0xe>
	}
}
 8001f48:	bf00      	nop
 8001f4a:	bf00      	nop
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <get_register>:

uint32_t get_register(RegisterMap_TypeDef* RegMap, uint32_t reg_addr){
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
	return (REG_DATA_MASK & RegMap->RegisterArray[reg_addr].RegData);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <set_register>:

void set_register(RegisterMap_TypeDef* RegMap, uint32_t reg_addr, uint32_t data){
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
	RegMap->RegisterArray[reg_addr].RegData = (REG_DATA_MASK & data);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <set_ad9833_dds_buffer>:
extern I2C_HandleTypeDef hi2c3;

extern SPI_HandleTypeDef hspi1;
extern SPI_HandleTypeDef hspi2;

void set_ad9833_dds_buffer(uint8_t *buffer, uint32_t freq_28b) {
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
	// Combine 14 MSBs and 14 LSBs
//    uint32_t freq_28b = ((freq_14msb & 0x3FFF) << 14) | (freq_14lsb & 0x3FFF);
    // Populate the buffer according to the command sequence
    buffer[0] = 0x21; buffer[1] = 0x00; // Control Register
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2221      	movs	r2, #33	@ 0x21
 8001fac:	701a      	strb	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0x40 | ((freq_28b >> 8) & 0x3F); // Frequency Register 0 LSB
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	0a1b      	lsrs	r3, r3, #8
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	701a      	strb	r2, [r3, #0]
    buffer[3] = freq_28b & 0xFF;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3303      	adds	r3, #3
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	701a      	strb	r2, [r3, #0]
    buffer[4] = 0x40 | ((freq_28b >> 22) & 0x3F); // Frequency Register 0 MSB
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	0d9b      	lsrs	r3, r3, #22
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	701a      	strb	r2, [r3, #0]
    buffer[5] = (freq_28b >> 14) & 0xFF;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	0b9a      	lsrs	r2, r3, #14
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3305      	adds	r3, #5
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]
    buffer[6] = 0xC0; buffer[7] = 0x00; // Phase Register 0
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3306      	adds	r3, #6
 8002000:	22c0      	movs	r2, #192	@ 0xc0
 8002002:	701a      	strb	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3307      	adds	r3, #7
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
    buffer[8] = 0x20; buffer[9] = 0x00; // Exit Reset
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3308      	adds	r3, #8
 8002010:	2220      	movs	r2, #32
 8002012:	701a      	strb	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3309      	adds	r3, #9
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <set_pot_buffer>:

void set_pot_buffer(uint8_t *buffer, uint32_t cmd, uint32_t value) {
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
    buffer[0] = cmd;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	b2da      	uxtb	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	701a      	strb	r2, [r3, #0]
    buffer[1] = value;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3301      	adds	r3, #1
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	701a      	strb	r2, [r3, #0]
}
 8002046:	bf00      	nop
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <calculate_pot_value_curr_mirr>:

int calculate_pot_value_curr_mirr(float Current) {
 8002054:	b5b0      	push	{r4, r5, r7, lr}
 8002056:	ed2d 8b02 	vpush	{d8}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Function to calculate pot_value
    // Define the constants
//    const float constant = 10.319;
//    const float exponent = -1.031;
//    const float offset = 255;
    const float constant = 15.682;
 8002062:	4b27      	ldr	r3, [pc, #156]	@ (8002100 <calculate_pot_value_curr_mirr+0xac>)
 8002064:	617b      	str	r3, [r7, #20]
    const float exponent = -0.9434;
 8002066:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <calculate_pot_value_curr_mirr+0xb0>)
 8002068:	613b      	str	r3, [r7, #16]
    const float offset = 255;
 800206a:	4b27      	ldr	r3, [pc, #156]	@ (8002108 <calculate_pot_value_curr_mirr+0xb4>)
 800206c:	60fb      	str	r3, [r7, #12]
    // Calculate pot_value using the provided formula
    float pot_value = offset - pow(Current/constant/1000.0, exponent);
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f7fe fa66 	bl	8000540 <__aeabi_f2d>
 8002074:	4604      	mov	r4, r0
 8002076:	460d      	mov	r5, r1
 8002078:	ed97 7a01 	vldr	s14, [r7, #4]
 800207c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002080:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002084:	ee16 0a90 	vmov	r0, s13
 8002088:	f7fe fa5a 	bl	8000540 <__aeabi_f2d>
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	4b1e      	ldr	r3, [pc, #120]	@ (800210c <calculate_pot_value_curr_mirr+0xb8>)
 8002092:	f7fe fbd7 	bl	8000844 <__aeabi_ddiv>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	ec43 2b18 	vmov	d8, r2, r3
 800209e:	6938      	ldr	r0, [r7, #16]
 80020a0:	f7fe fa4e 	bl	8000540 <__aeabi_f2d>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	ec43 2b11 	vmov	d1, r2, r3
 80020ac:	eeb0 0a48 	vmov.f32	s0, s16
 80020b0:	eef0 0a68 	vmov.f32	s1, s17
 80020b4:	f00c fcf6 	bl	800eaa4 <pow>
 80020b8:	ec53 2b10 	vmov	r2, r3, d0
 80020bc:	4620      	mov	r0, r4
 80020be:	4629      	mov	r1, r5
 80020c0:	f7fe f8de 	bl	8000280 <__aeabi_dsub>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4610      	mov	r0, r2
 80020ca:	4619      	mov	r1, r3
 80020cc:	f7fe fd68 	bl	8000ba0 <__aeabi_d2f>
 80020d0:	4603      	mov	r3, r0
 80020d2:	60bb      	str	r3, [r7, #8]

    // Return the calculated pot_value
    return (int)round(pot_value);
 80020d4:	68b8      	ldr	r0, [r7, #8]
 80020d6:	f7fe fa33 	bl	8000540 <__aeabi_f2d>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	ec43 2b10 	vmov	d0, r2, r3
 80020e2:	f00c fd5b 	bl	800eb9c <round>
 80020e6:	ec53 2b10 	vmov	r2, r3, d0
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f7fe fd2f 	bl	8000b50 <__aeabi_d2iz>
 80020f2:	4603      	mov	r3, r0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	ecbd 8b02 	vpop	{d8}
 80020fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002100:	417ae979 	.word	0x417ae979
 8002104:	bf7182aa 	.word	0xbf7182aa
 8002108:	437f0000 	.word	0x437f0000
 800210c:	408f4000 	.word	0x408f4000

08002110 <calculate_pot_value_volt_offset>:

int calculate_pot_value_volt_offset(float voltage) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	ed87 0a01 	vstr	s0, [r7, #4]
	// Function to calculate pot_value
    // Define the constants
    const float constant = 4.8155;
 800211a:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <calculate_pot_value_volt_offset+0x54>)
 800211c:	617b      	str	r3, [r7, #20]
    const float divisor = 0.038;
 800211e:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <calculate_pot_value_volt_offset+0x58>)
 8002120:	613b      	str	r3, [r7, #16]

    // Calculate pot_value using the provided formula
    float pot_value = (constant - voltage)/divisor;
 8002122:	ed97 7a05 	vldr	s14, [r7, #20]
 8002126:	edd7 7a01 	vldr	s15, [r7, #4]
 800212a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800212e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002136:	edc7 7a03 	vstr	s15, [r7, #12]

    // Return the calculated pot_value
    return (int)round(pot_value);
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	f7fe fa00 	bl	8000540 <__aeabi_f2d>
 8002140:	4602      	mov	r2, r0
 8002142:	460b      	mov	r3, r1
 8002144:	ec43 2b10 	vmov	d0, r2, r3
 8002148:	f00c fd28 	bl	800eb9c <round>
 800214c:	ec53 2b10 	vmov	r2, r3, d0
 8002150:	4610      	mov	r0, r2
 8002152:	4619      	mov	r1, r3
 8002154:	f7fe fcfc 	bl	8000b50 <__aeabi_d2iz>
 8002158:	4603      	mov	r3, r0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	409a1893 	.word	0x409a1893
 8002168:	3d1ba5e3 	.word	0x3d1ba5e3

0800216c <calculate_pot_value_volt_gain>:

int calculate_pot_value_volt_gain(float voltage) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	ed87 0a01 	vstr	s0, [r7, #4]
	// Function to calculate pot_value
    // Define the constants
    const float constant = 4.2703;
 8002176:	4b12      	ldr	r3, [pc, #72]	@ (80021c0 <calculate_pot_value_volt_gain+0x54>)
 8002178:	617b      	str	r3, [r7, #20]
    const float divisor = 0.0315;
 800217a:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <calculate_pot_value_volt_gain+0x58>)
 800217c:	613b      	str	r3, [r7, #16]

    // Calculate pot_value using the provided formula
    float pot_value = (constant - voltage)/divisor;
 800217e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002182:	edd7 7a01 	vldr	s15, [r7, #4]
 8002186:	ee77 6a67 	vsub.f32	s13, s14, s15
 800218a:	ed97 7a04 	vldr	s14, [r7, #16]
 800218e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002192:	edc7 7a03 	vstr	s15, [r7, #12]

    // Return the calculated pot_value
    return (int)round(pot_value);
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f7fe f9d2 	bl	8000540 <__aeabi_f2d>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	ec43 2b10 	vmov	d0, r2, r3
 80021a4:	f00c fcfa 	bl	800eb9c <round>
 80021a8:	ec53 2b10 	vmov	r2, r3, d0
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f7fe fcce 	bl	8000b50 <__aeabi_d2iz>
 80021b4:	4603      	mov	r3, r0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	4088a64c 	.word	0x4088a64c
 80021c4:	3d010625 	.word	0x3d010625

080021c8 <config_dds_freq>:

HAL_StatusTypeDef config_dds_freq(SPI_HandleTypeDef *hspi, uint8_t *buffer){
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef result;
	result = HAL_SPI_Transmit(hspi, buffer, 10, 1000);
 80021d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d6:	220a      	movs	r2, #10
 80021d8:	6839      	ldr	r1, [r7, #0]
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f006 fecc 	bl	8008f78 <HAL_SPI_Transmit>
 80021e0:	4603      	mov	r3, r0
 80021e2:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(100);
 80021e4:	2064      	movs	r0, #100	@ 0x64
 80021e6:	f001 fb3f 	bl	8003868 <HAL_Delay>
	return result;
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <config_volt_src_gain>:

HAL_StatusTypeDef config_volt_src_gain(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	460b      	mov	r3, r1
 80021fe:	607a      	str	r2, [r7, #4]
 8002200:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 8002202:	8979      	ldrh	r1, [r7, #10]
 8002204:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	2302      	movs	r3, #2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f002 fd3c 	bl	8004c8c <HAL_I2C_Master_Transmit>
 8002214:	4603      	mov	r3, r0
 8002216:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8002218:	2064      	movs	r0, #100	@ 0x64
 800221a:	f001 fb25 	bl	8003868 <HAL_Delay>
	return result;
 800221e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <config_volt_src_offset>:

HAL_StatusTypeDef config_volt_src_offset(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	460b      	mov	r3, r1
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 8002236:	8979      	ldrh	r1, [r7, #10]
 8002238:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	2302      	movs	r3, #2
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f002 fd22 	bl	8004c8c <HAL_I2C_Master_Transmit>
 8002248:	4603      	mov	r3, r0
 800224a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 800224c:	2064      	movs	r0, #100	@ 0x64
 800224e:	f001 fb0b 	bl	8003868 <HAL_Delay>
	return result;
 8002252:	7dfb      	ldrb	r3, [r7, #23]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <config_current_mirror>:

HAL_StatusTypeDef config_current_mirror(I2C_HandleTypeDef *hi2c, uint16_t pot_addr, uint8_t *buffer){
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	460b      	mov	r3, r1
 8002266:	607a      	str	r2, [r7, #4]
 8002268:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef result;
	result = HAL_I2C_Master_Transmit(hi2c, pot_addr, buffer, 2, 1000);
 800226a:	8979      	ldrh	r1, [r7, #10]
 800226c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2302      	movs	r3, #2
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f002 fd08 	bl	8004c8c <HAL_I2C_Master_Transmit>
 800227c:	4603      	mov	r3, r0
 800227e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8002280:	2064      	movs	r0, #100	@ 0x64
 8002282:	f001 faf1 	bl	8003868 <HAL_Delay>
	return result;
 8002286:	7dfb      	ldrb	r3, [r7, #23]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <dvc_exec_msr_dc_resistance_2p>:

extern volatile uint8_t adc_1_full;
extern volatile uint8_t adc_2_full;
extern volatile uint8_t adc_3_full;

void dvc_exec_msr_dc_resistance_2p(void){
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
	uint32_t pot_val;
	float current_val;
	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002296:	2101      	movs	r1, #1
 8002298:	482a      	ldr	r0, [pc, #168]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 800229a:	f7ff fe5c 	bl	8001f56 <get_register>
 800229e:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	461a      	mov	r2, r3
 80022a6:	2101      	movs	r1, #1
 80022a8:	4826      	ldr	r0, [pc, #152]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 80022aa:	f7ff fe65 	bl	8001f78 <set_register>

	// get potentiometer value to configure current mirror
	current_val = get_register(&device_registers,DVC_2PM_DCRESISTANCE_1);
 80022ae:	2103      	movs	r1, #3
 80022b0:	4824      	ldr	r0, [pc, #144]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 80022b2:	f7ff fe50 	bl	8001f56 <get_register>
 80022b6:	ee07 0a90 	vmov	s15, r0
 80022ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022be:	edc7 7a01 	vstr	s15, [r7, #4]

	// calculate the potentiometer value
	pot_val = calculate_pot_value_curr_mirr(current_val);
 80022c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80022c6:	f7ff fec5 	bl	8002054 <calculate_pot_value_curr_mirr>
 80022ca:	4603      	mov	r3, r0
 80022cc:	603b      	str	r3, [r7, #0]

	// prepare buffer for potentiometer I2C tx
	set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val);
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	2100      	movs	r1, #0
 80022d2:	481d      	ldr	r0, [pc, #116]	@ (8002348 <dvc_exec_msr_dc_resistance_2p+0xb8>)
 80022d4:	f7ff fea8 	bl	8002028 <set_pot_buffer>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80022d8:	2102      	movs	r1, #2
 80022da:	481a      	ldr	r0, [pc, #104]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 80022dc:	f7ff fe3b 	bl	8001f56 <get_register>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4619      	mov	r1, r3
 80022e4:	4819      	ldr	r0, [pc, #100]	@ (800234c <dvc_exec_msr_dc_resistance_2p+0xbc>)
 80022e6:	f001 f81b 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 80022ea:	4818      	ldr	r0, [pc, #96]	@ (800234c <dvc_exec_msr_dc_resistance_2p+0xbc>)
 80022ec:	f000 ffe2 	bl	80032b4 <set_switch_network>
	HAL_Delay(1000);
 80022f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022f4:	f001 fab8 	bl	8003868 <HAL_Delay>
	// configure the current mirror (2 seconds delay for stabilization)
	config_current_mirror(&hi2c3,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 80022f8:	4a13      	ldr	r2, [pc, #76]	@ (8002348 <dvc_exec_msr_dc_resistance_2p+0xb8>)
 80022fa:	2158      	movs	r1, #88	@ 0x58
 80022fc:	4814      	ldr	r0, [pc, #80]	@ (8002350 <dvc_exec_msr_dc_resistance_2p+0xc0>)
 80022fe:	f7ff ffad 	bl	800225c <config_current_mirror>
	HAL_Delay(2000);
 8002302:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002306:	f001 faaf 	bl	8003868 <HAL_Delay>

	// collect ADC samples
	collect_adc_samples_it(DVC_USE_ADC_1_SAMPLING);
 800230a:	2001      	movs	r0, #1
 800230c:	f7ff fd62 	bl	8001dd4 <collect_adc_samples_it>

	// wait for adc dma to complete
	while(adc_1_busy);
 8002310:	bf00      	nop
 8002312:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <dvc_exec_msr_dc_resistance_2p+0xc4>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1fa      	bne.n	8002312 <dvc_exec_msr_dc_resistance_2p+0x82>

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 800231c:	480b      	ldr	r0, [pc, #44]	@ (800234c <dvc_exec_msr_dc_resistance_2p+0xbc>)
 800231e:	f000 ff8f 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002322:	2101      	movs	r1, #1
 8002324:	4807      	ldr	r0, [pc, #28]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 8002326:	f7ff fe16 	bl	8001f56 <get_register>
 800232a:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800232c:	f023 0304 	bic.w	r3, r3, #4
 8002330:	461a      	mov	r2, r3
 8002332:	2101      	movs	r1, #1
 8002334:	4803      	ldr	r0, [pc, #12]	@ (8002344 <dvc_exec_msr_dc_resistance_2p+0xb4>)
 8002336:	f7ff fe1f 	bl	8001f78 <set_register>

}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	2000cadc 	.word	0x2000cadc
 8002348:	20000018 	.word	0x20000018
 800234c:	2000cedc 	.word	0x2000cedc
 8002350:	200002c8 	.word	0x200002c8
 8002354:	20000ad4 	.word	0x20000ad4

08002358 <dvc_exec_msr_current_voltage>:

void dvc_exec_msr_current_voltage(void){
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	@ 0x28
 800235c:	af00      	add	r7, sp, #0
	uint32_t pot_val_gain, pot_val_offset, pot_val_curr_mirr, method_sel, dds_freq_val;
	uint32_t start_param, end_param, incr_param;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 800235e:	2101      	movs	r1, #1
 8002360:	4870      	ldr	r0, [pc, #448]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002362:	f7ff fdf8 	bl	8001f56 <get_register>
 8002366:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	461a      	mov	r2, r3
 800236e:	2101      	movs	r1, #1
 8002370:	486c      	ldr	r0, [pc, #432]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002372:	f7ff fe01 	bl	8001f78 <set_register>

	// grab the measurement parameters from the registers;
	method_sel = get_register(&device_registers,DVC_2PM_CURRVOLT_1) & 0x3;
 8002376:	2104      	movs	r1, #4
 8002378:	486a      	ldr	r0, [pc, #424]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 800237a:	f7ff fdec 	bl	8001f56 <get_register>
 800237e:	4603      	mov	r3, r0
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	623b      	str	r3, [r7, #32]
	start_param = get_register(&device_registers,DVC_2PM_CURRVOLT_2);
 8002386:	2105      	movs	r1, #5
 8002388:	4866      	ldr	r0, [pc, #408]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 800238a:	f7ff fde4 	bl	8001f56 <get_register>
 800238e:	61f8      	str	r0, [r7, #28]
	end_param = get_register(&device_registers,DVC_2PM_CURRVOLT_3);
 8002390:	2106      	movs	r1, #6
 8002392:	4864      	ldr	r0, [pc, #400]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002394:	f7ff fddf 	bl	8001f56 <get_register>
 8002398:	61b8      	str	r0, [r7, #24]
	incr_param = get_register(&device_registers,DVC_2PM_CURRVOLT_4);
 800239a:	2107      	movs	r1, #7
 800239c:	4861      	ldr	r0, [pc, #388]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 800239e:	f7ff fdda 	bl	8001f56 <get_register>
 80023a2:	6178      	str	r0, [r7, #20]

	// configure the basic DC voltage source with 0Hz
	dds_freq_val = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	613b      	str	r3, [r7, #16]
	pot_val_gain = 64;
 80023a8:	2340      	movs	r3, #64	@ 0x40
 80023aa:	60fb      	str	r3, [r7, #12]
	set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,dds_freq_val);
 80023ac:	6939      	ldr	r1, [r7, #16]
 80023ae:	485e      	ldr	r0, [pc, #376]	@ (8002528 <dvc_exec_msr_current_voltage+0x1d0>)
 80023b0:	f7ff fdf5 	bl	8001f9e <set_ad9833_dds_buffer>
	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	2100      	movs	r1, #0
 80023b8:	485c      	ldr	r0, [pc, #368]	@ (800252c <dvc_exec_msr_current_voltage+0x1d4>)
 80023ba:	f7ff fe35 	bl	8002028 <set_pot_buffer>
	config_volt_src_gain(&hi2c1,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 80023be:	4a5b      	ldr	r2, [pc, #364]	@ (800252c <dvc_exec_msr_current_voltage+0x1d4>)
 80023c0:	215e      	movs	r1, #94	@ 0x5e
 80023c2:	485b      	ldr	r0, [pc, #364]	@ (8002530 <dvc_exec_msr_current_voltage+0x1d8>)
 80023c4:	f7ff ff16 	bl	80021f4 <config_volt_src_gain>
	config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 80023c8:	4957      	ldr	r1, [pc, #348]	@ (8002528 <dvc_exec_msr_current_voltage+0x1d0>)
 80023ca:	485a      	ldr	r0, [pc, #360]	@ (8002534 <dvc_exec_msr_current_voltage+0x1dc>)
 80023cc:	f7ff fefc 	bl	80021c8 <config_dds_freq>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80023d0:	2102      	movs	r1, #2
 80023d2:	4854      	ldr	r0, [pc, #336]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 80023d4:	f7ff fdbf 	bl	8001f56 <get_register>
 80023d8:	4603      	mov	r3, r0
 80023da:	4619      	mov	r1, r3
 80023dc:	4856      	ldr	r0, [pc, #344]	@ (8002538 <dvc_exec_msr_current_voltage+0x1e0>)
 80023de:	f000 ff9f 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 80023e2:	4855      	ldr	r0, [pc, #340]	@ (8002538 <dvc_exec_msr_current_voltage+0x1e0>)
 80023e4:	f000 ff66 	bl	80032b4 <set_switch_network>

	for(int param = start_param; param <= end_param; param += incr_param){
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ec:	e082      	b.n	80024f4 <dvc_exec_msr_current_voltage+0x19c>
		if(method_sel == DVC_CUR_VOLT_2P_SEL_VOLT){
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d138      	bne.n	8002466 <dvc_exec_msr_current_voltage+0x10e>
			pot_val_offset = calculate_pot_value_volt_offset((float)param/1000.0);
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	ee07 3a90 	vmov	s15, r3
 80023fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800253c <dvc_exec_msr_current_voltage+0x1e4>
 8002402:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002406:	eeb0 0a47 	vmov.f32	s0, s14
 800240a:	f7ff fe81 	bl	8002110 <calculate_pot_value_volt_offset>
 800240e:	4603      	mov	r3, r0
 8002410:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset);
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	2100      	movs	r1, #0
 8002416:	484a      	ldr	r0, [pc, #296]	@ (8002540 <dvc_exec_msr_current_voltage+0x1e8>)
 8002418:	f7ff fe06 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 800241c:	4a48      	ldr	r2, [pc, #288]	@ (8002540 <dvc_exec_msr_current_voltage+0x1e8>)
 800241e:	215c      	movs	r1, #92	@ 0x5c
 8002420:	4843      	ldr	r0, [pc, #268]	@ (8002530 <dvc_exec_msr_current_voltage+0x1d8>)
 8002422:	f7ff ff01 	bl	8002228 <config_volt_src_offset>
			HAL_Delay(2000);
 8002426:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800242a:	f001 fa1d 	bl	8003868 <HAL_Delay>
			// collect ADC samples
			collect_adc_samples_it(DVC_USE_ADC_3_SAMPLING);
 800242e:	2004      	movs	r0, #4
 8002430:	f7ff fcd0 	bl	8001dd4 <collect_adc_samples_it>

			// wait for adc dma to complete
			while(adc_3_busy);
 8002434:	bf00      	nop
 8002436:	4b43      	ldr	r3, [pc, #268]	@ (8002544 <dvc_exec_msr_current_voltage+0x1ec>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1fa      	bne.n	8002436 <dvc_exec_msr_current_voltage+0xde>

			// clear busy flag to indicate a measurement is complete
			set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
						 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002440:	2101      	movs	r1, #1
 8002442:	4838      	ldr	r0, [pc, #224]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002444:	f7ff fd87 	bl	8001f56 <get_register>
 8002448:	4603      	mov	r3, r0
			set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800244a:	f023 0304 	bic.w	r3, r3, #4
 800244e:	461a      	mov	r2, r3
 8002450:	2101      	movs	r1, #1
 8002452:	4834      	ldr	r0, [pc, #208]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002454:	f7ff fd90 	bl	8001f78 <set_register>

			// wait for python to grab the data
			while(adc_3_full);
 8002458:	bf00      	nop
 800245a:	4b3b      	ldr	r3, [pc, #236]	@ (8002548 <dvc_exec_msr_current_voltage+0x1f0>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1fa      	bne.n	800245a <dvc_exec_msr_current_voltage+0x102>
 8002464:	e036      	b.n	80024d4 <dvc_exec_msr_current_voltage+0x17c>
		}
		else if (method_sel == DVC_CUR_VOLT_2P_SEL_CURR){
 8002466:	6a3b      	ldr	r3, [r7, #32]
 8002468:	2b02      	cmp	r3, #2
 800246a:	d133      	bne.n	80024d4 <dvc_exec_msr_current_voltage+0x17c>
			pot_val_curr_mirr = calculate_pot_value_curr_mirr((float)param);
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	ee07 3a90 	vmov	s15, r3
 8002472:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002476:	eeb0 0a67 	vmov.f32	s0, s15
 800247a:	f7ff fdeb 	bl	8002054 <calculate_pot_value_curr_mirr>
 800247e:	4603      	mov	r3, r0
 8002480:	60bb      	str	r3, [r7, #8]
			set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val_curr_mirr);
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	2100      	movs	r1, #0
 8002486:	4831      	ldr	r0, [pc, #196]	@ (800254c <dvc_exec_msr_current_voltage+0x1f4>)
 8002488:	f7ff fdce 	bl	8002028 <set_pot_buffer>
			config_current_mirror(&hi2c3,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 800248c:	4a2f      	ldr	r2, [pc, #188]	@ (800254c <dvc_exec_msr_current_voltage+0x1f4>)
 800248e:	2158      	movs	r1, #88	@ 0x58
 8002490:	482f      	ldr	r0, [pc, #188]	@ (8002550 <dvc_exec_msr_current_voltage+0x1f8>)
 8002492:	f7ff fee3 	bl	800225c <config_current_mirror>
			HAL_Delay(2000);
 8002496:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800249a:	f001 f9e5 	bl	8003868 <HAL_Delay>

			// collect ADC samples
			collect_adc_samples_it(DVC_USE_ADC_1_SAMPLING);
 800249e:	2001      	movs	r0, #1
 80024a0:	f7ff fc98 	bl	8001dd4 <collect_adc_samples_it>

			// wait for adc dma to complete
			while(adc_1_busy);
 80024a4:	bf00      	nop
 80024a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002554 <dvc_exec_msr_current_voltage+0x1fc>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1fa      	bne.n	80024a6 <dvc_exec_msr_current_voltage+0x14e>

			// clear busy flag to indicate a measurement is complete
			set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
						 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 80024b0:	2101      	movs	r1, #1
 80024b2:	481c      	ldr	r0, [pc, #112]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 80024b4:	f7ff fd4f 	bl	8001f56 <get_register>
 80024b8:	4603      	mov	r3, r0
			set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80024ba:	f023 0304 	bic.w	r3, r3, #4
 80024be:	461a      	mov	r2, r3
 80024c0:	2101      	movs	r1, #1
 80024c2:	4818      	ldr	r0, [pc, #96]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 80024c4:	f7ff fd58 	bl	8001f78 <set_register>

			// wait for python to grab the data
			while(adc_1_full);
 80024c8:	bf00      	nop
 80024ca:	4b23      	ldr	r3, [pc, #140]	@ (8002558 <dvc_exec_msr_current_voltage+0x200>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1fa      	bne.n	80024ca <dvc_exec_msr_current_voltage+0x172>
		}

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 80024d4:	2101      	movs	r1, #1
 80024d6:	4813      	ldr	r0, [pc, #76]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 80024d8:	f7ff fd3d 	bl	8001f56 <get_register>
 80024dc:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	461a      	mov	r2, r3
 80024e4:	2101      	movs	r1, #1
 80024e6:	480f      	ldr	r0, [pc, #60]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 80024e8:	f7ff fd46 	bl	8001f78 <set_register>
	for(int param = start_param; param <= end_param; param += incr_param){
 80024ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	4413      	add	r3, r2
 80024f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	f4bf af78 	bcs.w	80023ee <dvc_exec_msr_current_voltage+0x96>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 80024fe:	480e      	ldr	r0, [pc, #56]	@ (8002538 <dvc_exec_msr_current_voltage+0x1e0>)
 8002500:	f000 fe9e 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002504:	2101      	movs	r1, #1
 8002506:	4807      	ldr	r0, [pc, #28]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002508:	f7ff fd25 	bl	8001f56 <get_register>
 800250c:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800250e:	f023 0304 	bic.w	r3, r3, #4
 8002512:	461a      	mov	r2, r3
 8002514:	2101      	movs	r1, #1
 8002516:	4803      	ldr	r0, [pc, #12]	@ (8002524 <dvc_exec_msr_current_voltage+0x1cc>)
 8002518:	f7ff fd2e 	bl	8001f78 <set_register>
}
 800251c:	bf00      	nop
 800251e:	3728      	adds	r7, #40	@ 0x28
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	2000cadc 	.word	0x2000cadc
 8002528:	20000004 	.word	0x20000004
 800252c:	20000010 	.word	0x20000010
 8002530:	20000274 	.word	0x20000274
 8002534:	200003ac 	.word	0x200003ac
 8002538:	2000cedc 	.word	0x2000cedc
 800253c:	447a0000 	.word	0x447a0000
 8002540:	20000014 	.word	0x20000014
 8002544:	20000ad6 	.word	0x20000ad6
 8002548:	20000ad9 	.word	0x20000ad9
 800254c:	20000018 	.word	0x20000018
 8002550:	200002c8 	.word	0x200002c8
 8002554:	20000ad4 	.word	0x20000ad4
 8002558:	20000ad7 	.word	0x20000ad7

0800255c <dvc_exec_msr_capacitance_voltage_2p>:

void dvc_exec_msr_capacitance_voltage_2p(void){
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result;
	uint32_t pot_val_gain, pot_val_offset;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002562:	2101      	movs	r1, #1
 8002564:	4857      	ldr	r0, [pc, #348]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002566:	f7ff fcf6 	bl	8001f56 <get_register>
 800256a:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	461a      	mov	r2, r3
 8002572:	2101      	movs	r1, #1
 8002574:	4853      	ldr	r0, [pc, #332]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002576:	f7ff fcff 	bl	8001f78 <set_register>

	// grab the measurement parameters from the registers;
	uint32_t start_volt_offset = get_register(&device_registers,DVC_2PM_CAPVOLT_1);
 800257a:	2108      	movs	r1, #8
 800257c:	4851      	ldr	r0, [pc, #324]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 800257e:	f7ff fcea 	bl	8001f56 <get_register>
 8002582:	61b8      	str	r0, [r7, #24]
	uint32_t end_volt_offset = get_register(&device_registers,DVC_2PM_CAPVOLT_2);
 8002584:	2109      	movs	r1, #9
 8002586:	484f      	ldr	r0, [pc, #316]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002588:	f7ff fce5 	bl	8001f56 <get_register>
 800258c:	6178      	str	r0, [r7, #20]
	uint32_t incr_volt_offset = get_register(&device_registers,DVC_2PM_CAPVOLT_3);
 800258e:	210a      	movs	r1, #10
 8002590:	484c      	ldr	r0, [pc, #304]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002592:	f7ff fce0 	bl	8001f56 <get_register>
 8002596:	6138      	str	r0, [r7, #16]

	// configure the basic DC voltage source with 0Hz
	uint32_t freq_28b = 107374;
 8002598:	4b4b      	ldr	r3, [pc, #300]	@ (80026c8 <dvc_exec_msr_capacitance_voltage_2p+0x16c>)
 800259a:	60fb      	str	r3, [r7, #12]

	float amp_volt = 0.4;
 800259c:	4b4b      	ldr	r3, [pc, #300]	@ (80026cc <dvc_exec_msr_capacitance_voltage_2p+0x170>)
 800259e:	60bb      	str	r3, [r7, #8]
	pot_val_gain = calculate_pot_value_volt_gain(amp_volt/1000.0);
 80025a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80025a4:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80026d0 <dvc_exec_msr_capacitance_voltage_2p+0x174>
 80025a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025ac:	eeb0 0a47 	vmov.f32	s0, s14
 80025b0:	f7ff fddc 	bl	800216c <calculate_pot_value_volt_gain>
 80025b4:	4603      	mov	r3, r0
 80025b6:	607b      	str	r3, [r7, #4]
	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	2100      	movs	r1, #0
 80025bc:	4845      	ldr	r0, [pc, #276]	@ (80026d4 <dvc_exec_msr_capacitance_voltage_2p+0x178>)
 80025be:	f7ff fd33 	bl	8002028 <set_pot_buffer>
	config_volt_src_gain(&hi2c1,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 80025c2:	4a44      	ldr	r2, [pc, #272]	@ (80026d4 <dvc_exec_msr_capacitance_voltage_2p+0x178>)
 80025c4:	215e      	movs	r1, #94	@ 0x5e
 80025c6:	4844      	ldr	r0, [pc, #272]	@ (80026d8 <dvc_exec_msr_capacitance_voltage_2p+0x17c>)
 80025c8:	f7ff fe14 	bl	80021f4 <config_volt_src_gain>

	set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,freq_28b);
 80025cc:	68f9      	ldr	r1, [r7, #12]
 80025ce:	4843      	ldr	r0, [pc, #268]	@ (80026dc <dvc_exec_msr_capacitance_voltage_2p+0x180>)
 80025d0:	f7ff fce5 	bl	8001f9e <set_ad9833_dds_buffer>
	config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 80025d4:	4941      	ldr	r1, [pc, #260]	@ (80026dc <dvc_exec_msr_capacitance_voltage_2p+0x180>)
 80025d6:	4842      	ldr	r0, [pc, #264]	@ (80026e0 <dvc_exec_msr_capacitance_voltage_2p+0x184>)
 80025d8:	f7ff fdf6 	bl	80021c8 <config_dds_freq>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80025dc:	2102      	movs	r1, #2
 80025de:	4839      	ldr	r0, [pc, #228]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 80025e0:	f7ff fcb9 	bl	8001f56 <get_register>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4619      	mov	r1, r3
 80025e8:	483e      	ldr	r0, [pc, #248]	@ (80026e4 <dvc_exec_msr_capacitance_voltage_2p+0x188>)
 80025ea:	f000 fe99 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 80025ee:	483d      	ldr	r0, [pc, #244]	@ (80026e4 <dvc_exec_msr_capacitance_voltage_2p+0x188>)
 80025f0:	f000 fe60 	bl	80032b4 <set_switch_network>

	for(int param = start_volt_offset; param <= end_volt_offset; param += incr_volt_offset){
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	e04d      	b.n	8002696 <dvc_exec_msr_capacitance_voltage_2p+0x13a>
		pot_val_offset = calculate_pot_value_volt_offset(param/1000.0);
 80025fa:	69f8      	ldr	r0, [r7, #28]
 80025fc:	f7fd ff8e 	bl	800051c <__aeabi_i2d>
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	4b38      	ldr	r3, [pc, #224]	@ (80026e8 <dvc_exec_msr_capacitance_voltage_2p+0x18c>)
 8002606:	f7fe f91d 	bl	8000844 <__aeabi_ddiv>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4610      	mov	r0, r2
 8002610:	4619      	mov	r1, r3
 8002612:	f7fe fac5 	bl	8000ba0 <__aeabi_d2f>
 8002616:	4603      	mov	r3, r0
 8002618:	ee00 3a10 	vmov	s0, r3
 800261c:	f7ff fd78 	bl	8002110 <calculate_pot_value_volt_offset>
 8002620:	4603      	mov	r3, r0
 8002622:	603b      	str	r3, [r7, #0]
		set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset);
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	2100      	movs	r1, #0
 8002628:	4830      	ldr	r0, [pc, #192]	@ (80026ec <dvc_exec_msr_capacitance_voltage_2p+0x190>)
 800262a:	f7ff fcfd 	bl	8002028 <set_pot_buffer>
		config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 800262e:	4a2f      	ldr	r2, [pc, #188]	@ (80026ec <dvc_exec_msr_capacitance_voltage_2p+0x190>)
 8002630:	215c      	movs	r1, #92	@ 0x5c
 8002632:	4829      	ldr	r0, [pc, #164]	@ (80026d8 <dvc_exec_msr_capacitance_voltage_2p+0x17c>)
 8002634:	f7ff fdf8 	bl	8002228 <config_volt_src_offset>
		HAL_Delay(2000);
 8002638:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800263c:	f001 f914 	bl	8003868 <HAL_Delay>

		// collect ADC samples
		collect_adc_samples_it(DVC_USE_ADC_3_SAMPLING);
 8002640:	2004      	movs	r0, #4
 8002642:	f7ff fbc7 	bl	8001dd4 <collect_adc_samples_it>

		// wait for adc dma to complete
		while(adc_3_busy);
 8002646:	bf00      	nop
 8002648:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <dvc_exec_msr_capacitance_voltage_2p+0x194>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1fa      	bne.n	8002648 <dvc_exec_msr_capacitance_voltage_2p+0xec>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002652:	2101      	movs	r1, #1
 8002654:	481b      	ldr	r0, [pc, #108]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002656:	f7ff fc7e 	bl	8001f56 <get_register>
 800265a:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800265c:	f023 0304 	bic.w	r3, r3, #4
 8002660:	461a      	mov	r2, r3
 8002662:	2101      	movs	r1, #1
 8002664:	4817      	ldr	r0, [pc, #92]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 8002666:	f7ff fc87 	bl	8001f78 <set_register>

		// wait for python to grab the data
		while(adc_3_full);
 800266a:	bf00      	nop
 800266c:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <dvc_exec_msr_capacitance_voltage_2p+0x198>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1fa      	bne.n	800266c <dvc_exec_msr_capacitance_voltage_2p+0x110>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002676:	2101      	movs	r1, #1
 8002678:	4812      	ldr	r0, [pc, #72]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 800267a:	f7ff fc6c 	bl	8001f56 <get_register>
 800267e:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	461a      	mov	r2, r3
 8002686:	2101      	movs	r1, #1
 8002688:	480e      	ldr	r0, [pc, #56]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 800268a:	f7ff fc75 	bl	8001f78 <set_register>
	for(int param = start_volt_offset; param <= end_volt_offset; param += incr_volt_offset){
 800268e:	69fa      	ldr	r2, [r7, #28]
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4413      	add	r3, r2
 8002694:	61fb      	str	r3, [r7, #28]
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	429a      	cmp	r2, r3
 800269c:	d2ad      	bcs.n	80025fa <dvc_exec_msr_capacitance_voltage_2p+0x9e>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 800269e:	4811      	ldr	r0, [pc, #68]	@ (80026e4 <dvc_exec_msr_capacitance_voltage_2p+0x188>)
 80026a0:	f000 fdce 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 80026a4:	2101      	movs	r1, #1
 80026a6:	4807      	ldr	r0, [pc, #28]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 80026a8:	f7ff fc55 	bl	8001f56 <get_register>
 80026ac:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80026ae:	f023 0304 	bic.w	r3, r3, #4
 80026b2:	461a      	mov	r2, r3
 80026b4:	2101      	movs	r1, #1
 80026b6:	4803      	ldr	r0, [pc, #12]	@ (80026c4 <dvc_exec_msr_capacitance_voltage_2p+0x168>)
 80026b8:	f7ff fc5e 	bl	8001f78 <set_register>
}
 80026bc:	bf00      	nop
 80026be:	3720      	adds	r7, #32
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	2000cadc 	.word	0x2000cadc
 80026c8:	0001a36e 	.word	0x0001a36e
 80026cc:	3ecccccd 	.word	0x3ecccccd
 80026d0:	447a0000 	.word	0x447a0000
 80026d4:	20000010 	.word	0x20000010
 80026d8:	20000274 	.word	0x20000274
 80026dc:	20000004 	.word	0x20000004
 80026e0:	200003ac 	.word	0x200003ac
 80026e4:	2000cedc 	.word	0x2000cedc
 80026e8:	408f4000 	.word	0x408f4000
 80026ec:	20000014 	.word	0x20000014
 80026f0:	20000ad6 	.word	0x20000ad6
 80026f4:	20000ad9 	.word	0x20000ad9

080026f8 <dvc_exec_msr_impedance_spectroscopy_2p>:

void dvc_exec_msr_impedance_spectroscopy_2p(void){
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b090      	sub	sp, #64	@ 0x40
 80026fc:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result;
	uint32_t pot_val_gain, pot_val_offset;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 80026fe:	2101      	movs	r1, #1
 8002700:	487a      	ldr	r0, [pc, #488]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002702:	f7ff fc28 	bl	8001f56 <get_register>
 8002706:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002708:	f043 0304 	orr.w	r3, r3, #4
 800270c:	461a      	mov	r2, r3
 800270e:	2101      	movs	r1, #1
 8002710:	4876      	ldr	r0, [pc, #472]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002712:	f7ff fc31 	bl	8001f78 <set_register>

	// grab the measurement parameters from the registers;
	uint32_t start_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_1);
 8002716:	210b      	movs	r1, #11
 8002718:	4874      	ldr	r0, [pc, #464]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 800271a:	f7ff fc1c 	bl	8001f56 <get_register>
 800271e:	63b8      	str	r0, [r7, #56]	@ 0x38
	uint32_t start_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_2);
 8002720:	210c      	movs	r1, #12
 8002722:	4872      	ldr	r0, [pc, #456]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002724:	f7ff fc17 	bl	8001f56 <get_register>
 8002728:	6378      	str	r0, [r7, #52]	@ 0x34
	uint32_t end_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_3);
 800272a:	210d      	movs	r1, #13
 800272c:	486f      	ldr	r0, [pc, #444]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 800272e:	f7ff fc12 	bl	8001f56 <get_register>
 8002732:	6338      	str	r0, [r7, #48]	@ 0x30
	uint32_t end_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_4);
 8002734:	210e      	movs	r1, #14
 8002736:	486d      	ldr	r0, [pc, #436]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002738:	f7ff fc0d 	bl	8001f56 <get_register>
 800273c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uint32_t incr_freq_l14b = get_register(&device_registers,DVC_2PM_IMPSPEC_5);
 800273e:	210f      	movs	r1, #15
 8002740:	486a      	ldr	r0, [pc, #424]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002742:	f7ff fc08 	bl	8001f56 <get_register>
 8002746:	62b8      	str	r0, [r7, #40]	@ 0x28
	uint32_t incr_freq_u14b = get_register(&device_registers,DVC_2PM_IMPSPEC_6);
 8002748:	2110      	movs	r1, #16
 800274a:	4868      	ldr	r0, [pc, #416]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 800274c:	f7ff fc03 	bl	8001f56 <get_register>
 8002750:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t max_volt = get_register(&device_registers,DVC_2PM_IMPSPEC_7);
 8002752:	2111      	movs	r1, #17
 8002754:	4865      	ldr	r0, [pc, #404]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002756:	f7ff fbfe 	bl	8001f56 <get_register>
 800275a:	6238      	str	r0, [r7, #32]
	uint32_t min_volt = get_register(&device_registers,DVC_2PM_IMPSPEC_8);
 800275c:	2112      	movs	r1, #18
 800275e:	4863      	ldr	r0, [pc, #396]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002760:	f7ff fbf9 	bl	8001f56 <get_register>
 8002764:	61f8      	str	r0, [r7, #28]

	// configure the basic DC voltage source with 0Hz
	uint32_t start_freq_28b = (start_freq_u14b << 14) | start_freq_l14b;
 8002766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002768:	039b      	lsls	r3, r3, #14
 800276a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800276c:	4313      	orrs	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
	uint32_t end_freq_28b = (end_freq_u14b << 14) | end_freq_l14b;
 8002770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002772:	039b      	lsls	r3, r3, #14
 8002774:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002776:	4313      	orrs	r3, r2
 8002778:	617b      	str	r3, [r7, #20]
	uint32_t incr_freq_28b = (incr_freq_u14b << 14) | incr_freq_l14b;
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	039b      	lsls	r3, r3, #14
 800277e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]

	float mid_volt = ((float)max_volt+(float)min_volt)/2;
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	ee07 3a90 	vmov	s15, r3
 800278a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002798:	ee37 7a27 	vadd.f32	s14, s14, s15
 800279c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80027a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027a4:	edc7 7a03 	vstr	s15, [r7, #12]
	float amp_volt = ((float)max_volt-(float)min_volt);
 80027a8:	6a3b      	ldr	r3, [r7, #32]
 80027aa:	ee07 3a90 	vmov	s15, r3
 80027ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	ee07 3a90 	vmov	s15, r3
 80027b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c0:	edc7 7a02 	vstr	s15, [r7, #8]

	pot_val_offset = calculate_pot_value_volt_offset(mid_volt/1000.0);
 80027c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80027c8:	eddf 6a49 	vldr	s13, [pc, #292]	@ 80028f0 <dvc_exec_msr_impedance_spectroscopy_2p+0x1f8>
 80027cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80027d0:	eeb0 0a47 	vmov.f32	s0, s14
 80027d4:	f7ff fc9c 	bl	8002110 <calculate_pot_value_volt_offset>
 80027d8:	4603      	mov	r3, r0
 80027da:	607b      	str	r3, [r7, #4]
	pot_val_gain = calculate_pot_value_volt_gain(amp_volt/1000.0);
 80027dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80027e0:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80028f0 <dvc_exec_msr_impedance_spectroscopy_2p+0x1f8>
 80027e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80027e8:	eeb0 0a47 	vmov.f32	s0, s14
 80027ec:	f7ff fcbe 	bl	800216c <calculate_pot_value_volt_gain>
 80027f0:	4603      	mov	r3, r0
 80027f2:	603b      	str	r3, [r7, #0]

	set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset);
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	2100      	movs	r1, #0
 80027f8:	483e      	ldr	r0, [pc, #248]	@ (80028f4 <dvc_exec_msr_impedance_spectroscopy_2p+0x1fc>)
 80027fa:	f7ff fc15 	bl	8002028 <set_pot_buffer>
	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	2100      	movs	r1, #0
 8002802:	483d      	ldr	r0, [pc, #244]	@ (80028f8 <dvc_exec_msr_impedance_spectroscopy_2p+0x200>)
 8002804:	f7ff fc10 	bl	8002028 <set_pot_buffer>

	config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002808:	4a3a      	ldr	r2, [pc, #232]	@ (80028f4 <dvc_exec_msr_impedance_spectroscopy_2p+0x1fc>)
 800280a:	215c      	movs	r1, #92	@ 0x5c
 800280c:	483b      	ldr	r0, [pc, #236]	@ (80028fc <dvc_exec_msr_impedance_spectroscopy_2p+0x204>)
 800280e:	f7ff fd0b 	bl	8002228 <config_volt_src_offset>
	config_volt_src_gain(&hi2c1,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 8002812:	4a39      	ldr	r2, [pc, #228]	@ (80028f8 <dvc_exec_msr_impedance_spectroscopy_2p+0x200>)
 8002814:	215e      	movs	r1, #94	@ 0x5e
 8002816:	4839      	ldr	r0, [pc, #228]	@ (80028fc <dvc_exec_msr_impedance_spectroscopy_2p+0x204>)
 8002818:	f7ff fcec 	bl	80021f4 <config_volt_src_gain>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 800281c:	2102      	movs	r1, #2
 800281e:	4833      	ldr	r0, [pc, #204]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002820:	f7ff fb99 	bl	8001f56 <get_register>
 8002824:	4603      	mov	r3, r0
 8002826:	4619      	mov	r1, r3
 8002828:	4835      	ldr	r0, [pc, #212]	@ (8002900 <dvc_exec_msr_impedance_spectroscopy_2p+0x208>)
 800282a:	f000 fd79 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 800282e:	4834      	ldr	r0, [pc, #208]	@ (8002900 <dvc_exec_msr_impedance_spectroscopy_2p+0x208>)
 8002830:	f000 fd40 	bl	80032b4 <set_switch_network>

	for(int param = start_freq_28b; param <= end_freq_28b; param += incr_freq_28b){
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002838:	e041      	b.n	80028be <dvc_exec_msr_impedance_spectroscopy_2p+0x1c6>
		set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,param);
 800283a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800283c:	4619      	mov	r1, r3
 800283e:	4831      	ldr	r0, [pc, #196]	@ (8002904 <dvc_exec_msr_impedance_spectroscopy_2p+0x20c>)
 8002840:	f7ff fbad 	bl	8001f9e <set_ad9833_dds_buffer>
		config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 8002844:	492f      	ldr	r1, [pc, #188]	@ (8002904 <dvc_exec_msr_impedance_spectroscopy_2p+0x20c>)
 8002846:	4830      	ldr	r0, [pc, #192]	@ (8002908 <dvc_exec_msr_impedance_spectroscopy_2p+0x210>)
 8002848:	f7ff fcbe 	bl	80021c8 <config_dds_freq>
		HAL_Delay(2000);
 800284c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002850:	f001 f80a 	bl	8003868 <HAL_Delay>

		// collect ADC samples
		collect_adc_samples_it(DVC_USE_ADC_1_SAMPLING | DVC_USE_ADC_3_SAMPLING);
 8002854:	2005      	movs	r0, #5
 8002856:	f7ff fabd 	bl	8001dd4 <collect_adc_samples_it>

		// wait for adc dma to complete
		while(adc_1_busy | adc_3_busy);
 800285a:	bf00      	nop
 800285c:	4b2b      	ldr	r3, [pc, #172]	@ (800290c <dvc_exec_msr_impedance_spectroscopy_2p+0x214>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	4b2b      	ldr	r3, [pc, #172]	@ (8002910 <dvc_exec_msr_impedance_spectroscopy_2p+0x218>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b2db      	uxtb	r3, r3
 8002868:	4313      	orrs	r3, r2
 800286a:	b2db      	uxtb	r3, r3
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1f5      	bne.n	800285c <dvc_exec_msr_impedance_spectroscopy_2p+0x164>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002870:	2101      	movs	r1, #1
 8002872:	481e      	ldr	r0, [pc, #120]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002874:	f7ff fb6f 	bl	8001f56 <get_register>
 8002878:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800287a:	f023 0304 	bic.w	r3, r3, #4
 800287e:	461a      	mov	r2, r3
 8002880:	2101      	movs	r1, #1
 8002882:	481a      	ldr	r0, [pc, #104]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 8002884:	f7ff fb78 	bl	8001f78 <set_register>

		// wait for python to grab the data
		while(adc_1_full | adc_3_full);
 8002888:	bf00      	nop
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <dvc_exec_msr_impedance_spectroscopy_2p+0x21c>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	b2da      	uxtb	r2, r3
 8002890:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <dvc_exec_msr_impedance_spectroscopy_2p+0x220>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	4313      	orrs	r3, r2
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f5      	bne.n	800288a <dvc_exec_msr_impedance_spectroscopy_2p+0x192>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 800289e:	2101      	movs	r1, #1
 80028a0:	4812      	ldr	r0, [pc, #72]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 80028a2:	f7ff fb58 	bl	8001f56 <get_register>
 80028a6:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	461a      	mov	r2, r3
 80028ae:	2101      	movs	r1, #1
 80028b0:	480e      	ldr	r0, [pc, #56]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 80028b2:	f7ff fb61 	bl	8001f78 <set_register>
	for(int param = start_freq_28b; param <= end_freq_28b; param += incr_freq_28b){
 80028b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4413      	add	r3, r2
 80028bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d2b9      	bcs.n	800283a <dvc_exec_msr_impedance_spectroscopy_2p+0x142>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 80028c6:	480e      	ldr	r0, [pc, #56]	@ (8002900 <dvc_exec_msr_impedance_spectroscopy_2p+0x208>)
 80028c8:	f000 fcba 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 80028cc:	2101      	movs	r1, #1
 80028ce:	4807      	ldr	r0, [pc, #28]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 80028d0:	f7ff fb41 	bl	8001f56 <get_register>
 80028d4:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 80028d6:	f023 0304 	bic.w	r3, r3, #4
 80028da:	461a      	mov	r2, r3
 80028dc:	2101      	movs	r1, #1
 80028de:	4803      	ldr	r0, [pc, #12]	@ (80028ec <dvc_exec_msr_impedance_spectroscopy_2p+0x1f4>)
 80028e0:	f7ff fb4a 	bl	8001f78 <set_register>
}
 80028e4:	bf00      	nop
 80028e6:	3740      	adds	r7, #64	@ 0x40
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	2000cadc 	.word	0x2000cadc
 80028f0:	447a0000 	.word	0x447a0000
 80028f4:	20000014 	.word	0x20000014
 80028f8:	20000010 	.word	0x20000010
 80028fc:	20000274 	.word	0x20000274
 8002900:	2000cedc 	.word	0x2000cedc
 8002904:	20000004 	.word	0x20000004
 8002908:	200003ac 	.word	0x200003ac
 800290c:	20000ad4 	.word	0x20000ad4
 8002910:	20000ad6 	.word	0x20000ad6
 8002914:	20000ad7 	.word	0x20000ad7
 8002918:	20000ad9 	.word	0x20000ad9

0800291c <dvc_exec_msr_transfer_characteristics>:

void dvc_exec_msr_transfer_characteristics(void){
 800291c:	b580      	push	{r7, lr}
 800291e:	b08c      	sub	sp, #48	@ 0x30
 8002920:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result;
	uint32_t pot_val_gain, pot_val_offset_drain, pot_val_offset_gate;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002922:	2101      	movs	r1, #1
 8002924:	4893      	ldr	r0, [pc, #588]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002926:	f7ff fb16 	bl	8001f56 <get_register>
 800292a:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 800292c:	f043 0304 	orr.w	r3, r3, #4
 8002930:	461a      	mov	r2, r3
 8002932:	2101      	movs	r1, #1
 8002934:	488f      	ldr	r0, [pc, #572]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002936:	f7ff fb1f 	bl	8001f78 <set_register>

	// grab the measurement parameters from the registers;
	uint32_t probe_sel = get_register(&device_registers,DVC_3PM_TRANSCHAR_1);
 800293a:	2113      	movs	r1, #19
 800293c:	488d      	ldr	r0, [pc, #564]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 800293e:	f7ff fb0a 	bl	8001f56 <get_register>
 8002942:	62b8      	str	r0, [r7, #40]	@ 0x28
	uint32_t drain_volt = get_register(&device_registers,DVC_3PM_TRANSCHAR_2);
 8002944:	2114      	movs	r1, #20
 8002946:	488b      	ldr	r0, [pc, #556]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002948:	f7ff fb05 	bl	8001f56 <get_register>
 800294c:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t gate_volt_start = get_register(&device_registers,DVC_3PM_TRANSCHAR_3);
 800294e:	2115      	movs	r1, #21
 8002950:	4888      	ldr	r0, [pc, #544]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002952:	f7ff fb00 	bl	8001f56 <get_register>
 8002956:	6238      	str	r0, [r7, #32]
	uint32_t gate_volt_end = get_register(&device_registers,DVC_3PM_TRANSCHAR_4);
 8002958:	2116      	movs	r1, #22
 800295a:	4886      	ldr	r0, [pc, #536]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 800295c:	f7ff fafb 	bl	8001f56 <get_register>
 8002960:	61f8      	str	r0, [r7, #28]
	uint32_t gate_volt_incr = get_register(&device_registers,DVC_3PM_TRANSCHAR_5);
 8002962:	2117      	movs	r1, #23
 8002964:	4883      	ldr	r0, [pc, #524]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002966:	f7ff faf6 	bl	8001f56 <get_register>
 800296a:	61b8      	str	r0, [r7, #24]

	uint32_t drain_probe_sel = (probe_sel >> 4) & 0xF;
 800296c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800296e:	091b      	lsrs	r3, r3, #4
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	617b      	str	r3, [r7, #20]
	uint32_t gate_probe_sel = (probe_sel) & 0xF;
 8002976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	613b      	str	r3, [r7, #16]

	// configure the basic DC voltage source with 0Hz
	uint32_t freq_28b = 0;
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
	pot_val_gain = 64;
 8002982:	2340      	movs	r3, #64	@ 0x40
 8002984:	60bb      	str	r3, [r7, #8]

	set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,freq_28b);
 8002986:	68f9      	ldr	r1, [r7, #12]
 8002988:	487b      	ldr	r0, [pc, #492]	@ (8002b78 <dvc_exec_msr_transfer_characteristics+0x25c>)
 800298a:	f7ff fb08 	bl	8001f9e <set_ad9833_dds_buffer>
	config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 800298e:	497a      	ldr	r1, [pc, #488]	@ (8002b78 <dvc_exec_msr_transfer_characteristics+0x25c>)
 8002990:	487a      	ldr	r0, [pc, #488]	@ (8002b7c <dvc_exec_msr_transfer_characteristics+0x260>)
 8002992:	f7ff fc19 	bl	80021c8 <config_dds_freq>
	config_dds_freq(&hspi1,volt_src_dds_spi_tx_buf);
 8002996:	4978      	ldr	r1, [pc, #480]	@ (8002b78 <dvc_exec_msr_transfer_characteristics+0x25c>)
 8002998:	4879      	ldr	r0, [pc, #484]	@ (8002b80 <dvc_exec_msr_transfer_characteristics+0x264>)
 800299a:	f7ff fc15 	bl	80021c8 <config_dds_freq>

	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	2100      	movs	r1, #0
 80029a2:	4878      	ldr	r0, [pc, #480]	@ (8002b84 <dvc_exec_msr_transfer_characteristics+0x268>)
 80029a4:	f7ff fb40 	bl	8002028 <set_pot_buffer>
	config_volt_src_gain(&hi2c1,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 80029a8:	4a76      	ldr	r2, [pc, #472]	@ (8002b84 <dvc_exec_msr_transfer_characteristics+0x268>)
 80029aa:	215e      	movs	r1, #94	@ 0x5e
 80029ac:	4876      	ldr	r0, [pc, #472]	@ (8002b88 <dvc_exec_msr_transfer_characteristics+0x26c>)
 80029ae:	f7ff fc21 	bl	80021f4 <config_volt_src_gain>
	config_volt_src_gain(&hi2c3,DVC_VOLT_SRC_2_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 80029b2:	4a74      	ldr	r2, [pc, #464]	@ (8002b84 <dvc_exec_msr_transfer_characteristics+0x268>)
 80029b4:	215c      	movs	r1, #92	@ 0x5c
 80029b6:	4875      	ldr	r0, [pc, #468]	@ (8002b8c <dvc_exec_msr_transfer_characteristics+0x270>)
 80029b8:	f7ff fc1c 	bl	80021f4 <config_volt_src_gain>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 80029bc:	2102      	movs	r1, #2
 80029be:	486d      	ldr	r0, [pc, #436]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 80029c0:	f7ff fac9 	bl	8001f56 <get_register>
 80029c4:	4603      	mov	r3, r0
 80029c6:	4619      	mov	r1, r3
 80029c8:	4871      	ldr	r0, [pc, #452]	@ (8002b90 <dvc_exec_msr_transfer_characteristics+0x274>)
 80029ca:	f000 fca9 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 80029ce:	4870      	ldr	r0, [pc, #448]	@ (8002b90 <dvc_exec_msr_transfer_characteristics+0x274>)
 80029d0:	f000 fc70 	bl	80032b4 <set_switch_network>

	for(int param = gate_volt_start; param <= gate_volt_end; param += gate_volt_incr){
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029d8:	e0b3      	b.n	8002b42 <dvc_exec_msr_transfer_characteristics+0x226>
		if(drain_probe_sel < gate_probe_sel){
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d242      	bcs.n	8002a68 <dvc_exec_msr_transfer_characteristics+0x14c>
			pot_val_offset_drain = calculate_pot_value_volt_offset(drain_volt/1000.0);
 80029e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80029e4:	f7fd fd8a 	bl	80004fc <__aeabi_ui2d>
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	4b69      	ldr	r3, [pc, #420]	@ (8002b94 <dvc_exec_msr_transfer_characteristics+0x278>)
 80029ee:	f7fd ff29 	bl	8000844 <__aeabi_ddiv>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4610      	mov	r0, r2
 80029f8:	4619      	mov	r1, r3
 80029fa:	f7fe f8d1 	bl	8000ba0 <__aeabi_d2f>
 80029fe:	4603      	mov	r3, r0
 8002a00:	ee00 3a10 	vmov	s0, r3
 8002a04:	f7ff fb84 	bl	8002110 <calculate_pot_value_volt_offset>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_drain);
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4861      	ldr	r0, [pc, #388]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a12:	f7ff fb09 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002a16:	4a60      	ldr	r2, [pc, #384]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a18:	215c      	movs	r1, #92	@ 0x5c
 8002a1a:	485b      	ldr	r0, [pc, #364]	@ (8002b88 <dvc_exec_msr_transfer_characteristics+0x26c>)
 8002a1c:	f7ff fc04 	bl	8002228 <config_volt_src_offset>

			pot_val_offset_gate = calculate_pot_value_volt_offset(param/1000.0);
 8002a20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a22:	f7fd fd7b 	bl	800051c <__aeabi_i2d>
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	4b5a      	ldr	r3, [pc, #360]	@ (8002b94 <dvc_exec_msr_transfer_characteristics+0x278>)
 8002a2c:	f7fd ff0a 	bl	8000844 <__aeabi_ddiv>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f7fe f8b2 	bl	8000ba0 <__aeabi_d2f>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	ee00 3a10 	vmov	s0, r3
 8002a42:	f7ff fb65 	bl	8002110 <calculate_pot_value_volt_offset>
 8002a46:	4603      	mov	r3, r0
 8002a48:	603b      	str	r3, [r7, #0]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_gate);
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4852      	ldr	r0, [pc, #328]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a50:	f7ff faea 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_2_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002a54:	4a50      	ldr	r2, [pc, #320]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a56:	215e      	movs	r1, #94	@ 0x5e
 8002a58:	484c      	ldr	r0, [pc, #304]	@ (8002b8c <dvc_exec_msr_transfer_characteristics+0x270>)
 8002a5a:	f7ff fbe5 	bl	8002228 <config_volt_src_offset>
			HAL_Delay(2000);
 8002a5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002a62:	f000 ff01 	bl	8003868 <HAL_Delay>
 8002a66:	e041      	b.n	8002aec <dvc_exec_msr_transfer_characteristics+0x1d0>
		}
		else{
			pot_val_offset_drain = calculate_pot_value_volt_offset(drain_volt/1000.0);
 8002a68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002a6a:	f7fd fd47 	bl	80004fc <__aeabi_ui2d>
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	4b48      	ldr	r3, [pc, #288]	@ (8002b94 <dvc_exec_msr_transfer_characteristics+0x278>)
 8002a74:	f7fd fee6 	bl	8000844 <__aeabi_ddiv>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	4619      	mov	r1, r3
 8002a80:	f7fe f88e 	bl	8000ba0 <__aeabi_d2f>
 8002a84:	4603      	mov	r3, r0
 8002a86:	ee00 3a10 	vmov	s0, r3
 8002a8a:	f7ff fb41 	bl	8002110 <calculate_pot_value_volt_offset>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_drain);
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	2100      	movs	r1, #0
 8002a96:	4840      	ldr	r0, [pc, #256]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a98:	f7ff fac6 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_2_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002a9c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002a9e:	215e      	movs	r1, #94	@ 0x5e
 8002aa0:	483a      	ldr	r0, [pc, #232]	@ (8002b8c <dvc_exec_msr_transfer_characteristics+0x270>)
 8002aa2:	f7ff fbc1 	bl	8002228 <config_volt_src_offset>

			pot_val_offset_gate = calculate_pot_value_volt_offset(param/1000.0);
 8002aa6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002aa8:	f7fd fd38 	bl	800051c <__aeabi_i2d>
 8002aac:	f04f 0200 	mov.w	r2, #0
 8002ab0:	4b38      	ldr	r3, [pc, #224]	@ (8002b94 <dvc_exec_msr_transfer_characteristics+0x278>)
 8002ab2:	f7fd fec7 	bl	8000844 <__aeabi_ddiv>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4610      	mov	r0, r2
 8002abc:	4619      	mov	r1, r3
 8002abe:	f7fe f86f 	bl	8000ba0 <__aeabi_d2f>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	ee00 3a10 	vmov	s0, r3
 8002ac8:	f7ff fb22 	bl	8002110 <calculate_pot_value_volt_offset>
 8002acc:	4603      	mov	r3, r0
 8002ace:	603b      	str	r3, [r7, #0]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_gate);
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4830      	ldr	r0, [pc, #192]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002ad6:	f7ff faa7 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002ada:	4a2f      	ldr	r2, [pc, #188]	@ (8002b98 <dvc_exec_msr_transfer_characteristics+0x27c>)
 8002adc:	215c      	movs	r1, #92	@ 0x5c
 8002ade:	482a      	ldr	r0, [pc, #168]	@ (8002b88 <dvc_exec_msr_transfer_characteristics+0x26c>)
 8002ae0:	f7ff fba2 	bl	8002228 <config_volt_src_offset>
			HAL_Delay(2000);
 8002ae4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002ae8:	f000 febe 	bl	8003868 <HAL_Delay>
		}

		// collect ADC samples
		collect_adc_samples_it(DVC_USE_ADC_3_SAMPLING);
 8002aec:	2004      	movs	r0, #4
 8002aee:	f7ff f971 	bl	8001dd4 <collect_adc_samples_it>

		// wait for adc dma to complete
		while(adc_3_busy);
 8002af2:	bf00      	nop
 8002af4:	4b29      	ldr	r3, [pc, #164]	@ (8002b9c <dvc_exec_msr_transfer_characteristics+0x280>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1fa      	bne.n	8002af4 <dvc_exec_msr_transfer_characteristics+0x1d8>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002afe:	2101      	movs	r1, #1
 8002b00:	481c      	ldr	r0, [pc, #112]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b02:	f7ff fa28 	bl	8001f56 <get_register>
 8002b06:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002b08:	f023 0304 	bic.w	r3, r3, #4
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	2101      	movs	r1, #1
 8002b10:	4818      	ldr	r0, [pc, #96]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b12:	f7ff fa31 	bl	8001f78 <set_register>

		// wait for python to grab the data
		while(adc_3_full);
 8002b16:	bf00      	nop
 8002b18:	4b21      	ldr	r3, [pc, #132]	@ (8002ba0 <dvc_exec_msr_transfer_characteristics+0x284>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1fa      	bne.n	8002b18 <dvc_exec_msr_transfer_characteristics+0x1fc>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002b22:	2101      	movs	r1, #1
 8002b24:	4813      	ldr	r0, [pc, #76]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b26:	f7ff fa16 	bl	8001f56 <get_register>
 8002b2a:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	461a      	mov	r2, r3
 8002b32:	2101      	movs	r1, #1
 8002b34:	480f      	ldr	r0, [pc, #60]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b36:	f7ff fa1f 	bl	8001f78 <set_register>
	for(int param = gate_volt_start; param <= gate_volt_end; param += gate_volt_incr){
 8002b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	4413      	add	r3, r2
 8002b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b44:	69fa      	ldr	r2, [r7, #28]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	f4bf af47 	bcs.w	80029da <dvc_exec_msr_transfer_characteristics+0xbe>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002b4c:	4810      	ldr	r0, [pc, #64]	@ (8002b90 <dvc_exec_msr_transfer_characteristics+0x274>)
 8002b4e:	f000 fb77 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002b52:	2101      	movs	r1, #1
 8002b54:	4807      	ldr	r0, [pc, #28]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b56:	f7ff f9fe 	bl	8001f56 <get_register>
 8002b5a:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002b5c:	f023 0304 	bic.w	r3, r3, #4
 8002b60:	461a      	mov	r2, r3
 8002b62:	2101      	movs	r1, #1
 8002b64:	4803      	ldr	r0, [pc, #12]	@ (8002b74 <dvc_exec_msr_transfer_characteristics+0x258>)
 8002b66:	f7ff fa07 	bl	8001f78 <set_register>
}
 8002b6a:	bf00      	nop
 8002b6c:	3730      	adds	r7, #48	@ 0x30
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	2000cadc 	.word	0x2000cadc
 8002b78:	20000004 	.word	0x20000004
 8002b7c:	200003ac 	.word	0x200003ac
 8002b80:	2000031c 	.word	0x2000031c
 8002b84:	20000010 	.word	0x20000010
 8002b88:	20000274 	.word	0x20000274
 8002b8c:	200002c8 	.word	0x200002c8
 8002b90:	2000cedc 	.word	0x2000cedc
 8002b94:	408f4000 	.word	0x408f4000
 8002b98:	20000014 	.word	0x20000014
 8002b9c:	20000ad6 	.word	0x20000ad6
 8002ba0:	20000ad9 	.word	0x20000ad9

08002ba4 <dvc_exec_msr_output_characteristics>:

void dvc_exec_msr_output_characteristics(void){
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b08c      	sub	sp, #48	@ 0x30
 8002ba8:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result;
	uint32_t pot_val_gain, pot_val_offset_drain, pot_val_offset_gate;

	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002baa:	2101      	movs	r1, #1
 8002bac:	4893      	ldr	r0, [pc, #588]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bae:	f7ff f9d2 	bl	8001f56 <get_register>
 8002bb2:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	461a      	mov	r2, r3
 8002bba:	2101      	movs	r1, #1
 8002bbc:	488f      	ldr	r0, [pc, #572]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bbe:	f7ff f9db 	bl	8001f78 <set_register>

	// grab the measurement parameters from the registers;
	uint32_t probe_sel = get_register(&device_registers,DVC_3PM_OUTCHAR_1);
 8002bc2:	2118      	movs	r1, #24
 8002bc4:	488d      	ldr	r0, [pc, #564]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bc6:	f7ff f9c6 	bl	8001f56 <get_register>
 8002bca:	62b8      	str	r0, [r7, #40]	@ 0x28
	uint32_t gate_volt = get_register(&device_registers,DVC_3PM_OUTCHAR_2);
 8002bcc:	2119      	movs	r1, #25
 8002bce:	488b      	ldr	r0, [pc, #556]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bd0:	f7ff f9c1 	bl	8001f56 <get_register>
 8002bd4:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t drain_volt_start = get_register(&device_registers,DVC_3PM_OUTCHAR_3);
 8002bd6:	211a      	movs	r1, #26
 8002bd8:	4888      	ldr	r0, [pc, #544]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bda:	f7ff f9bc 	bl	8001f56 <get_register>
 8002bde:	6238      	str	r0, [r7, #32]
	uint32_t drain_volt_end = get_register(&device_registers,DVC_3PM_OUTCHAR_4);
 8002be0:	211b      	movs	r1, #27
 8002be2:	4886      	ldr	r0, [pc, #536]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002be4:	f7ff f9b7 	bl	8001f56 <get_register>
 8002be8:	61f8      	str	r0, [r7, #28]
	uint32_t drain_volt_incr = get_register(&device_registers,DVC_3PM_OUTCHAR_5);
 8002bea:	211c      	movs	r1, #28
 8002bec:	4883      	ldr	r0, [pc, #524]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002bee:	f7ff f9b2 	bl	8001f56 <get_register>
 8002bf2:	61b8      	str	r0, [r7, #24]

	uint32_t drain_probe_sel = (probe_sel >> 4) & 0xF;
 8002bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf6:	091b      	lsrs	r3, r3, #4
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	617b      	str	r3, [r7, #20]
	uint32_t gate_probe_sel = (probe_sel) & 0xF;
 8002bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c00:	f003 030f 	and.w	r3, r3, #15
 8002c04:	613b      	str	r3, [r7, #16]

	// configure the basic DC voltage source with 0Hz
	uint32_t freq_28b = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
	pot_val_gain = 64;
 8002c0a:	2340      	movs	r3, #64	@ 0x40
 8002c0c:	60bb      	str	r3, [r7, #8]

	set_ad9833_dds_buffer(volt_src_dds_spi_tx_buf,freq_28b);
 8002c0e:	68f9      	ldr	r1, [r7, #12]
 8002c10:	487b      	ldr	r0, [pc, #492]	@ (8002e00 <dvc_exec_msr_output_characteristics+0x25c>)
 8002c12:	f7ff f9c4 	bl	8001f9e <set_ad9833_dds_buffer>
	config_dds_freq(&hspi2,volt_src_dds_spi_tx_buf);
 8002c16:	497a      	ldr	r1, [pc, #488]	@ (8002e00 <dvc_exec_msr_output_characteristics+0x25c>)
 8002c18:	487a      	ldr	r0, [pc, #488]	@ (8002e04 <dvc_exec_msr_output_characteristics+0x260>)
 8002c1a:	f7ff fad5 	bl	80021c8 <config_dds_freq>
	config_dds_freq(&hspi1,volt_src_dds_spi_tx_buf);
 8002c1e:	4978      	ldr	r1, [pc, #480]	@ (8002e00 <dvc_exec_msr_output_characteristics+0x25c>)
 8002c20:	4879      	ldr	r0, [pc, #484]	@ (8002e08 <dvc_exec_msr_output_characteristics+0x264>)
 8002c22:	f7ff fad1 	bl	80021c8 <config_dds_freq>

	set_pot_buffer(volt_src_gain_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_gain);
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	2100      	movs	r1, #0
 8002c2a:	4878      	ldr	r0, [pc, #480]	@ (8002e0c <dvc_exec_msr_output_characteristics+0x268>)
 8002c2c:	f7ff f9fc 	bl	8002028 <set_pot_buffer>
	config_volt_src_gain(&hi2c1,DVC_VOLT_SRC_1_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 8002c30:	4a76      	ldr	r2, [pc, #472]	@ (8002e0c <dvc_exec_msr_output_characteristics+0x268>)
 8002c32:	215e      	movs	r1, #94	@ 0x5e
 8002c34:	4876      	ldr	r0, [pc, #472]	@ (8002e10 <dvc_exec_msr_output_characteristics+0x26c>)
 8002c36:	f7ff fadd 	bl	80021f4 <config_volt_src_gain>
	config_volt_src_gain(&hi2c3,DVC_VOLT_SRC_2_AMP_POT_I2C_ADDR,volt_src_gain_i2c_tx_buf);
 8002c3a:	4a74      	ldr	r2, [pc, #464]	@ (8002e0c <dvc_exec_msr_output_characteristics+0x268>)
 8002c3c:	215c      	movs	r1, #92	@ 0x5c
 8002c3e:	4875      	ldr	r0, [pc, #468]	@ (8002e14 <dvc_exec_msr_output_characteristics+0x270>)
 8002c40:	f7ff fad8 	bl	80021f4 <config_volt_src_gain>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 8002c44:	2102      	movs	r1, #2
 8002c46:	486d      	ldr	r0, [pc, #436]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002c48:	f7ff f985 	bl	8001f56 <get_register>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4871      	ldr	r0, [pc, #452]	@ (8002e18 <dvc_exec_msr_output_characteristics+0x274>)
 8002c52:	f000 fb65 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 8002c56:	4870      	ldr	r0, [pc, #448]	@ (8002e18 <dvc_exec_msr_output_characteristics+0x274>)
 8002c58:	f000 fb2c 	bl	80032b4 <set_switch_network>

	for(int param = drain_volt_start; param <= drain_volt_end; param += drain_volt_incr){
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c60:	e0b3      	b.n	8002dca <dvc_exec_msr_output_characteristics+0x226>
		if(drain_probe_sel < gate_probe_sel){
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d242      	bcs.n	8002cf0 <dvc_exec_msr_output_characteristics+0x14c>
			pot_val_offset_drain = calculate_pot_value_volt_offset(param/1000.0);
 8002c6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002c6c:	f7fd fc56 	bl	800051c <__aeabi_i2d>
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	4b69      	ldr	r3, [pc, #420]	@ (8002e1c <dvc_exec_msr_output_characteristics+0x278>)
 8002c76:	f7fd fde5 	bl	8000844 <__aeabi_ddiv>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	f7fd ff8d 	bl	8000ba0 <__aeabi_d2f>
 8002c86:	4603      	mov	r3, r0
 8002c88:	ee00 3a10 	vmov	s0, r3
 8002c8c:	f7ff fa40 	bl	8002110 <calculate_pot_value_volt_offset>
 8002c90:	4603      	mov	r3, r0
 8002c92:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_drain);
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	2100      	movs	r1, #0
 8002c98:	4861      	ldr	r0, [pc, #388]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002c9a:	f7ff f9c5 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002c9e:	4a60      	ldr	r2, [pc, #384]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002ca0:	215c      	movs	r1, #92	@ 0x5c
 8002ca2:	485b      	ldr	r0, [pc, #364]	@ (8002e10 <dvc_exec_msr_output_characteristics+0x26c>)
 8002ca4:	f7ff fac0 	bl	8002228 <config_volt_src_offset>

			pot_val_offset_gate = calculate_pot_value_volt_offset(gate_volt/1000.0);
 8002ca8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002caa:	f7fd fc27 	bl	80004fc <__aeabi_ui2d>
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	4b5a      	ldr	r3, [pc, #360]	@ (8002e1c <dvc_exec_msr_output_characteristics+0x278>)
 8002cb4:	f7fd fdc6 	bl	8000844 <__aeabi_ddiv>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	f7fd ff6e 	bl	8000ba0 <__aeabi_d2f>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	ee00 3a10 	vmov	s0, r3
 8002cca:	f7ff fa21 	bl	8002110 <calculate_pot_value_volt_offset>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	603b      	str	r3, [r7, #0]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_gate);
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4852      	ldr	r0, [pc, #328]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002cd8:	f7ff f9a6 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_2_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002cdc:	4a50      	ldr	r2, [pc, #320]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002cde:	215e      	movs	r1, #94	@ 0x5e
 8002ce0:	484c      	ldr	r0, [pc, #304]	@ (8002e14 <dvc_exec_msr_output_characteristics+0x270>)
 8002ce2:	f7ff faa1 	bl	8002228 <config_volt_src_offset>
			HAL_Delay(2000);
 8002ce6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002cea:	f000 fdbd 	bl	8003868 <HAL_Delay>
 8002cee:	e041      	b.n	8002d74 <dvc_exec_msr_output_characteristics+0x1d0>
		}
		else{
			pot_val_offset_drain = calculate_pot_value_volt_offset(param/1000.0);
 8002cf0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002cf2:	f7fd fc13 	bl	800051c <__aeabi_i2d>
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	4b48      	ldr	r3, [pc, #288]	@ (8002e1c <dvc_exec_msr_output_characteristics+0x278>)
 8002cfc:	f7fd fda2 	bl	8000844 <__aeabi_ddiv>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	f7fd ff4a 	bl	8000ba0 <__aeabi_d2f>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	ee00 3a10 	vmov	s0, r3
 8002d12:	f7ff f9fd 	bl	8002110 <calculate_pot_value_volt_offset>
 8002d16:	4603      	mov	r3, r0
 8002d18:	607b      	str	r3, [r7, #4]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_drain);
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4840      	ldr	r0, [pc, #256]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002d20:	f7ff f982 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c3,DVC_VOLT_SRC_2_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002d24:	4a3e      	ldr	r2, [pc, #248]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002d26:	215e      	movs	r1, #94	@ 0x5e
 8002d28:	483a      	ldr	r0, [pc, #232]	@ (8002e14 <dvc_exec_msr_output_characteristics+0x270>)
 8002d2a:	f7ff fa7d 	bl	8002228 <config_volt_src_offset>

			pot_val_offset_gate = calculate_pot_value_volt_offset(gate_volt/1000.0);
 8002d2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d30:	f7fd fbe4 	bl	80004fc <__aeabi_ui2d>
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	4b38      	ldr	r3, [pc, #224]	@ (8002e1c <dvc_exec_msr_output_characteristics+0x278>)
 8002d3a:	f7fd fd83 	bl	8000844 <__aeabi_ddiv>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	460b      	mov	r3, r1
 8002d42:	4610      	mov	r0, r2
 8002d44:	4619      	mov	r1, r3
 8002d46:	f7fd ff2b 	bl	8000ba0 <__aeabi_d2f>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	ee00 3a10 	vmov	s0, r3
 8002d50:	f7ff f9de 	bl	8002110 <calculate_pot_value_volt_offset>
 8002d54:	4603      	mov	r3, r0
 8002d56:	603b      	str	r3, [r7, #0]
			set_pot_buffer(volt_src_offset_i2c_tx_buf,DVC_POT_MCP4531_WP0_WR_CMD,pot_val_offset_gate);
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4830      	ldr	r0, [pc, #192]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002d5e:	f7ff f963 	bl	8002028 <set_pot_buffer>
			config_volt_src_offset(&hi2c1,DVC_VOLT_SRC_1_OFS_POT_I2C_ADDR,volt_src_offset_i2c_tx_buf);
 8002d62:	4a2f      	ldr	r2, [pc, #188]	@ (8002e20 <dvc_exec_msr_output_characteristics+0x27c>)
 8002d64:	215c      	movs	r1, #92	@ 0x5c
 8002d66:	482a      	ldr	r0, [pc, #168]	@ (8002e10 <dvc_exec_msr_output_characteristics+0x26c>)
 8002d68:	f7ff fa5e 	bl	8002228 <config_volt_src_offset>
			HAL_Delay(2000);
 8002d6c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002d70:	f000 fd7a 	bl	8003868 <HAL_Delay>
		}

		// collect ADC samples
		collect_adc_samples_it(DVC_USE_ADC_3_SAMPLING);
 8002d74:	2004      	movs	r0, #4
 8002d76:	f7ff f82d 	bl	8001dd4 <collect_adc_samples_it>

		// wait for adc dma to complete
		while(adc_3_busy);
 8002d7a:	bf00      	nop
 8002d7c:	4b29      	ldr	r3, [pc, #164]	@ (8002e24 <dvc_exec_msr_output_characteristics+0x280>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1fa      	bne.n	8002d7c <dvc_exec_msr_output_characteristics+0x1d8>

		// clear busy flag to indicate a measurement is complete
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002d86:	2101      	movs	r1, #1
 8002d88:	481c      	ldr	r0, [pc, #112]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002d8a:	f7ff f8e4 	bl	8001f56 <get_register>
 8002d8e:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002d90:	f023 0304 	bic.w	r3, r3, #4
 8002d94:	461a      	mov	r2, r3
 8002d96:	2101      	movs	r1, #1
 8002d98:	4818      	ldr	r0, [pc, #96]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002d9a:	f7ff f8ed 	bl	8001f78 <set_register>

		// wait for python to grab the data
		while(adc_3_full);
 8002d9e:	bf00      	nop
 8002da0:	4b21      	ldr	r3, [pc, #132]	@ (8002e28 <dvc_exec_msr_output_characteristics+0x284>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1fa      	bne.n	8002da0 <dvc_exec_msr_output_characteristics+0x1fc>

		// set busy flag to indicate a measurement is in progress
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
					 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002daa:	2101      	movs	r1, #1
 8002dac:	4813      	ldr	r0, [pc, #76]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002dae:	f7ff f8d2 	bl	8001f56 <get_register>
 8002db2:	4603      	mov	r3, r0
		set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	461a      	mov	r2, r3
 8002dba:	2101      	movs	r1, #1
 8002dbc:	480f      	ldr	r0, [pc, #60]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002dbe:	f7ff f8db 	bl	8001f78 <set_register>
	for(int param = drain_volt_start; param <= drain_volt_end; param += drain_volt_incr){
 8002dc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	f4bf af47 	bcs.w	8002c62 <dvc_exec_msr_output_characteristics+0xbe>
	}

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002dd4:	4810      	ldr	r0, [pc, #64]	@ (8002e18 <dvc_exec_msr_output_characteristics+0x274>)
 8002dd6:	f000 fa33 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002dda:	2101      	movs	r1, #1
 8002ddc:	4807      	ldr	r0, [pc, #28]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002dde:	f7ff f8ba 	bl	8001f56 <get_register>
 8002de2:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002de4:	f023 0304 	bic.w	r3, r3, #4
 8002de8:	461a      	mov	r2, r3
 8002dea:	2101      	movs	r1, #1
 8002dec:	4803      	ldr	r0, [pc, #12]	@ (8002dfc <dvc_exec_msr_output_characteristics+0x258>)
 8002dee:	f7ff f8c3 	bl	8001f78 <set_register>
}
 8002df2:	bf00      	nop
 8002df4:	3730      	adds	r7, #48	@ 0x30
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	2000cadc 	.word	0x2000cadc
 8002e00:	20000004 	.word	0x20000004
 8002e04:	200003ac 	.word	0x200003ac
 8002e08:	2000031c 	.word	0x2000031c
 8002e0c:	20000010 	.word	0x20000010
 8002e10:	20000274 	.word	0x20000274
 8002e14:	200002c8 	.word	0x200002c8
 8002e18:	2000cedc 	.word	0x2000cedc
 8002e1c:	408f4000 	.word	0x408f4000
 8002e20:	20000014 	.word	0x20000014
 8002e24:	20000ad6 	.word	0x20000ad6
 8002e28:	20000ad9 	.word	0x20000ad9

08002e2c <dvc_exec_msr_capacitance_voltage_3p>:

void dvc_exec_msr_capacitance_voltage_3p(void){
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0

}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <dvc_exec_msr_electrochemical>:

void dvc_exec_msr_electrochemical(void){
 8002e3a:	b480      	push	{r7}
 8002e3c:	af00      	add	r7, sp, #0

}
 8002e3e:	bf00      	nop
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <dvc_exec_msr_low_resistance>:

void dvc_exec_msr_low_resistance(void){
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
	uint32_t pot_val, current_val;
	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002e4e:	2101      	movs	r1, #1
 8002e50:	482a      	ldr	r0, [pc, #168]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002e52:	f7ff f880 	bl	8001f56 <get_register>
 8002e56:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002e58:	f043 0304 	orr.w	r3, r3, #4
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4826      	ldr	r0, [pc, #152]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002e62:	f7ff f889 	bl	8001f78 <set_register>

	// get potentiometer value to configure current mirror
	current_val = get_register(&device_registers,DVC_2PM_LOWRESISTANCE_1);
 8002e66:	2126      	movs	r1, #38	@ 0x26
 8002e68:	4824      	ldr	r0, [pc, #144]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002e6a:	f7ff f874 	bl	8001f56 <get_register>
 8002e6e:	6078      	str	r0, [r7, #4]

	// calculate the potentiometer value
	pot_val = calculate_pot_value_curr_mirr(current_val);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	ee07 3a90 	vmov	s15, r3
 8002e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e7e:	f7ff f8e9 	bl	8002054 <calculate_pot_value_curr_mirr>
 8002e82:	4603      	mov	r3, r0
 8002e84:	603b      	str	r3, [r7, #0]

	// prepare buffer for potentiometer I2C tx
	set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val);
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	2100      	movs	r1, #0
 8002e8a:	481d      	ldr	r0, [pc, #116]	@ (8002f00 <dvc_exec_msr_low_resistance+0xb8>)
 8002e8c:	f7ff f8cc 	bl	8002028 <set_pot_buffer>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 8002e90:	2102      	movs	r1, #2
 8002e92:	481a      	ldr	r0, [pc, #104]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002e94:	f7ff f85f 	bl	8001f56 <get_register>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4819      	ldr	r0, [pc, #100]	@ (8002f04 <dvc_exec_msr_low_resistance+0xbc>)
 8002e9e:	f000 fa3f 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 8002ea2:	4818      	ldr	r0, [pc, #96]	@ (8002f04 <dvc_exec_msr_low_resistance+0xbc>)
 8002ea4:	f000 fa06 	bl	80032b4 <set_switch_network>

	// configure the current mirror (2 seconds delay for stabilization)
	config_current_mirror(&hi2c3,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 8002ea8:	4a15      	ldr	r2, [pc, #84]	@ (8002f00 <dvc_exec_msr_low_resistance+0xb8>)
 8002eaa:	2158      	movs	r1, #88	@ 0x58
 8002eac:	4816      	ldr	r0, [pc, #88]	@ (8002f08 <dvc_exec_msr_low_resistance+0xc0>)
 8002eae:	f7ff f9d5 	bl	800225c <config_current_mirror>
	HAL_Delay(2000);
 8002eb2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002eb6:	f000 fcd7 	bl	8003868 <HAL_Delay>

	// collect ADC samples
	collect_adc_samples_it(DVC_USE_ADC_1_SAMPLING | DVC_USE_ADC_2_SAMPLING);
 8002eba:	2003      	movs	r0, #3
 8002ebc:	f7fe ff8a 	bl	8001dd4 <collect_adc_samples_it>

	// wait for adc dma to complete
	while(adc_1_busy || adc_2_busy);
 8002ec0:	bf00      	nop
 8002ec2:	4b12      	ldr	r3, [pc, #72]	@ (8002f0c <dvc_exec_msr_low_resistance+0xc4>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1fa      	bne.n	8002ec2 <dvc_exec_msr_low_resistance+0x7a>
 8002ecc:	4b10      	ldr	r3, [pc, #64]	@ (8002f10 <dvc_exec_msr_low_resistance+0xc8>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f5      	bne.n	8002ec2 <dvc_exec_msr_low_resistance+0x7a>

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002ed6:	480b      	ldr	r0, [pc, #44]	@ (8002f04 <dvc_exec_msr_low_resistance+0xbc>)
 8002ed8:	f000 f9b2 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002edc:	2101      	movs	r1, #1
 8002ede:	4807      	ldr	r0, [pc, #28]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002ee0:	f7ff f839 	bl	8001f56 <get_register>
 8002ee4:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002ee6:	f023 0304 	bic.w	r3, r3, #4
 8002eea:	461a      	mov	r2, r3
 8002eec:	2101      	movs	r1, #1
 8002eee:	4803      	ldr	r0, [pc, #12]	@ (8002efc <dvc_exec_msr_low_resistance+0xb4>)
 8002ef0:	f7ff f842 	bl	8001f78 <set_register>
}
 8002ef4:	bf00      	nop
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	2000cadc 	.word	0x2000cadc
 8002f00:	20000018 	.word	0x20000018
 8002f04:	2000cedc 	.word	0x2000cedc
 8002f08:	200002c8 	.word	0x200002c8
 8002f0c:	20000ad4 	.word	0x20000ad4
 8002f10:	20000ad5 	.word	0x20000ad5

08002f14 <dvc_exec_msr_dc_resistance_4p>:

void dvc_exec_msr_dc_resistance_4p(void){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
	uint32_t pot_val, current_val;
	// set busy flag to indicate a measurement is in progress
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) | 0x4);
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	482a      	ldr	r0, [pc, #168]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002f1e:	f7ff f81a 	bl	8001f56 <get_register>
 8002f22:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002f24:	f043 0304 	orr.w	r3, r3, #4
 8002f28:	461a      	mov	r2, r3
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	4826      	ldr	r0, [pc, #152]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002f2e:	f7ff f823 	bl	8001f78 <set_register>

	// get potentiometer value to configure current mirror
	current_val = get_register(&device_registers,DVC_4PM_PROBERESISTANCE_1);
 8002f32:	2125      	movs	r1, #37	@ 0x25
 8002f34:	4824      	ldr	r0, [pc, #144]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002f36:	f7ff f80e 	bl	8001f56 <get_register>
 8002f3a:	6078      	str	r0, [r7, #4]

	// calculate the potentiometer value
	pot_val = calculate_pot_value_curr_mirr(current_val);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	ee07 3a90 	vmov	s15, r3
 8002f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f46:	eeb0 0a67 	vmov.f32	s0, s15
 8002f4a:	f7ff f883 	bl	8002054 <calculate_pot_value_curr_mirr>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	603b      	str	r3, [r7, #0]

	// prepare buffer for potentiometer I2C tx
	set_pot_buffer(curr_mrr_i2c_tx_buf,DVC_POT_AD5245_WP_WR_CMD,pot_val);
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	2100      	movs	r1, #0
 8002f56:	481d      	ldr	r0, [pc, #116]	@ (8002fcc <dvc_exec_msr_dc_resistance_4p+0xb8>)
 8002f58:	f7ff f866 	bl	8002028 <set_pot_buffer>

	// configure the switch network
	map_switch_network(&device_switch_network,get_register(&device_registers,DVC_PROBE_CONFIG));
 8002f5c:	2102      	movs	r1, #2
 8002f5e:	481a      	ldr	r0, [pc, #104]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002f60:	f7fe fff9 	bl	8001f56 <get_register>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4619      	mov	r1, r3
 8002f68:	4819      	ldr	r0, [pc, #100]	@ (8002fd0 <dvc_exec_msr_dc_resistance_4p+0xbc>)
 8002f6a:	f000 f9d9 	bl	8003320 <map_switch_network>
	set_switch_network(&device_switch_network);
 8002f6e:	4818      	ldr	r0, [pc, #96]	@ (8002fd0 <dvc_exec_msr_dc_resistance_4p+0xbc>)
 8002f70:	f000 f9a0 	bl	80032b4 <set_switch_network>

	// configure the current mirror (2 seconds delay for stabilization)
	config_current_mirror(&hi2c3,DVC_CURR_MRR_POT_I2C_ADDR,curr_mrr_i2c_tx_buf);
 8002f74:	4a15      	ldr	r2, [pc, #84]	@ (8002fcc <dvc_exec_msr_dc_resistance_4p+0xb8>)
 8002f76:	2158      	movs	r1, #88	@ 0x58
 8002f78:	4816      	ldr	r0, [pc, #88]	@ (8002fd4 <dvc_exec_msr_dc_resistance_4p+0xc0>)
 8002f7a:	f7ff f96f 	bl	800225c <config_current_mirror>
	HAL_Delay(2000);
 8002f7e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002f82:	f000 fc71 	bl	8003868 <HAL_Delay>

	// collect ADC samples
	collect_adc_samples_it(DVC_USE_ADC_1_SAMPLING | DVC_USE_ADC_2_SAMPLING);
 8002f86:	2003      	movs	r0, #3
 8002f88:	f7fe ff24 	bl	8001dd4 <collect_adc_samples_it>

	// wait for adc dma to complete
	while(adc_1_busy || adc_2_busy);
 8002f8c:	bf00      	nop
 8002f8e:	4b12      	ldr	r3, [pc, #72]	@ (8002fd8 <dvc_exec_msr_dc_resistance_4p+0xc4>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1fa      	bne.n	8002f8e <dvc_exec_msr_dc_resistance_4p+0x7a>
 8002f98:	4b10      	ldr	r3, [pc, #64]	@ (8002fdc <dvc_exec_msr_dc_resistance_4p+0xc8>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f5      	bne.n	8002f8e <dvc_exec_msr_dc_resistance_4p+0x7a>

	// disconnect switch network to cut power
	clear_switch_network(&device_switch_network);
 8002fa2:	480b      	ldr	r0, [pc, #44]	@ (8002fd0 <dvc_exec_msr_dc_resistance_4p+0xbc>)
 8002fa4:	f000 f94c 	bl	8003240 <clear_switch_network>

	// clear busy flag to indicate a measurement is complete
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
				 get_register(&device_registers,DVC_MEASUREMENT_CONFIG) & ~(0x4));
 8002fa8:	2101      	movs	r1, #1
 8002faa:	4807      	ldr	r0, [pc, #28]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002fac:	f7fe ffd3 	bl	8001f56 <get_register>
 8002fb0:	4603      	mov	r3, r0
	set_register(&device_registers,DVC_MEASUREMENT_CONFIG,
 8002fb2:	f023 0304 	bic.w	r3, r3, #4
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4803      	ldr	r0, [pc, #12]	@ (8002fc8 <dvc_exec_msr_dc_resistance_4p+0xb4>)
 8002fbc:	f7fe ffdc 	bl	8001f78 <set_register>
}
 8002fc0:	bf00      	nop
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	2000cadc 	.word	0x2000cadc
 8002fcc:	20000018 	.word	0x20000018
 8002fd0:	2000cedc 	.word	0x2000cedc
 8002fd4:	200002c8 	.word	0x200002c8
 8002fd8:	20000ad4 	.word	0x20000ad4
 8002fdc:	20000ad5 	.word	0x20000ad5

08002fe0 <dvc_exec_msr_impedance_spectroscopy_4p>:

void dvc_exec_msr_impedance_spectroscopy_4p(void){
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0

}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
	...

08002ff0 <run_device>:
uint8_t spi_tx_buf_dac_2_freq[] = {0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff};

RegisterMap_TypeDef device_registers;
SwitchNetwork_TypeDef device_switch_network;

void run_device(){
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,USER_LED_Pin,GPIO_PIN_SET); // Alive LED
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ffc:	4848      	ldr	r0, [pc, #288]	@ (8003120 <run_device+0x130>)
 8002ffe:	f001 fd91 	bl	8004b24 <HAL_GPIO_WritePin>
	MeasurementCfg_Type measurement_type = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	70fb      	strb	r3, [r7, #3]

	init_register_map(&device_registers);
 8003006:	4847      	ldr	r0, [pc, #284]	@ (8003124 <run_device+0x134>)
 8003008:	f7fe ff8c 	bl	8001f24 <init_register_map>
	init_switch_network(&device_switch_network);
 800300c:	4846      	ldr	r0, [pc, #280]	@ (8003128 <run_device+0x138>)
 800300e:	f000 f895 	bl	800313c <init_switch_network>
	clear_switch_network(&device_switch_network);
 8003012:	4845      	ldr	r0, [pc, #276]	@ (8003128 <run_device+0x138>)
 8003014:	f000 f914 	bl	8003240 <clear_switch_network>
//	pot_val_test();
	set_adc_sampling_freq(10000000UL);
 8003018:	4844      	ldr	r0, [pc, #272]	@ (800312c <run_device+0x13c>)
 800301a:	f7fe fe7f 	bl	8001d1c <set_adc_sampling_freq>
	set_adc_dma_callback_routines();
 800301e:	f7fe fe9f 	bl	8001d60 <set_adc_dma_callback_routines>
	for(int i = 0; i < DVC_MAX_NUM_ADC_SAMPLES; i++){
 8003022:	2300      	movs	r3, #0
 8003024:	607b      	str	r3, [r7, #4]
 8003026:	e014      	b.n	8003052 <run_device+0x62>
		adc_samples_1[i] = 0xdead;
 8003028:	4a41      	ldr	r2, [pc, #260]	@ (8003130 <run_device+0x140>)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 8003030:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		adc_samples_2[i] = 0xdead;
 8003034:	4a3f      	ldr	r2, [pc, #252]	@ (8003134 <run_device+0x144>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 800303c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		adc_samples_3[i] = 0xdead;
 8003040:	4a3d      	ldr	r2, [pc, #244]	@ (8003138 <run_device+0x148>)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f64d 61ad 	movw	r1, #57005	@ 0xdead
 8003048:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < DVC_MAX_NUM_ADC_SAMPLES; i++){
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3301      	adds	r3, #1
 8003050:	607b      	str	r3, [r7, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003058:	dbe6      	blt.n	8003028 <run_device+0x38>
	}

	while(1){
		if(get_register(&device_registers,DVC_MEASUREMENT_CONFIG)%2){
 800305a:	2101      	movs	r1, #1
 800305c:	4831      	ldr	r0, [pc, #196]	@ (8003124 <run_device+0x134>)
 800305e:	f7fe ff7a 	bl	8001f56 <get_register>
 8003062:	4603      	mov	r3, r0
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0f6      	beq.n	800305a <run_device+0x6a>
			measurement_type = (get_register(&device_registers,DVC_MEASUREMENT_CONFIG)>>6) & 0xF;
 800306c:	2101      	movs	r1, #1
 800306e:	482d      	ldr	r0, [pc, #180]	@ (8003124 <run_device+0x134>)
 8003070:	f7fe ff71 	bl	8001f56 <get_register>
 8003074:	4603      	mov	r3, r0
 8003076:	099b      	lsrs	r3, r3, #6
 8003078:	b2db      	uxtb	r3, r3
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	70fb      	strb	r3, [r7, #3]
			switch (measurement_type) {
 8003080:	78fb      	ldrb	r3, [r7, #3]
 8003082:	3b01      	subs	r3, #1
 8003084:	2b0a      	cmp	r3, #10
 8003086:	d849      	bhi.n	800311c <run_device+0x12c>
 8003088:	a201      	add	r2, pc, #4	@ (adr r2, 8003090 <run_device+0xa0>)
 800308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308e:	bf00      	nop
 8003090:	080030bd 	.word	0x080030bd
 8003094:	080030cd 	.word	0x080030cd
 8003098:	080030dd 	.word	0x080030dd
 800309c:	080030e3 	.word	0x080030e3
 80030a0:	080030f3 	.word	0x080030f3
 80030a4:	080030f9 	.word	0x080030f9
 80030a8:	080030ff 	.word	0x080030ff
 80030ac:	08003105 	.word	0x08003105
 80030b0:	0800310b 	.word	0x0800310b
 80030b4:	08003111 	.word	0x08003111
 80030b8:	08003117 	.word	0x08003117
				case DC_RESISTANCE:
					dvc_exec_msr_dc_resistance_2p();
 80030bc:	f7ff f8e8 	bl	8002290 <dvc_exec_msr_dc_resistance_2p>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 80030c0:	2200      	movs	r2, #0
 80030c2:	2101      	movs	r1, #1
 80030c4:	4817      	ldr	r0, [pc, #92]	@ (8003124 <run_device+0x134>)
 80030c6:	f7fe ff57 	bl	8001f78 <set_register>
					break;
 80030ca:	e028      	b.n	800311e <run_device+0x12e>
				case CURRENT_VOLTAGE:
					dvc_exec_msr_current_voltage();
 80030cc:	f7ff f944 	bl	8002358 <dvc_exec_msr_current_voltage>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 80030d0:	2200      	movs	r2, #0
 80030d2:	2101      	movs	r1, #1
 80030d4:	4813      	ldr	r0, [pc, #76]	@ (8003124 <run_device+0x134>)
 80030d6:	f7fe ff4f 	bl	8001f78 <set_register>
					break;
 80030da:	e020      	b.n	800311e <run_device+0x12e>
				case CAPACITANCE_VOLTAGE_2P:
					dvc_exec_msr_capacitance_voltage_2p();
 80030dc:	f7ff fa3e 	bl	800255c <dvc_exec_msr_capacitance_voltage_2p>
					break;
 80030e0:	e01d      	b.n	800311e <run_device+0x12e>
				case IMPEDANCE_SPECTROSCOPY_2P:
					dvc_exec_msr_impedance_spectroscopy_2p();
 80030e2:	f7ff fb09 	bl	80026f8 <dvc_exec_msr_impedance_spectroscopy_2p>
					set_register(&device_registers,DVC_MEASUREMENT_CONFIG,0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2101      	movs	r1, #1
 80030ea:	480e      	ldr	r0, [pc, #56]	@ (8003124 <run_device+0x134>)
 80030ec:	f7fe ff44 	bl	8001f78 <set_register>
					break;
 80030f0:	e015      	b.n	800311e <run_device+0x12e>
				case TRANSFER_CHARACTERISTICS:
					dvc_exec_msr_transfer_characteristics();
 80030f2:	f7ff fc13 	bl	800291c <dvc_exec_msr_transfer_characteristics>
					break;
 80030f6:	e012      	b.n	800311e <run_device+0x12e>
				case OUTPUT_CHARACTERISTICS:
					dvc_exec_msr_output_characteristics();
 80030f8:	f7ff fd54 	bl	8002ba4 <dvc_exec_msr_output_characteristics>
					break;
 80030fc:	e00f      	b.n	800311e <run_device+0x12e>
				case CAPACITANCE_VOLTAGE_3P:
					dvc_exec_msr_capacitance_voltage_3p();
 80030fe:	f7ff fe95 	bl	8002e2c <dvc_exec_msr_capacitance_voltage_3p>
					break;
 8003102:	e00c      	b.n	800311e <run_device+0x12e>
				case ELECTROCHEMICAL:
					dvc_exec_msr_electrochemical();
 8003104:	f7ff fe99 	bl	8002e3a <dvc_exec_msr_electrochemical>
					break;
 8003108:	e009      	b.n	800311e <run_device+0x12e>
				case LOW_RESISTANCE:
					dvc_exec_msr_low_resistance();
 800310a:	f7ff fe9d 	bl	8002e48 <dvc_exec_msr_low_resistance>
					break;
 800310e:	e006      	b.n	800311e <run_device+0x12e>
				case PROBE_RESISTANCE:
					dvc_exec_msr_dc_resistance_4p();
 8003110:	f7ff ff00 	bl	8002f14 <dvc_exec_msr_dc_resistance_4p>
					break;
 8003114:	e003      	b.n	800311e <run_device+0x12e>
				case IMPEDANCE_SPECTROSCOPY_4P:
					dvc_exec_msr_impedance_spectroscopy_4p();
 8003116:	f7ff ff63 	bl	8002fe0 <dvc_exec_msr_impedance_spectroscopy_4p>
					break;
 800311a:	e000      	b.n	800311e <run_device+0x12e>
				default:
					break;
 800311c:	bf00      	nop
		if(get_register(&device_registers,DVC_MEASUREMENT_CONFIG)%2){
 800311e:	e79c      	b.n	800305a <run_device+0x6a>
 8003120:	42020800 	.word	0x42020800
 8003124:	2000cadc 	.word	0x2000cadc
 8003128:	2000cedc 	.word	0x2000cedc
 800312c:	00989680 	.word	0x00989680
 8003130:	20000adc 	.word	0x20000adc
 8003134:	20004adc 	.word	0x20004adc
 8003138:	20008adc 	.word	0x20008adc

0800313c <init_switch_network>:
        ,SWTCH_RLY_09_Pin,SWTCH_RLY_10_Pin,SWTCH_RLY_11_Pin,SWTCH_RLY_12_Pin
        ,SWTCH_RLY_13_Pin,SWTCH_RLY_14_Pin,SWTCH_RLY_15_Pin,SWTCH_RLY_16_Pin
		,SWTCH_RLY_17_Pin,SWTCH_RLY_18_Pin,SWTCH_RLY_19_Pin,SWTCH_RLY_20_Pin
		,SWTCH_RLY_21_Pin,SWTCH_RLY_22_Pin,SWTCH_RLY_23_Pin};

void init_switch_network(SwitchNetwork_TypeDef* switch_network){
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8003144:	2301      	movs	r3, #1
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	e069      	b.n	800321e <init_switch_network+0xe2>
		switch_network->Relays[i].RelayId = i;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	b2d8      	uxtb	r0, r3
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	4613      	mov	r3, r2
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4413      	add	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	4602      	mov	r2, r0
 800315e:	701a      	strb	r2, [r3, #0]
		switch_network->Relays[i].AssociatedProbe = 0;
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4613      	mov	r3, r2
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4413      	add	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3301      	adds	r3, #1
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]
		switch_network->Relays[i].RelayState = GPIO_PIN_RESET;
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	3302      	adds	r3, #2
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
		if(i < 17){
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b10      	cmp	r3, #16
 800318c:	dc0a      	bgt.n	80031a4 <init_switch_network+0x68>
			switch_network->Relays[i].AssociatedGPIOPort = GPIOF;
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	3304      	adds	r3, #4
 800319e:	4a24      	ldr	r2, [pc, #144]	@ (8003230 <init_switch_network+0xf4>)
 80031a0:	601a      	str	r2, [r3, #0]
 80031a2:	e029      	b.n	80031f8 <init_switch_network+0xbc>
		}
		else if(i == 18 || i == 19 || i == 20 || i == 23){
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b12      	cmp	r3, #18
 80031a8:	d008      	beq.n	80031bc <init_switch_network+0x80>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b13      	cmp	r3, #19
 80031ae:	d005      	beq.n	80031bc <init_switch_network+0x80>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2b14      	cmp	r3, #20
 80031b4:	d002      	beq.n	80031bc <init_switch_network+0x80>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2b17      	cmp	r3, #23
 80031ba:	d10a      	bne.n	80031d2 <init_switch_network+0x96>
			switch_network->Relays[i].AssociatedGPIOPort = GPIOB;
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4613      	mov	r3, r2
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	3304      	adds	r3, #4
 80031cc:	4a19      	ldr	r2, [pc, #100]	@ (8003234 <init_switch_network+0xf8>)
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	e012      	b.n	80031f8 <init_switch_network+0xbc>
		}
		else if(i == 17 || i == 21 || i == 22){
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b11      	cmp	r3, #17
 80031d6:	d005      	beq.n	80031e4 <init_switch_network+0xa8>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2b15      	cmp	r3, #21
 80031dc:	d002      	beq.n	80031e4 <init_switch_network+0xa8>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b16      	cmp	r3, #22
 80031e2:	d109      	bne.n	80031f8 <init_switch_network+0xbc>
			switch_network->Relays[i].AssociatedGPIOPort = GPIOC;
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	4613      	mov	r3, r2
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	4413      	add	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	3304      	adds	r3, #4
 80031f4:	4a10      	ldr	r2, [pc, #64]	@ (8003238 <init_switch_network+0xfc>)
 80031f6:	601a      	str	r2, [r3, #0]
		}
		switch_network->Relays[i].AssociatedGPIO = swnt_pin_list[i-1];
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	4a0f      	ldr	r2, [pc, #60]	@ (800323c <init_switch_network+0x100>)
 80031fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003202:	b298      	uxth	r0, r3
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4613      	mov	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	4413      	add	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	3308      	adds	r3, #8
 8003214:	4602      	mov	r2, r0
 8003216:	801a      	strh	r2, [r3, #0]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3301      	adds	r3, #1
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b17      	cmp	r3, #23
 8003222:	dd92      	ble.n	800314a <init_switch_network+0xe>
	}
	return;
 8003224:	bf00      	nop
}
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	42021400 	.word	0x42021400
 8003234:	42020400 	.word	0x42020400
 8003238:	42020800 	.word	0x42020800
 800323c:	2000001c 	.word	0x2000001c

08003240 <clear_switch_network>:

void clear_switch_network(SwitchNetwork_TypeDef* switch_network){
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 8003248:	2301      	movs	r3, #1
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	e02b      	b.n	80032a6 <clear_switch_network+0x66>
		switch_network->Relays[i].RelayState = GPIO_PIN_RESET;
 800324e:	6879      	ldr	r1, [r7, #4]
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4613      	mov	r3, r2
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	3302      	adds	r3, #2
 800325e:	2200      	movs	r2, #0
 8003260:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(switch_network->Relays[i].AssociatedGPIOPort,
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	4613      	mov	r3, r2
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	4413      	add	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	3304      	adds	r3, #4
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	4613      	mov	r3, r2
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	3308      	adds	r3, #8
 8003284:	881c      	ldrh	r4, [r3, #0]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4613      	mov	r3, r2
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	440b      	add	r3, r1
 8003294:	3302      	adds	r3, #2
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	4621      	mov	r1, r4
 800329c:	f001 fc42 	bl	8004b24 <HAL_GPIO_WritePin>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	3301      	adds	r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b17      	cmp	r3, #23
 80032aa:	ddd0      	ble.n	800324e <clear_switch_network+0xe>
						  switch_network->Relays[i].AssociatedGPIO,
						  switch_network->Relays[i].RelayState);
	}
	return;
 80032ac:	bf00      	nop
}
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd90      	pop	{r4, r7, pc}

080032b4 <set_switch_network>:

void set_switch_network(SwitchNetwork_TypeDef* switch_network){
 80032b4:	b590      	push	{r4, r7, lr}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
	if(!switch_network->ValidSwitchNetwork) return;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d028      	beq.n	8003318 <set_switch_network+0x64>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 80032c6:	2301      	movs	r3, #1
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	e021      	b.n	8003310 <set_switch_network+0x5c>
		HAL_GPIO_WritePin(switch_network->Relays[i].AssociatedGPIOPort,
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4613      	mov	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	3304      	adds	r3, #4
 80032dc:	6818      	ldr	r0, [r3, #0]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	3308      	adds	r3, #8
 80032ee:	881c      	ldrh	r4, [r3, #0]
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	4613      	mov	r3, r2
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	3302      	adds	r3, #2
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	4621      	mov	r1, r4
 8003306:	f001 fc0d 	bl	8004b24 <HAL_GPIO_WritePin>
	for(int i = 1; i <= DVC_TOTAL_RELAY_COUNT; i++){
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3301      	adds	r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2b17      	cmp	r3, #23
 8003314:	ddda      	ble.n	80032cc <set_switch_network+0x18>
						  switch_network->Relays[i].AssociatedGPIO,
						  switch_network->Relays[i].RelayState);
	}
	return;
 8003316:	e000      	b.n	800331a <set_switch_network+0x66>
	if(!switch_network->ValidSwitchNetwork) return;
 8003318:	bf00      	nop
}
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bd90      	pop	{r4, r7, pc}

08003320 <map_switch_network>:
					  switch_network->Relays[20].AssociatedGPIO);
	HAL_Delay(2000);
	return;
}

void map_switch_network(SwitchNetwork_TypeDef* switch_network, uint32_t switch_network_config){
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
	MeasurementCfg_Type measurement_type = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	777b      	strb	r3, [r7, #29]
	measurement_type = (get_register(&device_registers,DVC_MEASUREMENT_CONFIG)>>6) & 0xF;
 800332e:	2101      	movs	r1, #1
 8003330:	48a7      	ldr	r0, [pc, #668]	@ (80035d0 <map_switch_network+0x2b0>)
 8003332:	f7fe fe10 	bl	8001f56 <get_register>
 8003336:	4603      	mov	r3, r0
 8003338:	099b      	lsrs	r3, r3, #6
 800333a:	b2db      	uxtb	r3, r3
 800333c:	f003 030f 	and.w	r3, r3, #15
 8003340:	777b      	strb	r3, [r7, #29]
	// set the basic flags
	switch_network->ValidSwitchNetwork = 1;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
	uint8_t volt_src_1_used = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	77fb      	strb	r3, [r7, #31]
	uint8_t adc_1_used = 0;
 800334e:	2300      	movs	r3, #0
 8003350:	77bb      	strb	r3, [r7, #30]
	uint8_t adc_2_used = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	773b      	strb	r3, [r7, #28]
	uint8_t adc_3_used = 0;
 8003356:	2300      	movs	r3, #0
 8003358:	76fb      	strb	r3, [r7, #27]
	uint8_t used_probes = switch_network_config & 0x0F;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	b2db      	uxtb	r3, r3
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	76bb      	strb	r3, [r7, #26]

	// decode configuration values
	uint8_t probe_1_cfg = (switch_network_config >> 4) & 0x1F;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	091b      	lsrs	r3, r3, #4
 8003368:	b2db      	uxtb	r3, r3
 800336a:	f003 031f 	and.w	r3, r3, #31
 800336e:	767b      	strb	r3, [r7, #25]
	uint8_t probe_2_cfg = (switch_network_config >> 9) & 0x1F;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	0a5b      	lsrs	r3, r3, #9
 8003374:	b2db      	uxtb	r3, r3
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	763b      	strb	r3, [r7, #24]
	uint8_t probe_3_cfg = (switch_network_config >> 14)& 0x1F;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	0b9b      	lsrs	r3, r3, #14
 8003380:	b2db      	uxtb	r3, r3
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	75fb      	strb	r3, [r7, #23]
	uint8_t probe_4_cfg = (switch_network_config >> 19)& 0x1F;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	0cdb      	lsrs	r3, r3, #19
 800338c:	b2db      	uxtb	r3, r3
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	75bb      	strb	r3, [r7, #22]

	// decode source configurations
	uint8_t probe_1_cfg_src = (probe_1_cfg >> 2) & 0x07;
 8003394:	7e7b      	ldrb	r3, [r7, #25]
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	b2db      	uxtb	r3, r3
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	757b      	strb	r3, [r7, #21]
	uint8_t probe_2_cfg_src = (probe_2_cfg >> 2) & 0x07;
 80033a0:	7e3b      	ldrb	r3, [r7, #24]
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	753b      	strb	r3, [r7, #20]
	uint8_t probe_3_cfg_src = (probe_3_cfg >> 2) & 0x07;
 80033ac:	7dfb      	ldrb	r3, [r7, #23]
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	74fb      	strb	r3, [r7, #19]
	uint8_t probe_4_cfg_src = (probe_4_cfg >> 2) & 0x07;
 80033b8:	7dbb      	ldrb	r3, [r7, #22]
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	74bb      	strb	r3, [r7, #18]

	// decode monitor configurations
	uint8_t probe_1_cfg_mon = (probe_1_cfg) & 0x03;
 80033c4:	7e7b      	ldrb	r3, [r7, #25]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	747b      	strb	r3, [r7, #17]
	uint8_t probe_2_cfg_mon = (probe_2_cfg) & 0x03;
 80033cc:	7e3b      	ldrb	r3, [r7, #24]
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	743b      	strb	r3, [r7, #16]
	uint8_t probe_3_cfg_mon = (probe_3_cfg) & 0x03;
 80033d4:	7dfb      	ldrb	r3, [r7, #23]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	73fb      	strb	r3, [r7, #15]
	uint8_t probe_4_cfg_mon = (probe_4_cfg) & 0x03;
 80033dc:	7dbb      	ldrb	r3, [r7, #22]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	73bb      	strb	r3, [r7, #14]

	// --------------------------------------------------------------------
	// PROBE 1 CFG
	if(used_probes & 0x01){
 80033e4:	7ebb      	ldrb	r3, [r7, #26]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d049      	beq.n	8003482 <map_switch_network+0x162>
		if(probe_1_cfg_src == 0){}
 80033ee:	7d7b      	ldrb	r3, [r7, #21]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d025      	beq.n	8003440 <map_switch_network+0x120>
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_DCV || probe_1_cfg_src == DVC_PROBE_SUPPLY_ACV){
 80033f4:	7d7b      	ldrb	r3, [r7, #21]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d002      	beq.n	8003400 <map_switch_network+0xe0>
 80033fa:	7d7b      	ldrb	r3, [r7, #21]
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d10c      	bne.n	800341a <map_switch_network+0xfa>
			if(!volt_src_1_used){
 8003400:	7ffb      	ldrb	r3, [r7, #31]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d105      	bne.n	8003412 <map_switch_network+0xf2>
				switch_network->Relays[1].RelayState = GPIO_PIN_SET;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	739a      	strb	r2, [r3, #14]
				volt_src_1_used = 1;
 800340c:	2301      	movs	r3, #1
 800340e:	77fb      	strb	r3, [r7, #31]
			if(!volt_src_1_used){
 8003410:	e016      	b.n	8003440 <map_switch_network+0x120>
			}
			else{
				switch_network->Relays[2].RelayState = GPIO_PIN_SET;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	769a      	strb	r2, [r3, #26]
			if(!volt_src_1_used){
 8003418:	e012      	b.n	8003440 <map_switch_network+0x120>
			}
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_DCI){
 800341a:	7d7b      	ldrb	r3, [r7, #21]
 800341c:	2b03      	cmp	r3, #3
 800341e:	d104      	bne.n	800342a <map_switch_network+0x10a>
			switch_network->Relays[3].RelayState = GPIO_PIN_SET;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 8003428:	e00a      	b.n	8003440 <map_switch_network+0x120>
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_ACI){
 800342a:	7d7b      	ldrb	r3, [r7, #21]
 800342c:	2b04      	cmp	r3, #4
 800342e:	d107      	bne.n	8003440 <map_switch_network+0x120>
			switch_network->Relays[3].RelayState = GPIO_PIN_SET;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		}
		else if(probe_1_cfg_src == DVC_PROBE_SUPPLY_GND){}

		if(probe_1_cfg_mon == 0){}
 8003440:	7c7b      	ldrb	r3, [r7, #17]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d01d      	beq.n	8003482 <map_switch_network+0x162>
		else if(probe_1_cfg_mon == DVC_PROBE_MEASURE_VOL){
 8003446:	7c7b      	ldrb	r3, [r7, #17]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d102      	bne.n	8003452 <map_switch_network+0x132>
			adc_1_used = 1;
 800344c:	2301      	movs	r3, #1
 800344e:	77bb      	strb	r3, [r7, #30]
 8003450:	e017      	b.n	8003482 <map_switch_network+0x162>
		}
		else if(probe_1_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8003452:	7c7b      	ldrb	r3, [r7, #17]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d114      	bne.n	8003482 <map_switch_network+0x162>
			switch_network->Relays[4].RelayState = GPIO_PIN_SET;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
			if(measurement_type == CAPACITANCE_VOLTAGE_2P){
 8003460:	7f7b      	ldrb	r3, [r7, #29]
 8003462:	2b03      	cmp	r3, #3
 8003464:	d103      	bne.n	800346e <map_switch_network+0x14e>
				switch_network->Relays[22].RelayState = GPIO_PIN_SET;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
			}
			if(measurement_type == TRANSFER_CHARACTERISTICS || measurement_type == OUTPUT_CHARACTERISTICS){
 800346e:	7f7b      	ldrb	r3, [r7, #29]
 8003470:	2b05      	cmp	r3, #5
 8003472:	d002      	beq.n	800347a <map_switch_network+0x15a>
 8003474:	7f7b      	ldrb	r3, [r7, #29]
 8003476:	2b06      	cmp	r3, #6
 8003478:	d103      	bne.n	8003482 <map_switch_network+0x162>
				switch_network->Relays[23].RelayState = GPIO_PIN_SET;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 2 CFG
	if(used_probes & 0x02){
 8003482:	7ebb      	ldrb	r3, [r7, #26]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d059      	beq.n	8003540 <map_switch_network+0x220>
		if(probe_2_cfg_src == 0){}
 800348c:	7d3b      	ldrb	r3, [r7, #20]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d027      	beq.n	80034e2 <map_switch_network+0x1c2>
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_DCV || probe_2_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8003492:	7d3b      	ldrb	r3, [r7, #20]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d002      	beq.n	800349e <map_switch_network+0x17e>
 8003498:	7d3b      	ldrb	r3, [r7, #20]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d10e      	bne.n	80034bc <map_switch_network+0x19c>
			if(!volt_src_1_used){
 800349e:	7ffb      	ldrb	r3, [r7, #31]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d106      	bne.n	80034b2 <map_switch_network+0x192>
				switch_network->Relays[5].RelayState = GPIO_PIN_SET;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
				volt_src_1_used = 1;
 80034ac:	2301      	movs	r3, #1
 80034ae:	77fb      	strb	r3, [r7, #31]
			if(!volt_src_1_used){
 80034b0:	e017      	b.n	80034e2 <map_switch_network+0x1c2>
			}
			else{
				switch_network->Relays[6].RelayState = GPIO_PIN_SET;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
			if(!volt_src_1_used){
 80034ba:	e012      	b.n	80034e2 <map_switch_network+0x1c2>
			}
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_DCI){
 80034bc:	7d3b      	ldrb	r3, [r7, #20]
 80034be:	2b03      	cmp	r3, #3
 80034c0:	d104      	bne.n	80034cc <map_switch_network+0x1ac>
			switch_network->Relays[7].RelayState = GPIO_PIN_SET;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
 80034ca:	e00a      	b.n	80034e2 <map_switch_network+0x1c2>
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_ACI){
 80034cc:	7d3b      	ldrb	r3, [r7, #20]
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d107      	bne.n	80034e2 <map_switch_network+0x1c2>
			switch_network->Relays[7].RelayState = GPIO_PIN_SET;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		}
		else if(probe_2_cfg_src == DVC_PROBE_SUPPLY_GND){}

		if(probe_2_cfg_mon == 0){}
 80034e2:	7c3b      	ldrb	r3, [r7, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d02b      	beq.n	8003540 <map_switch_network+0x220>
		else if(probe_2_cfg_mon == DVC_PROBE_MEASURE_VOL){
 80034e8:	7c3b      	ldrb	r3, [r7, #16]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d110      	bne.n	8003510 <map_switch_network+0x1f0>
			if(adc_1_used){
 80034ee:	7fbb      	ldrb	r3, [r7, #30]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d006      	beq.n	8003502 <map_switch_network+0x1e2>
				switch_network->Relays[18].RelayState = GPIO_PIN_SET;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				adc_2_used = 1;
 80034fc:	2301      	movs	r3, #1
 80034fe:	773b      	strb	r3, [r7, #28]
 8003500:	e01e      	b.n	8003540 <map_switch_network+0x220>
			}
			else{
				switch_network->Relays[17].RelayState = GPIO_PIN_SET;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				adc_1_used = 1;
 800350a:	2301      	movs	r3, #1
 800350c:	77bb      	strb	r3, [r7, #30]
 800350e:	e017      	b.n	8003540 <map_switch_network+0x220>
			}
		}
		else if(probe_2_cfg_mon == DVC_PROBE_MEASURE_CUR){
 8003510:	7c3b      	ldrb	r3, [r7, #16]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d114      	bne.n	8003540 <map_switch_network+0x220>
			switch_network->Relays[8].RelayState = GPIO_PIN_SET;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
			if(measurement_type == CAPACITANCE_VOLTAGE_2P){
 800351e:	7f7b      	ldrb	r3, [r7, #29]
 8003520:	2b03      	cmp	r3, #3
 8003522:	d103      	bne.n	800352c <map_switch_network+0x20c>
				switch_network->Relays[22].RelayState = GPIO_PIN_SET;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
			}
			if(measurement_type == TRANSFER_CHARACTERISTICS || measurement_type == OUTPUT_CHARACTERISTICS){
 800352c:	7f7b      	ldrb	r3, [r7, #29]
 800352e:	2b05      	cmp	r3, #5
 8003530:	d002      	beq.n	8003538 <map_switch_network+0x218>
 8003532:	7f7b      	ldrb	r3, [r7, #29]
 8003534:	2b06      	cmp	r3, #6
 8003536:	d103      	bne.n	8003540 <map_switch_network+0x220>
				switch_network->Relays[23].RelayState = GPIO_PIN_SET;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 3 CFG
	if(used_probes & 0x04){
 8003540:	7ebb      	ldrb	r3, [r7, #26]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b00      	cmp	r3, #0
 8003548:	d05c      	beq.n	8003604 <map_switch_network+0x2e4>
		if(probe_3_cfg_src == 0){}
 800354a:	7cfb      	ldrb	r3, [r7, #19]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d027      	beq.n	80035a0 <map_switch_network+0x280>
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_DCV || probe_3_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8003550:	7cfb      	ldrb	r3, [r7, #19]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d002      	beq.n	800355c <map_switch_network+0x23c>
 8003556:	7cfb      	ldrb	r3, [r7, #19]
 8003558:	2b02      	cmp	r3, #2
 800355a:	d10e      	bne.n	800357a <map_switch_network+0x25a>
			if(!volt_src_1_used){
 800355c:	7ffb      	ldrb	r3, [r7, #31]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d106      	bne.n	8003570 <map_switch_network+0x250>
				switch_network->Relays[9].RelayState = GPIO_PIN_SET;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
				volt_src_1_used = 1;
 800356a:	2301      	movs	r3, #1
 800356c:	77fb      	strb	r3, [r7, #31]
			if(!volt_src_1_used){
 800356e:	e017      	b.n	80035a0 <map_switch_network+0x280>
			}
			else{
				switch_network->Relays[10].RelayState = GPIO_PIN_SET;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
			if(!volt_src_1_used){
 8003578:	e012      	b.n	80035a0 <map_switch_network+0x280>
			}
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_DCI){
 800357a:	7cfb      	ldrb	r3, [r7, #19]
 800357c:	2b03      	cmp	r3, #3
 800357e:	d104      	bne.n	800358a <map_switch_network+0x26a>
			switch_network->Relays[11].RelayState = GPIO_PIN_SET;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
 8003588:	e00a      	b.n	80035a0 <map_switch_network+0x280>
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_ACI){
 800358a:	7cfb      	ldrb	r3, [r7, #19]
 800358c:	2b04      	cmp	r3, #4
 800358e:	d107      	bne.n	80035a0 <map_switch_network+0x280>
			switch_network->Relays[11].RelayState = GPIO_PIN_SET;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		}
		else if(probe_3_cfg_src == DVC_PROBE_SUPPLY_GND){}

		if(probe_3_cfg_mon == 0){}
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d02e      	beq.n	8003604 <map_switch_network+0x2e4>
		else if(probe_3_cfg_mon == DVC_PROBE_MEASURE_VOL){
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d113      	bne.n	80035d4 <map_switch_network+0x2b4>
			if(adc_1_used){
 80035ac:	7fbb      	ldrb	r3, [r7, #30]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d006      	beq.n	80035c0 <map_switch_network+0x2a0>
				switch_network->Relays[20].RelayState = GPIO_PIN_SET;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
				adc_2_used = 1;
 80035ba:	2301      	movs	r3, #1
 80035bc:	773b      	strb	r3, [r7, #28]
 80035be:	e021      	b.n	8003604 <map_switch_network+0x2e4>
			}
			else{
				switch_network->Relays[19].RelayState = GPIO_PIN_SET;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
				adc_1_used = 1;
 80035c8:	2301      	movs	r3, #1
 80035ca:	77bb      	strb	r3, [r7, #30]
 80035cc:	e01a      	b.n	8003604 <map_switch_network+0x2e4>
 80035ce:	bf00      	nop
 80035d0:	2000cadc 	.word	0x2000cadc
			}
		}
		else if(probe_3_cfg_mon == DVC_PROBE_MEASURE_CUR){
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d114      	bne.n	8003604 <map_switch_network+0x2e4>
			switch_network->Relays[12].RelayState = GPIO_PIN_SET;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
			if(measurement_type == CAPACITANCE_VOLTAGE_2P){
 80035e2:	7f7b      	ldrb	r3, [r7, #29]
 80035e4:	2b03      	cmp	r3, #3
 80035e6:	d103      	bne.n	80035f0 <map_switch_network+0x2d0>
				switch_network->Relays[22].RelayState = GPIO_PIN_SET;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
			}
			if(measurement_type == TRANSFER_CHARACTERISTICS || measurement_type == OUTPUT_CHARACTERISTICS){
 80035f0:	7f7b      	ldrb	r3, [r7, #29]
 80035f2:	2b05      	cmp	r3, #5
 80035f4:	d002      	beq.n	80035fc <map_switch_network+0x2dc>
 80035f6:	7f7b      	ldrb	r3, [r7, #29]
 80035f8:	2b06      	cmp	r3, #6
 80035fa:	d103      	bne.n	8003604 <map_switch_network+0x2e4>
				switch_network->Relays[23].RelayState = GPIO_PIN_SET;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	}
	// --------------------------------------------------------------------

	// --------------------------------------------------------------------
	// PROBE 4 CFG
	if(used_probes & 0x08){
 8003604:	7ebb      	ldrb	r3, [r7, #26]
 8003606:	f003 0308 	and.w	r3, r3, #8
 800360a:	2b00      	cmp	r3, #0
 800360c:	d062      	beq.n	80036d4 <map_switch_network+0x3b4>
		if(probe_4_cfg_src == 0){}
 800360e:	7cbb      	ldrb	r3, [r7, #18]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d027      	beq.n	8003664 <map_switch_network+0x344>
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_DCV || probe_4_cfg_src == DVC_PROBE_SUPPLY_ACV){
 8003614:	7cbb      	ldrb	r3, [r7, #18]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d002      	beq.n	8003620 <map_switch_network+0x300>
 800361a:	7cbb      	ldrb	r3, [r7, #18]
 800361c:	2b02      	cmp	r3, #2
 800361e:	d10e      	bne.n	800363e <map_switch_network+0x31e>
			if(!volt_src_1_used){
 8003620:	7ffb      	ldrb	r3, [r7, #31]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <map_switch_network+0x314>
				switch_network->Relays[13].RelayState = GPIO_PIN_SET;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
				volt_src_1_used = 1;
 800362e:	2301      	movs	r3, #1
 8003630:	77fb      	strb	r3, [r7, #31]
			if(!volt_src_1_used){
 8003632:	e017      	b.n	8003664 <map_switch_network+0x344>
			}
			else{
				switch_network->Relays[14].RelayState = GPIO_PIN_SET;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
			if(!volt_src_1_used){
 800363c:	e012      	b.n	8003664 <map_switch_network+0x344>
			}
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_DCI){
 800363e:	7cbb      	ldrb	r3, [r7, #18]
 8003640:	2b03      	cmp	r3, #3
 8003642:	d104      	bne.n	800364e <map_switch_network+0x32e>
			switch_network->Relays[15].RelayState = GPIO_PIN_SET;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
 800364c:	e00a      	b.n	8003664 <map_switch_network+0x344>
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_ACI){
 800364e:	7cbb      	ldrb	r3, [r7, #18]
 8003650:	2b04      	cmp	r3, #4
 8003652:	d107      	bne.n	8003664 <map_switch_network+0x344>
			switch_network->Relays[15].RelayState = GPIO_PIN_SET;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
			switch_network->Relays[21].RelayState = GPIO_PIN_SET;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		}
		else if(probe_4_cfg_src == DVC_PROBE_SUPPLY_GND){}

		if(probe_4_cfg_mon == 0){}
 8003664:	7bbb      	ldrb	r3, [r7, #14]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d034      	beq.n	80036d4 <map_switch_network+0x3b4>
		else if(probe_4_cfg_mon == DVC_PROBE_MEASURE_VOL){
 800366a:	7bbb      	ldrb	r3, [r7, #14]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d118      	bne.n	80036a2 <map_switch_network+0x382>
			if(adc_1_used){
 8003670:	7fbb      	ldrb	r3, [r7, #30]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <map_switch_network+0x36c>
				switch_network->Relays[20].RelayState = GPIO_PIN_SET;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
				switch_network->Relays[18].RelayState = GPIO_PIN_SET;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				adc_2_used = 1;
 8003686:	2301      	movs	r3, #1
 8003688:	773b      	strb	r3, [r7, #28]
				switch_network->Relays[23].RelayState = GPIO_PIN_SET;
			}
		}
	}
	// --------------------------------------------------------------------
	return;
 800368a:	e023      	b.n	80036d4 <map_switch_network+0x3b4>
				switch_network->Relays[19].RelayState = GPIO_PIN_SET;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
				switch_network->Relays[17].RelayState = GPIO_PIN_SET;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				adc_1_used = 1;
 800369c:	2301      	movs	r3, #1
 800369e:	77bb      	strb	r3, [r7, #30]
	return;
 80036a0:	e018      	b.n	80036d4 <map_switch_network+0x3b4>
		else if(probe_4_cfg_mon == DVC_PROBE_MEASURE_CUR){
 80036a2:	7bbb      	ldrb	r3, [r7, #14]
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d115      	bne.n	80036d4 <map_switch_network+0x3b4>
			switch_network->Relays[16].RelayState = GPIO_PIN_SET;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
			if(measurement_type == CAPACITANCE_VOLTAGE_2P){
 80036b0:	7f7b      	ldrb	r3, [r7, #29]
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d103      	bne.n	80036be <map_switch_network+0x39e>
				switch_network->Relays[22].RelayState = GPIO_PIN_SET;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
			if(measurement_type == TRANSFER_CHARACTERISTICS || measurement_type == OUTPUT_CHARACTERISTICS){
 80036be:	7f7b      	ldrb	r3, [r7, #29]
 80036c0:	2b05      	cmp	r3, #5
 80036c2:	d002      	beq.n	80036ca <map_switch_network+0x3aa>
 80036c4:	7f7b      	ldrb	r3, [r7, #29]
 80036c6:	2b06      	cmp	r3, #6
 80036c8:	d104      	bne.n	80036d4 <map_switch_network+0x3b4>
				switch_network->Relays[23].RelayState = GPIO_PIN_SET;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	return;
 80036d2:	bf00      	nop
 80036d4:	bf00      	nop
}
 80036d6:	3720      	adds	r7, #32
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036e0:	4b12      	ldr	r3, [pc, #72]	@ (800372c <HAL_Init+0x50>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a11      	ldr	r2, [pc, #68]	@ (800372c <HAL_Init+0x50>)
 80036e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036ec:	2003      	movs	r0, #3
 80036ee:	f000 f98c 	bl	8003a0a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80036f2:	f004 fab5 	bl	8007c60 <HAL_RCC_GetSysClockFreq>
 80036f6:	4602      	mov	r2, r0
 80036f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003730 <HAL_Init+0x54>)
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	490c      	ldr	r1, [pc, #48]	@ (8003734 <HAL_Init+0x58>)
 8003702:	5ccb      	ldrb	r3, [r1, r3]
 8003704:	fa22 f303 	lsr.w	r3, r2, r3
 8003708:	4a0b      	ldr	r2, [pc, #44]	@ (8003738 <HAL_Init+0x5c>)
 800370a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800370c:	2004      	movs	r0, #4
 800370e:	f000 f9d1 	bl	8003ab4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003712:	200f      	movs	r0, #15
 8003714:	f000 f812 	bl	800373c <HAL_InitTick>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e002      	b.n	8003728 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003722:	f7fd feaf 	bl	8001484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40022000 	.word	0x40022000
 8003730:	46020c00 	.word	0x46020c00
 8003734:	0800fa50 	.word	0x0800fa50
 8003738:	20000000 	.word	0x20000000

0800373c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003748:	4b33      	ldr	r3, [pc, #204]	@ (8003818 <HAL_InitTick+0xdc>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e05c      	b.n	800380e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003754:	4b31      	ldr	r3, [pc, #196]	@ (800381c <HAL_InitTick+0xe0>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b04      	cmp	r3, #4
 800375e:	d10c      	bne.n	800377a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003760:	4b2f      	ldr	r3, [pc, #188]	@ (8003820 <HAL_InitTick+0xe4>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	4b2c      	ldr	r3, [pc, #176]	@ (8003818 <HAL_InitTick+0xdc>)
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	4619      	mov	r1, r3
 800376a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800376e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003772:	fbb2 f3f3 	udiv	r3, r2, r3
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	e037      	b.n	80037ea <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800377a:	f000 f9f3 	bl	8003b64 <HAL_SYSTICK_GetCLKSourceConfig>
 800377e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d023      	beq.n	80037ce <HAL_InitTick+0x92>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d82d      	bhi.n	80037e8 <HAL_InitTick+0xac>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_InitTick+0x5e>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d00d      	beq.n	80037b4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003798:	e026      	b.n	80037e8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800379a:	4b21      	ldr	r3, [pc, #132]	@ (8003820 <HAL_InitTick+0xe4>)
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	4b1e      	ldr	r3, [pc, #120]	@ (8003818 <HAL_InitTick+0xdc>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	4619      	mov	r1, r3
 80037a4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80037a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b0:	60fb      	str	r3, [r7, #12]
        break;
 80037b2:	e01a      	b.n	80037ea <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80037b4:	4b18      	ldr	r3, [pc, #96]	@ (8003818 <HAL_InitTick+0xdc>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	461a      	mov	r2, r3
 80037ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037be:	fbb3 f3f2 	udiv	r3, r3, r2
 80037c2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80037c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ca:	60fb      	str	r3, [r7, #12]
        break;
 80037cc:	e00d      	b.n	80037ea <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80037ce:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <HAL_InitTick+0xdc>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80037dc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	60fb      	str	r3, [r7, #12]
        break;
 80037e6:	e000      	b.n	80037ea <HAL_InitTick+0xae>
        break;
 80037e8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f940 	bl	8003a70 <HAL_SYSTICK_Config>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e009      	b.n	800380e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037fa:	2200      	movs	r2, #0
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003802:	f000 f90d 	bl	8003a20 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8003806:	4a07      	ldr	r2, [pc, #28]	@ (8003824 <HAL_InitTick+0xe8>)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	2000007c 	.word	0x2000007c
 800381c:	e000e010 	.word	0xe000e010
 8003820:	20000000 	.word	0x20000000
 8003824:	20000078 	.word	0x20000078

08003828 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800382c:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <HAL_IncTick+0x20>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <HAL_IncTick+0x24>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4413      	add	r3, r2
 8003838:	4a04      	ldr	r2, [pc, #16]	@ (800384c <HAL_IncTick+0x24>)
 800383a:	6013      	str	r3, [r2, #0]
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	2000007c 	.word	0x2000007c
 800384c:	2000d000 	.word	0x2000d000

08003850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  return uwTick;
 8003854:	4b03      	ldr	r3, [pc, #12]	@ (8003864 <HAL_GetTick+0x14>)
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	2000d000 	.word	0x2000d000

08003868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003870:	f7ff ffee 	bl	8003850 <HAL_GetTick>
 8003874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003880:	d005      	beq.n	800388e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003882:	4b0a      	ldr	r3, [pc, #40]	@ (80038ac <HAL_Delay+0x44>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	461a      	mov	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4413      	add	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800388e:	bf00      	nop
 8003890:	f7ff ffde 	bl	8003850 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	429a      	cmp	r2, r3
 800389e:	d8f7      	bhi.n	8003890 <HAL_Delay+0x28>
  {
  }
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	2000007c 	.word	0x2000007c

080038b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c0:	4b0c      	ldr	r3, [pc, #48]	@ (80038f4 <__NVIC_SetPriorityGrouping+0x44>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038cc:	4013      	ands	r3, r2
 80038ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038e2:	4a04      	ldr	r2, [pc, #16]	@ (80038f4 <__NVIC_SetPriorityGrouping+0x44>)
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	60d3      	str	r3, [r2, #12]
}
 80038e8:	bf00      	nop
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	e000ed00 	.word	0xe000ed00

080038f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038fc:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <__NVIC_GetPriorityGrouping+0x18>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	0a1b      	lsrs	r3, r3, #8
 8003902:	f003 0307 	and.w	r3, r3, #7
}
 8003906:	4618      	mov	r0, r3
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800391e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003922:	2b00      	cmp	r3, #0
 8003924:	db0b      	blt.n	800393e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	f003 021f 	and.w	r2, r3, #31
 800392c:	4907      	ldr	r1, [pc, #28]	@ (800394c <__NVIC_EnableIRQ+0x38>)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	095b      	lsrs	r3, r3, #5
 8003934:	2001      	movs	r0, #1
 8003936:	fa00 f202 	lsl.w	r2, r0, r2
 800393a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	e000e100 	.word	0xe000e100

08003950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	6039      	str	r1, [r7, #0]
 800395a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	2b00      	cmp	r3, #0
 8003962:	db0a      	blt.n	800397a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	b2da      	uxtb	r2, r3
 8003968:	490c      	ldr	r1, [pc, #48]	@ (800399c <__NVIC_SetPriority+0x4c>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	0112      	lsls	r2, r2, #4
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	440b      	add	r3, r1
 8003974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003978:	e00a      	b.n	8003990 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	4908      	ldr	r1, [pc, #32]	@ (80039a0 <__NVIC_SetPriority+0x50>)
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	3b04      	subs	r3, #4
 8003988:	0112      	lsls	r2, r2, #4
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	440b      	add	r3, r1
 800398e:	761a      	strb	r2, [r3, #24]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000e100 	.word	0xe000e100
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f1c3 0307 	rsb	r3, r3, #7
 80039be:	2b04      	cmp	r3, #4
 80039c0:	bf28      	it	cs
 80039c2:	2304      	movcs	r3, #4
 80039c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3304      	adds	r3, #4
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d902      	bls.n	80039d4 <NVIC_EncodePriority+0x30>
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3b03      	subs	r3, #3
 80039d2:	e000      	b.n	80039d6 <NVIC_EncodePriority+0x32>
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	401a      	ands	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	43d9      	mvns	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039fc:	4313      	orrs	r3, r2
         );
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ff4c 	bl	80038b0 <__NVIC_SetPriorityGrouping>
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
 8003a2c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a2e:	f7ff ff63 	bl	80038f8 <__NVIC_GetPriorityGrouping>
 8003a32:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	6978      	ldr	r0, [r7, #20]
 8003a3a:	f7ff ffb3 	bl	80039a4 <NVIC_EncodePriority>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a44:	4611      	mov	r1, r2
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff ff82 	bl	8003950 <__NVIC_SetPriority>
}
 8003a4c:	bf00      	nop
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7ff ff56 	bl	8003914 <__NVIC_EnableIRQ>
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a80:	d301      	bcc.n	8003a86 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003a82:	2301      	movs	r3, #1
 8003a84:	e00d      	b.n	8003aa2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003a86:	4a0a      	ldr	r2, [pc, #40]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003a8e:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a05      	ldr	r2, [pc, #20]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a9a:	f043 0303 	orr.w	r3, r3, #3
 8003a9e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	e000e010 	.word	0xe000e010

08003ab4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d844      	bhi.n	8003b4c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003aeb 	.word	0x08003aeb
 8003acc:	08003b09 	.word	0x08003b09
 8003ad0:	08003b2b 	.word	0x08003b2b
 8003ad4:	08003b4d 	.word	0x08003b4d
 8003ad8:	08003add 	.word	0x08003add
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003adc:	4b1f      	ldr	r3, [pc, #124]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ae2:	f043 0304 	orr.w	r3, r3, #4
 8003ae6:	6013      	str	r3, [r2, #0]
      break;
 8003ae8:	e031      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003aea:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1b      	ldr	r2, [pc, #108]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003af0:	f023 0304 	bic.w	r3, r3, #4
 8003af4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003af6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003afc:	4a18      	ldr	r2, [pc, #96]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003afe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b06:	e022      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003b08:	4b14      	ldr	r3, [pc, #80]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a13      	ldr	r2, [pc, #76]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b0e:	f023 0304 	bic.w	r3, r3, #4
 8003b12:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003b14:	4b12      	ldr	r3, [pc, #72]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b1a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b1e:	4a10      	ldr	r2, [pc, #64]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b28:	e011      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b3c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b40:	4a07      	ldr	r2, [pc, #28]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b4a:	e000      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003b4c:	bf00      	nop
  }
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	e000e010 	.word	0xe000e010
 8003b60:	46020c00 	.word	0x46020c00

08003b64 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003b6a:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003b76:	2304      	movs	r3, #4
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	e021      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003b7c:	4b15      	ldr	r3, [pc, #84]	@ (8003bd4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b82:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003b86:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b8e:	d011      	beq.n	8003bb4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b96:	d810      	bhi.n	8003bba <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ba4:	d003      	beq.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003ba6:	e008      	b.n	8003bba <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	607b      	str	r3, [r7, #4]
        break;
 8003bac:	e008      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	607b      	str	r3, [r7, #4]
        break;
 8003bb2:	e005      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	607b      	str	r3, [r7, #4]
        break;
 8003bb8:	e002      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
        break;
 8003bbe:	bf00      	nop
    }
  }
  return systick_source;
 8003bc0:	687b      	ldr	r3, [r7, #4]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	e000e010 	.word	0xe000e010
 8003bd4:	46020c00 	.word	0x46020c00

08003bd8 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8003be0:	f7ff fe36 	bl	8003850 <HAL_GetTick>
 8003be4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0db      	b.n	8003da8 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a6e      	ldr	r2, [pc, #440]	@ (8003db0 <HAL_DMA_Init+0x1d8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	f000 809f 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a6c      	ldr	r2, [pc, #432]	@ (8003db4 <HAL_DMA_Init+0x1dc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	f000 8099 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a6a      	ldr	r2, [pc, #424]	@ (8003db8 <HAL_DMA_Init+0x1e0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	f000 8093 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a68      	ldr	r2, [pc, #416]	@ (8003dbc <HAL_DMA_Init+0x1e4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	f000 808d 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a66      	ldr	r2, [pc, #408]	@ (8003dc0 <HAL_DMA_Init+0x1e8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	f000 8087 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a64      	ldr	r2, [pc, #400]	@ (8003dc4 <HAL_DMA_Init+0x1ec>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	f000 8081 	beq.w	8003d3a <HAL_DMA_Init+0x162>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a62      	ldr	r2, [pc, #392]	@ (8003dc8 <HAL_DMA_Init+0x1f0>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d07b      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a61      	ldr	r2, [pc, #388]	@ (8003dcc <HAL_DMA_Init+0x1f4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d076      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a5f      	ldr	r2, [pc, #380]	@ (8003dd0 <HAL_DMA_Init+0x1f8>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d071      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a5e      	ldr	r2, [pc, #376]	@ (8003dd4 <HAL_DMA_Init+0x1fc>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d06c      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a5c      	ldr	r2, [pc, #368]	@ (8003dd8 <HAL_DMA_Init+0x200>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d067      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ddc <HAL_DMA_Init+0x204>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d062      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a59      	ldr	r2, [pc, #356]	@ (8003de0 <HAL_DMA_Init+0x208>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d05d      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a58      	ldr	r2, [pc, #352]	@ (8003de4 <HAL_DMA_Init+0x20c>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d058      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a56      	ldr	r2, [pc, #344]	@ (8003de8 <HAL_DMA_Init+0x210>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d053      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a55      	ldr	r2, [pc, #340]	@ (8003dec <HAL_DMA_Init+0x214>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d04e      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a53      	ldr	r2, [pc, #332]	@ (8003df0 <HAL_DMA_Init+0x218>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d049      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a52      	ldr	r2, [pc, #328]	@ (8003df4 <HAL_DMA_Init+0x21c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d044      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a50      	ldr	r2, [pc, #320]	@ (8003df8 <HAL_DMA_Init+0x220>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d03f      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a4f      	ldr	r2, [pc, #316]	@ (8003dfc <HAL_DMA_Init+0x224>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d03a      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a4d      	ldr	r2, [pc, #308]	@ (8003e00 <HAL_DMA_Init+0x228>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d035      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a4c      	ldr	r2, [pc, #304]	@ (8003e04 <HAL_DMA_Init+0x22c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d030      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a4a      	ldr	r2, [pc, #296]	@ (8003e08 <HAL_DMA_Init+0x230>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d02b      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a49      	ldr	r2, [pc, #292]	@ (8003e0c <HAL_DMA_Init+0x234>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d026      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a47      	ldr	r2, [pc, #284]	@ (8003e10 <HAL_DMA_Init+0x238>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d021      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a46      	ldr	r2, [pc, #280]	@ (8003e14 <HAL_DMA_Init+0x23c>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d01c      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a44      	ldr	r2, [pc, #272]	@ (8003e18 <HAL_DMA_Init+0x240>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d017      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a43      	ldr	r2, [pc, #268]	@ (8003e1c <HAL_DMA_Init+0x244>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d012      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a41      	ldr	r2, [pc, #260]	@ (8003e20 <HAL_DMA_Init+0x248>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00d      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a40      	ldr	r2, [pc, #256]	@ (8003e24 <HAL_DMA_Init+0x24c>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d008      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a3e      	ldr	r2, [pc, #248]	@ (8003e28 <HAL_DMA_Init+0x250>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d003      	beq.n	8003d3a <HAL_DMA_Init+0x162>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a3d      	ldr	r2, [pc, #244]	@ (8003e2c <HAL_DMA_Init+0x254>)
 8003d38:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2202      	movs	r2, #2
 8003d46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695a      	ldr	r2, [r3, #20]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0206 	orr.w	r2, r2, #6
 8003d58:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003d5a:	e00f      	b.n	8003d7c <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003d5c:	f7ff fd78 	bl	8003850 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b05      	cmp	r3, #5
 8003d68:	d908      	bls.n	8003d7c <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2210      	movs	r2, #16
 8003d6e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2203      	movs	r2, #3
 8003d74:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e015      	b.n	8003da8 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1e8      	bne.n	8003d5c <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 fa72 	bl	8004274 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40020050 	.word	0x40020050
 8003db4:	50020050 	.word	0x50020050
 8003db8:	400200d0 	.word	0x400200d0
 8003dbc:	500200d0 	.word	0x500200d0
 8003dc0:	40020150 	.word	0x40020150
 8003dc4:	50020150 	.word	0x50020150
 8003dc8:	400201d0 	.word	0x400201d0
 8003dcc:	500201d0 	.word	0x500201d0
 8003dd0:	40020250 	.word	0x40020250
 8003dd4:	50020250 	.word	0x50020250
 8003dd8:	400202d0 	.word	0x400202d0
 8003ddc:	500202d0 	.word	0x500202d0
 8003de0:	40020350 	.word	0x40020350
 8003de4:	50020350 	.word	0x50020350
 8003de8:	400203d0 	.word	0x400203d0
 8003dec:	500203d0 	.word	0x500203d0
 8003df0:	40020450 	.word	0x40020450
 8003df4:	50020450 	.word	0x50020450
 8003df8:	400204d0 	.word	0x400204d0
 8003dfc:	500204d0 	.word	0x500204d0
 8003e00:	40020550 	.word	0x40020550
 8003e04:	50020550 	.word	0x50020550
 8003e08:	400205d0 	.word	0x400205d0
 8003e0c:	500205d0 	.word	0x500205d0
 8003e10:	40020650 	.word	0x40020650
 8003e14:	50020650 	.word	0x50020650
 8003e18:	400206d0 	.word	0x400206d0
 8003e1c:	500206d0 	.word	0x500206d0
 8003e20:	40020750 	.word	0x40020750
 8003e24:	50020750 	.word	0x50020750
 8003e28:	400207d0 	.word	0x400207d0
 8003e2c:	500207d0 	.word	0x500207d0

08003e30 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e04f      	b.n	8003ee8 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d101      	bne.n	8003e56 <HAL_DMA_Start_IT+0x26>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e048      	b.n	8003ee8 <HAL_DMA_Start_IT+0xb8>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d136      	bne.n	8003ed8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68b9      	ldr	r1, [r7, #8]
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 f9d3 	bl	800422a <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	695a      	ldr	r2, [r3, #20]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003e92:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d007      	beq.n	8003eac <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695a      	ldr	r2, [r3, #20]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eaa:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695a      	ldr	r2, [r3, #20]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ec2:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695a      	ldr	r2, [r3, #20]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	e007      	b.n	8003ee8 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2240      	movs	r2, #64	@ 0x40
 8003edc:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003f00:	f023 030f 	bic.w	r3, r3, #15
 8003f04:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0e:	3b50      	subs	r3, #80	@ 0x50
 8003f10:	09db      	lsrs	r3, r3, #7
 8003f12:	f003 031f 	and.w	r3, r3, #31
 8003f16:	2201      	movs	r2, #1
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4013      	ands	r3, r2
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 813b 	beq.w	80041a6 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d011      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00a      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f54:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5a:	f043 0201 	orr.w	r2, r3, #1
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d011      	beq.n	8003f94 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f86:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8c:	f043 0202 	orr.w	r2, r3, #2
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d011      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00a      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003fb8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fbe:	f043 0204 	orr.w	r2, r3, #4
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d011      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fea:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff0:	f043 0208 	orr.w	r2, r3, #8
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004002:	2b00      	cmp	r3, #0
 8004004:	d013      	beq.n	800402e <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00c      	beq.n	800402e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800401c:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d04c      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d045      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004052:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b04      	cmp	r3, #4
 800405e:	d12e      	bne.n	80040be <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695a      	ldr	r2, [r3, #20]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800406e:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695a      	ldr	r2, [r3, #20]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0202 	orr.w	r2, r2, #2
 800407e:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004098:	2201      	movs	r2, #1
 800409a:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2200      	movs	r2, #0
 80040a2:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d07a      	beq.n	80041aa <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	4798      	blx	r3
        }

        return;
 80040bc:	e075      	b.n	80041aa <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2205      	movs	r2, #5
 80040c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d039      	beq.n	8004158 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d032      	beq.n	8004158 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d012      	beq.n	8004124 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004104:	2b00      	cmp	r3, #0
 8004106:	d116      	bne.n	8004136 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800410e:	2b00      	cmp	r3, #0
 8004110:	d111      	bne.n	8004136 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411e:	2201      	movs	r2, #1
 8004120:	731a      	strb	r2, [r3, #12]
 8004122:	e008      	b.n	8004136 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800412a:	2b00      	cmp	r3, #0
 800412c:	d103      	bne.n	8004136 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800413e:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415c:	2b00      	cmp	r3, #0
 800415e:	d025      	beq.n	80041ac <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695a      	ldr	r2, [r3, #20]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0202 	orr.w	r2, r2, #2
 800416e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004188:	2201      	movs	r2, #1
 800418a:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004198:	2b00      	cmp	r3, #0
 800419a:	d007      	beq.n	80041ac <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	4798      	blx	r3
 80041a4:	e002      	b.n	80041ac <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 80041a6:	bf00      	nop
 80041a8:	e000      	b.n	80041ac <HAL_DMA_IRQHandler+0x2bc>
        return;
 80041aa:	bf00      	nop
    }
  }
}
 80041ac:	3718      	adds	r7, #24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80041b2:	b480      	push	{r7}
 80041b4:	b085      	sub	sp, #20
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
 80041ba:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e02b      	b.n	800421e <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80041ce:	f023 030f 	bic.w	r3, r3, #15
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041dc:	3b50      	subs	r3, #80	@ 0x50
 80041de:	09db      	lsrs	r3, r3, #7
 80041e0:	f003 031f 	and.w	r3, r3, #31
 80041e4:	2201      	movs	r2, #1
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	f003 0310 	and.w	r3, r3, #16
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d012      	beq.n	800421c <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	f003 0311 	and.w	r3, r3, #17
 80041fc:	2b11      	cmp	r3, #17
 80041fe:	d106      	bne.n	800420e <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	431a      	orrs	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	605a      	str	r2, [r3, #4]
 800420c:	e006      	b.n	800421c <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	43db      	mvns	r3, r3
 8004216:	401a      	ands	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 800422a:	b480      	push	{r7}
 800422c:	b085      	sub	sp, #20
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	607a      	str	r2, [r7, #4]
 8004236:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800423e:	0c1b      	lsrs	r3, r3, #16
 8004240:	041b      	lsls	r3, r3, #16
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	b291      	uxth	r1, r2
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	6812      	ldr	r2, [r2, #0]
 800424a:	430b      	orrs	r3, r1
 800424c:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004256:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	430a      	orrs	r2, r1
 8004294:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a53      	ldr	r2, [pc, #332]	@ (8004400 <DMA_Init+0x18c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	f000 80a0 	beq.w	80043fa <DMA_Init+0x186>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a51      	ldr	r2, [pc, #324]	@ (8004404 <DMA_Init+0x190>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	f000 809a 	beq.w	80043fa <DMA_Init+0x186>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a4f      	ldr	r2, [pc, #316]	@ (8004408 <DMA_Init+0x194>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	f000 8094 	beq.w	80043fa <DMA_Init+0x186>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a4d      	ldr	r2, [pc, #308]	@ (800440c <DMA_Init+0x198>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	f000 808e 	beq.w	80043fa <DMA_Init+0x186>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a4b      	ldr	r2, [pc, #300]	@ (8004410 <DMA_Init+0x19c>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	f000 8088 	beq.w	80043fa <DMA_Init+0x186>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a49      	ldr	r2, [pc, #292]	@ (8004414 <DMA_Init+0x1a0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	f000 8082 	beq.w	80043fa <DMA_Init+0x186>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a47      	ldr	r2, [pc, #284]	@ (8004418 <DMA_Init+0x1a4>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d07c      	beq.n	80043fa <DMA_Init+0x186>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a45      	ldr	r2, [pc, #276]	@ (800441c <DMA_Init+0x1a8>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d077      	beq.n	80043fa <DMA_Init+0x186>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a44      	ldr	r2, [pc, #272]	@ (8004420 <DMA_Init+0x1ac>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d072      	beq.n	80043fa <DMA_Init+0x186>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a42      	ldr	r2, [pc, #264]	@ (8004424 <DMA_Init+0x1b0>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d06d      	beq.n	80043fa <DMA_Init+0x186>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a41      	ldr	r2, [pc, #260]	@ (8004428 <DMA_Init+0x1b4>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d068      	beq.n	80043fa <DMA_Init+0x186>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a3f      	ldr	r2, [pc, #252]	@ (800442c <DMA_Init+0x1b8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d063      	beq.n	80043fa <DMA_Init+0x186>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a3e      	ldr	r2, [pc, #248]	@ (8004430 <DMA_Init+0x1bc>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d05e      	beq.n	80043fa <DMA_Init+0x186>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a3c      	ldr	r2, [pc, #240]	@ (8004434 <DMA_Init+0x1c0>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d059      	beq.n	80043fa <DMA_Init+0x186>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a3b      	ldr	r2, [pc, #236]	@ (8004438 <DMA_Init+0x1c4>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d054      	beq.n	80043fa <DMA_Init+0x186>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a39      	ldr	r2, [pc, #228]	@ (800443c <DMA_Init+0x1c8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d04f      	beq.n	80043fa <DMA_Init+0x186>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a38      	ldr	r2, [pc, #224]	@ (8004440 <DMA_Init+0x1cc>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d04a      	beq.n	80043fa <DMA_Init+0x186>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a36      	ldr	r2, [pc, #216]	@ (8004444 <DMA_Init+0x1d0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d045      	beq.n	80043fa <DMA_Init+0x186>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a35      	ldr	r2, [pc, #212]	@ (8004448 <DMA_Init+0x1d4>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d040      	beq.n	80043fa <DMA_Init+0x186>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a33      	ldr	r2, [pc, #204]	@ (800444c <DMA_Init+0x1d8>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d03b      	beq.n	80043fa <DMA_Init+0x186>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a32      	ldr	r2, [pc, #200]	@ (8004450 <DMA_Init+0x1dc>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d036      	beq.n	80043fa <DMA_Init+0x186>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a30      	ldr	r2, [pc, #192]	@ (8004454 <DMA_Init+0x1e0>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d031      	beq.n	80043fa <DMA_Init+0x186>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2f      	ldr	r2, [pc, #188]	@ (8004458 <DMA_Init+0x1e4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d02c      	beq.n	80043fa <DMA_Init+0x186>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2d      	ldr	r2, [pc, #180]	@ (800445c <DMA_Init+0x1e8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d027      	beq.n	80043fa <DMA_Init+0x186>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004460 <DMA_Init+0x1ec>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d022      	beq.n	80043fa <DMA_Init+0x186>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2a      	ldr	r2, [pc, #168]	@ (8004464 <DMA_Init+0x1f0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d01d      	beq.n	80043fa <DMA_Init+0x186>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a29      	ldr	r2, [pc, #164]	@ (8004468 <DMA_Init+0x1f4>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d018      	beq.n	80043fa <DMA_Init+0x186>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a27      	ldr	r2, [pc, #156]	@ (800446c <DMA_Init+0x1f8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d013      	beq.n	80043fa <DMA_Init+0x186>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a26      	ldr	r2, [pc, #152]	@ (8004470 <DMA_Init+0x1fc>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d00e      	beq.n	80043fa <DMA_Init+0x186>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a24      	ldr	r2, [pc, #144]	@ (8004474 <DMA_Init+0x200>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d009      	beq.n	80043fa <DMA_Init+0x186>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a23      	ldr	r2, [pc, #140]	@ (8004478 <DMA_Init+0x204>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d004      	beq.n	80043fa <DMA_Init+0x186>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a21      	ldr	r2, [pc, #132]	@ (800447c <DMA_Init+0x208>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d142      	bne.n	8004480 <DMA_Init+0x20c>
 80043fa:	2301      	movs	r3, #1
 80043fc:	e041      	b.n	8004482 <DMA_Init+0x20e>
 80043fe:	bf00      	nop
 8004400:	40020050 	.word	0x40020050
 8004404:	50020050 	.word	0x50020050
 8004408:	400200d0 	.word	0x400200d0
 800440c:	500200d0 	.word	0x500200d0
 8004410:	40020150 	.word	0x40020150
 8004414:	50020150 	.word	0x50020150
 8004418:	400201d0 	.word	0x400201d0
 800441c:	500201d0 	.word	0x500201d0
 8004420:	40020250 	.word	0x40020250
 8004424:	50020250 	.word	0x50020250
 8004428:	400202d0 	.word	0x400202d0
 800442c:	500202d0 	.word	0x500202d0
 8004430:	40020350 	.word	0x40020350
 8004434:	50020350 	.word	0x50020350
 8004438:	400203d0 	.word	0x400203d0
 800443c:	500203d0 	.word	0x500203d0
 8004440:	40020450 	.word	0x40020450
 8004444:	50020450 	.word	0x50020450
 8004448:	400204d0 	.word	0x400204d0
 800444c:	500204d0 	.word	0x500204d0
 8004450:	40020550 	.word	0x40020550
 8004454:	50020550 	.word	0x50020550
 8004458:	400205d0 	.word	0x400205d0
 800445c:	500205d0 	.word	0x500205d0
 8004460:	40020650 	.word	0x40020650
 8004464:	50020650 	.word	0x50020650
 8004468:	400206d0 	.word	0x400206d0
 800446c:	500206d0 	.word	0x500206d0
 8004470:	40020750 	.word	0x40020750
 8004474:	50020750 	.word	0x50020750
 8004478:	400207d0 	.word	0x400207d0
 800447c:	500207d0 	.word	0x500207d0
 8004480:	2300      	movs	r3, #0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d012      	beq.n	80044ac <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448e:	3b01      	subs	r3, #1
 8004490:	051b      	lsls	r3, r3, #20
 8004492:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004496:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	3b01      	subs	r3, #1
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 80044a4:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	430a      	orrs	r2, r1
 80044be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044cc:	431a      	orrs	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	4313      	orrs	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044de:	f040 80b0 	bne.w	8004642 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a82      	ldr	r2, [pc, #520]	@ (80046f0 <DMA_Init+0x47c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	f000 80a0 	beq.w	800462e <DMA_Init+0x3ba>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a80      	ldr	r2, [pc, #512]	@ (80046f4 <DMA_Init+0x480>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	f000 809a 	beq.w	800462e <DMA_Init+0x3ba>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a7e      	ldr	r2, [pc, #504]	@ (80046f8 <DMA_Init+0x484>)
 8004500:	4293      	cmp	r3, r2
 8004502:	f000 8094 	beq.w	800462e <DMA_Init+0x3ba>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a7c      	ldr	r2, [pc, #496]	@ (80046fc <DMA_Init+0x488>)
 800450c:	4293      	cmp	r3, r2
 800450e:	f000 808e 	beq.w	800462e <DMA_Init+0x3ba>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a7a      	ldr	r2, [pc, #488]	@ (8004700 <DMA_Init+0x48c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	f000 8088 	beq.w	800462e <DMA_Init+0x3ba>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a78      	ldr	r2, [pc, #480]	@ (8004704 <DMA_Init+0x490>)
 8004524:	4293      	cmp	r3, r2
 8004526:	f000 8082 	beq.w	800462e <DMA_Init+0x3ba>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a76      	ldr	r2, [pc, #472]	@ (8004708 <DMA_Init+0x494>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d07c      	beq.n	800462e <DMA_Init+0x3ba>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a74      	ldr	r2, [pc, #464]	@ (800470c <DMA_Init+0x498>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d077      	beq.n	800462e <DMA_Init+0x3ba>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a73      	ldr	r2, [pc, #460]	@ (8004710 <DMA_Init+0x49c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d072      	beq.n	800462e <DMA_Init+0x3ba>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a71      	ldr	r2, [pc, #452]	@ (8004714 <DMA_Init+0x4a0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d06d      	beq.n	800462e <DMA_Init+0x3ba>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a70      	ldr	r2, [pc, #448]	@ (8004718 <DMA_Init+0x4a4>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d068      	beq.n	800462e <DMA_Init+0x3ba>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a6e      	ldr	r2, [pc, #440]	@ (800471c <DMA_Init+0x4a8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d063      	beq.n	800462e <DMA_Init+0x3ba>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a6d      	ldr	r2, [pc, #436]	@ (8004720 <DMA_Init+0x4ac>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d05e      	beq.n	800462e <DMA_Init+0x3ba>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a6b      	ldr	r2, [pc, #428]	@ (8004724 <DMA_Init+0x4b0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d059      	beq.n	800462e <DMA_Init+0x3ba>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a6a      	ldr	r2, [pc, #424]	@ (8004728 <DMA_Init+0x4b4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d054      	beq.n	800462e <DMA_Init+0x3ba>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a68      	ldr	r2, [pc, #416]	@ (800472c <DMA_Init+0x4b8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d04f      	beq.n	800462e <DMA_Init+0x3ba>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a67      	ldr	r2, [pc, #412]	@ (8004730 <DMA_Init+0x4bc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d04a      	beq.n	800462e <DMA_Init+0x3ba>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a65      	ldr	r2, [pc, #404]	@ (8004734 <DMA_Init+0x4c0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d045      	beq.n	800462e <DMA_Init+0x3ba>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a64      	ldr	r2, [pc, #400]	@ (8004738 <DMA_Init+0x4c4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d040      	beq.n	800462e <DMA_Init+0x3ba>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a62      	ldr	r2, [pc, #392]	@ (800473c <DMA_Init+0x4c8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d03b      	beq.n	800462e <DMA_Init+0x3ba>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a61      	ldr	r2, [pc, #388]	@ (8004740 <DMA_Init+0x4cc>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d036      	beq.n	800462e <DMA_Init+0x3ba>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a5f      	ldr	r2, [pc, #380]	@ (8004744 <DMA_Init+0x4d0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d031      	beq.n	800462e <DMA_Init+0x3ba>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a5e      	ldr	r2, [pc, #376]	@ (8004748 <DMA_Init+0x4d4>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d02c      	beq.n	800462e <DMA_Init+0x3ba>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a5c      	ldr	r2, [pc, #368]	@ (800474c <DMA_Init+0x4d8>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d027      	beq.n	800462e <DMA_Init+0x3ba>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a5b      	ldr	r2, [pc, #364]	@ (8004750 <DMA_Init+0x4dc>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d022      	beq.n	800462e <DMA_Init+0x3ba>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a59      	ldr	r2, [pc, #356]	@ (8004754 <DMA_Init+0x4e0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d01d      	beq.n	800462e <DMA_Init+0x3ba>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a58      	ldr	r2, [pc, #352]	@ (8004758 <DMA_Init+0x4e4>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d018      	beq.n	800462e <DMA_Init+0x3ba>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a56      	ldr	r2, [pc, #344]	@ (800475c <DMA_Init+0x4e8>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d013      	beq.n	800462e <DMA_Init+0x3ba>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a55      	ldr	r2, [pc, #340]	@ (8004760 <DMA_Init+0x4ec>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00e      	beq.n	800462e <DMA_Init+0x3ba>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a53      	ldr	r2, [pc, #332]	@ (8004764 <DMA_Init+0x4f0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d009      	beq.n	800462e <DMA_Init+0x3ba>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a52      	ldr	r2, [pc, #328]	@ (8004768 <DMA_Init+0x4f4>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <DMA_Init+0x3ba>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a50      	ldr	r2, [pc, #320]	@ (800476c <DMA_Init+0x4f8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d101      	bne.n	8004632 <DMA_Init+0x3be>
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <DMA_Init+0x3c0>
 8004632:	2300      	movs	r3, #0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d00d      	beq.n	8004654 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	e008      	b.n	8004654 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800464a:	d103      	bne.n	8004654 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004652:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800465a:	4b45      	ldr	r3, [pc, #276]	@ (8004770 <DMA_Init+0x4fc>)
 800465c:	4013      	ands	r3, r2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6812      	ldr	r2, [r2, #0]
 8004662:	68f9      	ldr	r1, [r7, #12]
 8004664:	430b      	orrs	r3, r1
 8004666:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2200      	movs	r2, #0
 800466e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a36      	ldr	r2, [pc, #216]	@ (8004750 <DMA_Init+0x4dc>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d022      	beq.n	80046c0 <DMA_Init+0x44c>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a35      	ldr	r2, [pc, #212]	@ (8004754 <DMA_Init+0x4e0>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d01d      	beq.n	80046c0 <DMA_Init+0x44c>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a33      	ldr	r2, [pc, #204]	@ (8004758 <DMA_Init+0x4e4>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d018      	beq.n	80046c0 <DMA_Init+0x44c>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a32      	ldr	r2, [pc, #200]	@ (800475c <DMA_Init+0x4e8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d013      	beq.n	80046c0 <DMA_Init+0x44c>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a30      	ldr	r2, [pc, #192]	@ (8004760 <DMA_Init+0x4ec>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00e      	beq.n	80046c0 <DMA_Init+0x44c>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004764 <DMA_Init+0x4f0>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d009      	beq.n	80046c0 <DMA_Init+0x44c>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004768 <DMA_Init+0x4f4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d004      	beq.n	80046c0 <DMA_Init+0x44c>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a2c      	ldr	r2, [pc, #176]	@ (800476c <DMA_Init+0x4f8>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d101      	bne.n	80046c4 <DMA_Init+0x450>
 80046c0:	2301      	movs	r3, #1
 80046c2:	e000      	b.n	80046c6 <DMA_Init+0x452>
 80046c4:	2300      	movs	r3, #0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d007      	beq.n	80046da <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2200      	movs	r2, #0
 80046d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2200      	movs	r2, #0
 80046d8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2200      	movs	r2, #0
 80046e0:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80046e2:	bf00      	nop
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40020050 	.word	0x40020050
 80046f4:	50020050 	.word	0x50020050
 80046f8:	400200d0 	.word	0x400200d0
 80046fc:	500200d0 	.word	0x500200d0
 8004700:	40020150 	.word	0x40020150
 8004704:	50020150 	.word	0x50020150
 8004708:	400201d0 	.word	0x400201d0
 800470c:	500201d0 	.word	0x500201d0
 8004710:	40020250 	.word	0x40020250
 8004714:	50020250 	.word	0x50020250
 8004718:	400202d0 	.word	0x400202d0
 800471c:	500202d0 	.word	0x500202d0
 8004720:	40020350 	.word	0x40020350
 8004724:	50020350 	.word	0x50020350
 8004728:	400203d0 	.word	0x400203d0
 800472c:	500203d0 	.word	0x500203d0
 8004730:	40020450 	.word	0x40020450
 8004734:	50020450 	.word	0x50020450
 8004738:	400204d0 	.word	0x400204d0
 800473c:	500204d0 	.word	0x500204d0
 8004740:	40020550 	.word	0x40020550
 8004744:	50020550 	.word	0x50020550
 8004748:	400205d0 	.word	0x400205d0
 800474c:	500205d0 	.word	0x500205d0
 8004750:	40020650 	.word	0x40020650
 8004754:	50020650 	.word	0x50020650
 8004758:	400206d0 	.word	0x400206d0
 800475c:	500206d0 	.word	0x500206d0
 8004760:	40020750 	.word	0x40020750
 8004764:	50020750 	.word	0x50020750
 8004768:	400207d0 	.word	0x400207d0
 800476c:	500207d0 	.word	0x500207d0
 8004770:	3cc03180 	.word	0x3cc03180

08004774 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004774:	b480      	push	{r7}
 8004776:	b089      	sub	sp, #36	@ 0x24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004786:	e1ba      	b.n	8004afe <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	2101      	movs	r1, #1
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	fa01 f303 	lsl.w	r3, r1, r3
 8004794:	4013      	ands	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 81aa 	beq.w	8004af8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a55      	ldr	r2, [pc, #340]	@ (80048fc <HAL_GPIO_Init+0x188>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d15d      	bne.n	8004868 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80047b2:	2201      	movs	r2, #1
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	69fa      	ldr	r2, [r7, #28]
 80047be:	4013      	ands	r3, r2
 80047c0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f003 0201 	and.w	r2, r3, #1
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69fa      	ldr	r2, [r7, #28]
 80047da:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80047dc:	4a48      	ldr	r2, [pc, #288]	@ (8004900 <HAL_GPIO_Init+0x18c>)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80047e4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80047e6:	4a46      	ldr	r2, [pc, #280]	@ (8004900 <HAL_GPIO_Init+0x18c>)
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	4413      	add	r3, r2
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	08da      	lsrs	r2, r3, #3
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	3208      	adds	r2, #8
 80047fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047fe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	220f      	movs	r2, #15
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	69fa      	ldr	r2, [r7, #28]
 8004812:	4013      	ands	r3, r2
 8004814:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	220b      	movs	r2, #11
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	69fa      	ldr	r2, [r7, #28]
 8004826:	4313      	orrs	r3, r2
 8004828:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	08da      	lsrs	r2, r3, #3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	3208      	adds	r2, #8
 8004832:	69f9      	ldr	r1, [r7, #28]
 8004834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	2203      	movs	r2, #3
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	43db      	mvns	r3, r3
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	4013      	ands	r3, r2
 800484e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	2202      	movs	r2, #2
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	4313      	orrs	r3, r2
 800485e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	69fa      	ldr	r2, [r7, #28]
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e067      	b.n	8004938 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b02      	cmp	r3, #2
 800486e:	d003      	beq.n	8004878 <HAL_GPIO_Init+0x104>
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b12      	cmp	r3, #18
 8004876:	d145      	bne.n	8004904 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	08da      	lsrs	r2, r3, #3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	3208      	adds	r2, #8
 8004880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004884:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	220f      	movs	r2, #15
 8004890:	fa02 f303 	lsl.w	r3, r2, r3
 8004894:	43db      	mvns	r3, r3
 8004896:	69fa      	ldr	r2, [r7, #28]
 8004898:	4013      	ands	r3, r2
 800489a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	f003 020f 	and.w	r2, r3, #15
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	69fa      	ldr	r2, [r7, #28]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	08da      	lsrs	r2, r3, #3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	3208      	adds	r2, #8
 80048be:	69f9      	ldr	r1, [r7, #28]
 80048c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	2203      	movs	r2, #3
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	69fa      	ldr	r2, [r7, #28]
 80048d8:	4013      	ands	r3, r2
 80048da:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 0203 	and.w	r2, r3, #3
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	69fa      	ldr	r2, [r7, #28]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	69fa      	ldr	r2, [r7, #28]
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	e01e      	b.n	8004938 <HAL_GPIO_Init+0x1c4>
 80048fa:	bf00      	nop
 80048fc:	46020000 	.word	0x46020000
 8004900:	0800faa0 	.word	0x0800faa0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	2203      	movs	r2, #3
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	43db      	mvns	r3, r3
 8004916:	69fa      	ldr	r2, [r7, #28]
 8004918:	4013      	ands	r3, r2
 800491a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f003 0203 	and.w	r2, r3, #3
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	69fa      	ldr	r2, [r7, #28]
 800492e:	4313      	orrs	r3, r2
 8004930:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	69fa      	ldr	r2, [r7, #28]
 8004936:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d00b      	beq.n	8004958 <HAL_GPIO_Init+0x1e4>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d007      	beq.n	8004958 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800494c:	2b11      	cmp	r3, #17
 800494e:	d003      	beq.n	8004958 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	2b12      	cmp	r3, #18
 8004956:	d130      	bne.n	80049ba <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	2203      	movs	r2, #3
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	4013      	ands	r3, r2
 800496e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	4313      	orrs	r3, r2
 8004980:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	69fa      	ldr	r2, [r7, #28]
 8004986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800498e:	2201      	movs	r2, #1
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	fa02 f303 	lsl.w	r3, r2, r3
 8004996:	43db      	mvns	r3, r3
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	4013      	ands	r3, r2
 800499c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	091b      	lsrs	r3, r3, #4
 80049a4:	f003 0201 	and.w	r2, r3, #1
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	fa02 f303 	lsl.w	r3, r2, r3
 80049ae:	69fa      	ldr	r2, [r7, #28]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	69fa      	ldr	r2, [r7, #28]
 80049b8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b03      	cmp	r3, #3
 80049c0:	d017      	beq.n	80049f2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	2203      	movs	r2, #3
 80049ce:	fa02 f303 	lsl.w	r3, r2, r3
 80049d2:	43db      	mvns	r3, r3
 80049d4:	69fa      	ldr	r2, [r7, #28]
 80049d6:	4013      	ands	r3, r2
 80049d8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	69fa      	ldr	r2, [r7, #28]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	69fa      	ldr	r2, [r7, #28]
 80049f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d07c      	beq.n	8004af8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80049fe:	4a47      	ldr	r2, [pc, #284]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	089b      	lsrs	r3, r3, #2
 8004a04:	3318      	adds	r3, #24
 8004a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a0a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	220f      	movs	r2, #15
 8004a16:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1a:	43db      	mvns	r3, r3
 8004a1c:	69fa      	ldr	r2, [r7, #28]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	0a9a      	lsrs	r2, r3, #10
 8004a26:	4b3e      	ldr	r3, [pc, #248]	@ (8004b20 <HAL_GPIO_Init+0x3ac>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	f002 0203 	and.w	r2, r2, #3
 8004a30:	00d2      	lsls	r2, r2, #3
 8004a32:	4093      	lsls	r3, r2
 8004a34:	69fa      	ldr	r2, [r7, #28]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004a3a:	4938      	ldr	r1, [pc, #224]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	089b      	lsrs	r3, r3, #2
 8004a40:	3318      	adds	r3, #24
 8004a42:	69fa      	ldr	r2, [r7, #28]
 8004a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004a48:	4b34      	ldr	r3, [pc, #208]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69fa      	ldr	r2, [r7, #28]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d003      	beq.n	8004a6c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8004a64:	69fa      	ldr	r2, [r7, #28]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004a72:	4b2a      	ldr	r3, [pc, #168]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	69fa      	ldr	r2, [r7, #28]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8004a96:	4a21      	ldr	r2, [pc, #132]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aa2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	43db      	mvns	r3, r3
 8004aa8:	69fa      	ldr	r2, [r7, #28]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8004aba:	69fa      	ldr	r2, [r7, #28]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8004ac2:	4a16      	ldr	r2, [pc, #88]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004aca:	4b14      	ldr	r3, [pc, #80]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ad0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	69fa      	ldr	r2, [r7, #28]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8004af0:	4a0a      	ldr	r2, [pc, #40]	@ (8004b1c <HAL_GPIO_Init+0x3a8>)
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	3301      	adds	r3, #1
 8004afc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	fa22 f303 	lsr.w	r3, r2, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f47f ae3d 	bne.w	8004788 <HAL_GPIO_Init+0x14>
  }
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	3724      	adds	r7, #36	@ 0x24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	46022000 	.word	0x46022000
 8004b20:	002f7f7f 	.word	0x002f7f7f

08004b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	807b      	strh	r3, [r7, #2]
 8004b30:	4613      	mov	r3, r2
 8004b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b34:	787b      	ldrb	r3, [r7, #1]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b3a:	887a      	ldrh	r2, [r7, #2]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004b40:	e002      	b.n	8004b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8004b42:	887a      	ldrh	r2, [r7, #2]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e08d      	b.n	8004c82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fc fc9e 	bl	80014bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2224      	movs	r2, #36	@ 0x24
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ba4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689a      	ldr	r2, [r3, #8]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bca:	609a      	str	r2, [r3, #8]
 8004bcc:	e006      	b.n	8004bdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004bda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d108      	bne.n	8004bf6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bf2:	605a      	str	r2, [r3, #4]
 8004bf4:	e007      	b.n	8004c06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004c14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	69d9      	ldr	r1, [r3, #28]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1a      	ldr	r2, [r3, #32]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	607a      	str	r2, [r7, #4]
 8004c96:	461a      	mov	r2, r3
 8004c98:	460b      	mov	r3, r1
 8004c9a:	817b      	strh	r3, [r7, #10]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	f040 80da 	bne.w	8004e62 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_I2C_Master_Transmit+0x30>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e0d3      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004cc4:	f7fe fdc4 	bl	8003850 <HAL_GetTick>
 8004cc8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	2319      	movs	r3, #25
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 f8f0 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e0be      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2221      	movs	r2, #33	@ 0x21
 8004cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2210      	movs	r2, #16
 8004cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	893a      	ldrh	r2, [r7, #8]
 8004d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2bff      	cmp	r3, #255	@ 0xff
 8004d16:	d90e      	bls.n	8004d36 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	22ff      	movs	r2, #255	@ 0xff
 8004d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d22:	b2da      	uxtb	r2, r3
 8004d24:	8979      	ldrh	r1, [r7, #10]
 8004d26:	4b51      	ldr	r3, [pc, #324]	@ (8004e6c <HAL_I2C_Master_Transmit+0x1e0>)
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fa88 	bl	8005244 <I2C_TransferConfig>
 8004d34:	e06c      	b.n	8004e10 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	8979      	ldrh	r1, [r7, #10]
 8004d48:	4b48      	ldr	r3, [pc, #288]	@ (8004e6c <HAL_I2C_Master_Transmit+0x1e0>)
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 fa77 	bl	8005244 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004d56:	e05b      	b.n	8004e10 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	6a39      	ldr	r1, [r7, #32]
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 f906 	bl	8004f6e <I2C_WaitOnTXISFlagUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e07b      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d70:	781a      	ldrb	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d034      	beq.n	8004e10 <HAL_I2C_Master_Transmit+0x184>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d130      	bne.n	8004e10 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	2200      	movs	r2, #0
 8004db6:	2180      	movs	r1, #128	@ 0x80
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f87f 	bl	8004ebc <I2C_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e04d      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2bff      	cmp	r3, #255	@ 0xff
 8004dd0:	d90e      	bls.n	8004df0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	22ff      	movs	r2, #255	@ 0xff
 8004dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	8979      	ldrh	r1, [r7, #10]
 8004de0:	2300      	movs	r3, #0
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fa2b 	bl	8005244 <I2C_TransferConfig>
 8004dee:	e00f      	b.n	8004e10 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	8979      	ldrh	r1, [r7, #10]
 8004e02:	2300      	movs	r3, #0
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fa1a 	bl	8005244 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d19e      	bne.n	8004d58 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	6a39      	ldr	r1, [r7, #32]
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f8ec 	bl	8004ffc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e01a      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2220      	movs	r2, #32
 8004e34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6859      	ldr	r1, [r3, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <HAL_I2C_Master_Transmit+0x1e4>)
 8004e42:	400b      	ands	r3, r1
 8004e44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	e000      	b.n	8004e64 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004e62:	2302      	movs	r3, #2
  }
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	80002000 	.word	0x80002000
 8004e70:	fe00e800 	.word	0xfe00e800

08004e74 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d103      	bne.n	8004e92 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d007      	beq.n	8004eb0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699a      	ldr	r2, [r3, #24]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0201 	orr.w	r2, r2, #1
 8004eae:	619a      	str	r2, [r3, #24]
  }
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ecc:	e03b      	b.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	6839      	ldr	r1, [r7, #0]
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f000 f8d6 	bl	8005084 <I2C_IsErrorOccurred>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e041      	b.n	8004f66 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee8:	d02d      	beq.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eea:	f7fe fcb1 	bl	8003850 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d302      	bcc.n	8004f00 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d122      	bne.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	bf0c      	ite	eq
 8004f10:	2301      	moveq	r3, #1
 8004f12:	2300      	movne	r3, #0
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	461a      	mov	r2, r3
 8004f18:	79fb      	ldrb	r3, [r7, #7]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d113      	bne.n	8004f46 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	f043 0220 	orr.w	r2, r3, #32
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e00f      	b.n	8004f66 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	699a      	ldr	r2, [r3, #24]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	bf0c      	ite	eq
 8004f56:	2301      	moveq	r3, #1
 8004f58:	2300      	movne	r3, #0
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d0b4      	beq.n	8004ece <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f7a:	e033      	b.n	8004fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	68b9      	ldr	r1, [r7, #8]
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 f87f 	bl	8005084 <I2C_IsErrorOccurred>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e031      	b.n	8004ff4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f96:	d025      	beq.n	8004fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f98:	f7fe fc5a 	bl	8003850 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d302      	bcc.n	8004fae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d11a      	bne.n	8004fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d013      	beq.n	8004fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc0:	f043 0220 	orr.w	r2, r3, #32
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e007      	b.n	8004ff4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d1c4      	bne.n	8004f7c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005008:	e02f      	b.n	800506a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	68b9      	ldr	r1, [r7, #8]
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f000 f838 	bl	8005084 <I2C_IsErrorOccurred>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e02d      	b.n	800507a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501e:	f7fe fc17 	bl	8003850 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	429a      	cmp	r2, r3
 800502c:	d302      	bcc.n	8005034 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d11a      	bne.n	800506a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	f003 0320 	and.w	r3, r3, #32
 800503e:	2b20      	cmp	r3, #32
 8005040:	d013      	beq.n	800506a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e007      	b.n	800507a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b20      	cmp	r3, #32
 8005076:	d1c8      	bne.n	800500a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
	...

08005084 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b08a      	sub	sp, #40	@ 0x28
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005090:	2300      	movs	r3, #0
 8005092:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	f003 0310 	and.w	r3, r3, #16
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d068      	beq.n	8005182 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2210      	movs	r2, #16
 80050b6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050b8:	e049      	b.n	800514e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c0:	d045      	beq.n	800514e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050c2:	f7fe fbc5 	bl	8003850 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d302      	bcc.n	80050d8 <I2C_IsErrorOccurred+0x54>
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d13a      	bne.n	800514e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050ea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050fa:	d121      	bne.n	8005140 <I2C_IsErrorOccurred+0xbc>
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005102:	d01d      	beq.n	8005140 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005104:	7cfb      	ldrb	r3, [r7, #19]
 8005106:	2b20      	cmp	r3, #32
 8005108:	d01a      	beq.n	8005140 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005118:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800511a:	f7fe fb99 	bl	8003850 <HAL_GetTick>
 800511e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005120:	e00e      	b.n	8005140 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005122:	f7fe fb95 	bl	8003850 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	2b19      	cmp	r3, #25
 800512e:	d907      	bls.n	8005140 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005130:	6a3b      	ldr	r3, [r7, #32]
 8005132:	f043 0320 	orr.w	r3, r3, #32
 8005136:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800513e:	e006      	b.n	800514e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	f003 0320 	and.w	r3, r3, #32
 800514a:	2b20      	cmp	r3, #32
 800514c:	d1e9      	bne.n	8005122 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	f003 0320 	and.w	r3, r3, #32
 8005158:	2b20      	cmp	r3, #32
 800515a:	d003      	beq.n	8005164 <I2C_IsErrorOccurred+0xe0>
 800515c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0aa      	beq.n	80050ba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005164:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005168:	2b00      	cmp	r3, #0
 800516a:	d103      	bne.n	8005174 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2220      	movs	r2, #32
 8005172:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005174:	6a3b      	ldr	r3, [r7, #32]
 8005176:	f043 0304 	orr.w	r3, r3, #4
 800517a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00b      	beq.n	80051ac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005194:	6a3b      	ldr	r3, [r7, #32]
 8005196:	f043 0301 	orr.w	r3, r3, #1
 800519a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80051a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00b      	beq.n	80051ce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	f043 0308 	orr.w	r3, r3, #8
 80051bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80051c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00b      	beq.n	80051f0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80051d8:	6a3b      	ldr	r3, [r7, #32]
 80051da:	f043 0302 	orr.w	r3, r3, #2
 80051de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80051f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d01c      	beq.n	8005232 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f7ff fe3b 	bl	8004e74 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6859      	ldr	r1, [r3, #4]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4b0d      	ldr	r3, [pc, #52]	@ (8005240 <I2C_IsErrorOccurred+0x1bc>)
 800520a:	400b      	ands	r3, r1
 800520c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	431a      	orrs	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005232:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005236:	4618      	mov	r0, r3
 8005238:	3728      	adds	r7, #40	@ 0x28
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	fe00e800 	.word	0xfe00e800

08005244 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	607b      	str	r3, [r7, #4]
 800524e:	460b      	mov	r3, r1
 8005250:	817b      	strh	r3, [r7, #10]
 8005252:	4613      	mov	r3, r2
 8005254:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005256:	897b      	ldrh	r3, [r7, #10]
 8005258:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800525c:	7a7b      	ldrb	r3, [r7, #9]
 800525e:	041b      	lsls	r3, r3, #16
 8005260:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005264:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	4313      	orrs	r3, r2
 800526e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005272:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	0d5b      	lsrs	r3, r3, #21
 800527e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005282:	4b08      	ldr	r3, [pc, #32]	@ (80052a4 <I2C_TransferConfig+0x60>)
 8005284:	430b      	orrs	r3, r1
 8005286:	43db      	mvns	r3, r3
 8005288:	ea02 0103 	and.w	r1, r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005296:	bf00      	nop
 8005298:	371c      	adds	r7, #28
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	03ff63ff 	.word	0x03ff63ff

080052a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d138      	bne.n	8005330 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80052c8:	2302      	movs	r3, #2
 80052ca:	e032      	b.n	8005332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2224      	movs	r2, #36	@ 0x24
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0201 	bic.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80052fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2220      	movs	r2, #32
 8005320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800532c:	2300      	movs	r3, #0
 800532e:	e000      	b.n	8005332 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005330:	2302      	movs	r3, #2
  }
}
 8005332:	4618      	mov	r0, r3
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800533e:	b480      	push	{r7}
 8005340:	b085      	sub	sp, #20
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b20      	cmp	r3, #32
 8005352:	d139      	bne.n	80053c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800535a:	2b01      	cmp	r3, #1
 800535c:	d101      	bne.n	8005362 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800535e:	2302      	movs	r3, #2
 8005360:	e033      	b.n	80053ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2224      	movs	r2, #36	@ 0x24
 800536e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0201 	bic.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005390:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	021b      	lsls	r3, r3, #8
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80053c4:	2300      	movs	r3, #0
 80053c6:	e000      	b.n	80053ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80053c8:	2302      	movs	r3, #2
  }
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3714      	adds	r7, #20
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
	...

080053d8 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053e0:	2300      	movs	r3, #0
 80053e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80053e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	73fb      	strb	r3, [r7, #15]
 80053f4:	e007      	b.n	8005406 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80053f6:	4b07      	ldr	r3, [pc, #28]	@ (8005414 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f023 0204 	bic.w	r2, r3, #4
 80053fe:	4905      	ldr	r1, [pc, #20]	@ (8005414 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4313      	orrs	r3, r2
 8005404:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005406:	7bfb      	ldrb	r3, [r7, #15]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3714      	adds	r7, #20
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr
 8005414:	40030400 	.word	0x40030400

08005418 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800541c:	4b05      	ldr	r3, [pc, #20]	@ (8005434 <HAL_ICACHE_Enable+0x1c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a04      	ldr	r2, [pc, #16]	@ (8005434 <HAL_ICACHE_Enable+0x1c>)
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	40030400 	.word	0x40030400

08005438 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af02      	add	r7, sp, #8
 800543e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e108      	b.n	800565c <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	d106      	bne.n	800546a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7fc fb01 	bl	8001a6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2203      	movs	r2, #3
 800546e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	4a7b      	ldr	r2, [pc, #492]	@ (8005664 <HAL_PCD_Init+0x22c>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d102      	bne.n	8005480 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4618      	mov	r0, r3
 8005486:	f005 ff0c 	bl	800b2a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6818      	ldr	r0, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	7c1a      	ldrb	r2, [r3, #16]
 8005492:	f88d 2000 	strb.w	r2, [sp]
 8005496:	3304      	adds	r3, #4
 8005498:	cb0e      	ldmia	r3, {r1, r2, r3}
 800549a:	f005 fe21 	bl	800b0e0 <USB_CoreInit>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d005      	beq.n	80054b0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e0d5      	b.n	800565c <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2100      	movs	r1, #0
 80054b6:	4618      	mov	r0, r3
 80054b8:	f005 ff04 	bl	800b2c4 <USB_SetCurrentMode>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d005      	beq.n	80054ce <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2202      	movs	r2, #2
 80054c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e0c6      	b.n	800565c <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054ce:	2300      	movs	r3, #0
 80054d0:	73fb      	strb	r3, [r7, #15]
 80054d2:	e04a      	b.n	800556a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80054d4:	7bfa      	ldrb	r2, [r7, #15]
 80054d6:	6879      	ldr	r1, [r7, #4]
 80054d8:	4613      	mov	r3, r2
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	440b      	add	r3, r1
 80054e2:	3315      	adds	r3, #21
 80054e4:	2201      	movs	r2, #1
 80054e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054e8:	7bfa      	ldrb	r2, [r7, #15]
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	4613      	mov	r3, r2
 80054ee:	00db      	lsls	r3, r3, #3
 80054f0:	4413      	add	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	440b      	add	r3, r1
 80054f6:	3314      	adds	r3, #20
 80054f8:	7bfa      	ldrb	r2, [r7, #15]
 80054fa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054fc:	7bfa      	ldrb	r2, [r7, #15]
 80054fe:	7bfb      	ldrb	r3, [r7, #15]
 8005500:	b298      	uxth	r0, r3
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	332e      	adds	r3, #46	@ 0x2e
 8005510:	4602      	mov	r2, r0
 8005512:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005514:	7bfa      	ldrb	r2, [r7, #15]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	3318      	adds	r3, #24
 8005524:	2200      	movs	r2, #0
 8005526:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005528:	7bfa      	ldrb	r2, [r7, #15]
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	4613      	mov	r3, r2
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	4413      	add	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	331c      	adds	r3, #28
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800553c:	7bfa      	ldrb	r2, [r7, #15]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4613      	mov	r3, r2
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	4413      	add	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	440b      	add	r3, r1
 800554a:	3320      	adds	r3, #32
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	3324      	adds	r3, #36	@ 0x24
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	3301      	adds	r3, #1
 8005568:	73fb      	strb	r3, [r7, #15]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	791b      	ldrb	r3, [r3, #4]
 800556e:	7bfa      	ldrb	r2, [r7, #15]
 8005570:	429a      	cmp	r2, r3
 8005572:	d3af      	bcc.n	80054d4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005574:	2300      	movs	r3, #0
 8005576:	73fb      	strb	r3, [r7, #15]
 8005578:	e044      	b.n	8005604 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800557a:	7bfa      	ldrb	r2, [r7, #15]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	00db      	lsls	r3, r3, #3
 8005582:	4413      	add	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800558c:	2200      	movs	r2, #0
 800558e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005590:	7bfa      	ldrb	r2, [r7, #15]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80055a2:	7bfa      	ldrb	r2, [r7, #15]
 80055a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80055a6:	7bfa      	ldrb	r2, [r7, #15]
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	4413      	add	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	440b      	add	r3, r1
 80055b4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80055b8:	2200      	movs	r2, #0
 80055ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80055bc:	7bfa      	ldrb	r2, [r7, #15]
 80055be:	6879      	ldr	r1, [r7, #4]
 80055c0:	4613      	mov	r3, r2
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	4413      	add	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	440b      	add	r3, r1
 80055ca:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80055d2:	7bfa      	ldrb	r2, [r7, #15]
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	4413      	add	r3, r2
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	440b      	add	r3, r1
 80055e0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80055e4:	2200      	movs	r2, #0
 80055e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055e8:	7bfa      	ldrb	r2, [r7, #15]
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4613      	mov	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	4413      	add	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	440b      	add	r3, r1
 80055f6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80055fa:	2200      	movs	r2, #0
 80055fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
 8005600:	3301      	adds	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	791b      	ldrb	r3, [r3, #4]
 8005608:	7bfa      	ldrb	r2, [r7, #15]
 800560a:	429a      	cmp	r2, r3
 800560c:	d3b5      	bcc.n	800557a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6818      	ldr	r0, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	7c1a      	ldrb	r2, [r3, #16]
 8005616:	f88d 2000 	strb.w	r2, [sp]
 800561a:	3304      	adds	r3, #4
 800561c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800561e:	f005 fe9d 	bl	800b35c <USB_DevInit>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e013      	b.n	800565c <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7b1b      	ldrb	r3, [r3, #12]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d102      	bne.n	8005650 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f001 f96a 	bl	8006924 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4618      	mov	r0, r3
 8005656:	f006 fec8 	bl	800c3ea <USB_DevDisconnect>

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	42040000 	.word	0x42040000

08005668 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
#if defined (STM32U575xx) || defined (STM32U585xx)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60fb      	str	r3, [r7, #12]
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  __HAL_LOCK(hpcd);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_PCD_Start+0x1c>
 8005680:	2302      	movs	r3, #2
 8005682:	e01c      	b.n	80056be <HAL_PCD_Start+0x56>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (STM32U575xx) || defined (STM32U585xx)
  if (hpcd->Init.battery_charging_enable == 1U)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	7b5b      	ldrb	r3, [r3, #13]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d105      	bne.n	80056a0 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005698:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  __HAL_PCD_ENABLE(hpcd);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f005 fdeb 	bl	800b280 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f006 fe7a 	bl	800c3a8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80056c6:	b590      	push	{r4, r7, lr}
 80056c8:	b08d      	sub	sp, #52	@ 0x34
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4618      	mov	r0, r3
 80056de:	f006 ff38 	bl	800c552 <USB_GetMode>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f040 84b9 	bne.w	800605c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f006 fe9c 	bl	800c42c <USB_ReadInterrupts>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 84af 	beq.w	800605a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	0a1b      	lsrs	r3, r3, #8
 8005706:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f006 fe89 	bl	800c42c <USB_ReadInterrupts>
 800571a:	4603      	mov	r3, r0
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b02      	cmp	r3, #2
 8005722:	d107      	bne.n	8005734 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	695a      	ldr	r2, [r3, #20]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f002 0202 	and.w	r2, r2, #2
 8005732:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4618      	mov	r0, r3
 800573a:	f006 fe77 	bl	800c42c <USB_ReadInterrupts>
 800573e:	4603      	mov	r3, r0
 8005740:	f003 0310 	and.w	r3, r3, #16
 8005744:	2b10      	cmp	r3, #16
 8005746:	d161      	bne.n	800580c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699a      	ldr	r2, [r3, #24]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0210 	bic.w	r2, r2, #16
 8005756:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005758:	6a3b      	ldr	r3, [r7, #32]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f003 020f 	and.w	r2, r3, #15
 8005764:	4613      	mov	r3, r2
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	4413      	add	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	4413      	add	r3, r2
 8005774:	3304      	adds	r3, #4
 8005776:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	0c5b      	lsrs	r3, r3, #17
 800577c:	f003 030f 	and.w	r3, r3, #15
 8005780:	2b02      	cmp	r3, #2
 8005782:	d124      	bne.n	80057ce <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800578a:	4013      	ands	r3, r2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d035      	beq.n	80057fc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	091b      	lsrs	r3, r3, #4
 8005798:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800579a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800579e:	b29b      	uxth	r3, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	6a38      	ldr	r0, [r7, #32]
 80057a4:	f006 fcae 	bl	800c104 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	091b      	lsrs	r3, r3, #4
 80057b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057b4:	441a      	add	r2, r3
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	695a      	ldr	r2, [r3, #20]
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057c6:	441a      	add	r2, r3
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	615a      	str	r2, [r3, #20]
 80057cc:	e016      	b.n	80057fc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	0c5b      	lsrs	r3, r3, #17
 80057d2:	f003 030f 	and.w	r3, r3, #15
 80057d6:	2b06      	cmp	r3, #6
 80057d8:	d110      	bne.n	80057fc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057e0:	2208      	movs	r2, #8
 80057e2:	4619      	mov	r1, r3
 80057e4:	6a38      	ldr	r0, [r7, #32]
 80057e6:	f006 fc8d 	bl	800c104 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	695a      	ldr	r2, [r3, #20]
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	091b      	lsrs	r3, r3, #4
 80057f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057f6:	441a      	add	r2, r3
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 0210 	orr.w	r2, r2, #16
 800580a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4618      	mov	r0, r3
 8005812:	f006 fe0b 	bl	800c42c <USB_ReadInterrupts>
 8005816:	4603      	mov	r3, r0
 8005818:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800581c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005820:	f040 80a7 	bne.w	8005972 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f006 fe10 	bl	800c452 <USB_ReadDevAllOutEpInterrupt>
 8005832:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005834:	e099      	b.n	800596a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 808e 	beq.w	800595e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005848:	b2d2      	uxtb	r2, r2
 800584a:	4611      	mov	r1, r2
 800584c:	4618      	mov	r0, r3
 800584e:	f006 fe34 	bl	800c4ba <USB_ReadDevOutEPInterrupt>
 8005852:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00c      	beq.n	8005878 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	015a      	lsls	r2, r3, #5
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	4413      	add	r3, r2
 8005866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800586a:	461a      	mov	r2, r3
 800586c:	2301      	movs	r3, #1
 800586e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005870:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fed0 	bl	8006618 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00c      	beq.n	800589c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005884:	015a      	lsls	r2, r3, #5
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	4413      	add	r3, r2
 800588a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800588e:	461a      	mov	r2, r3
 8005890:	2308      	movs	r3, #8
 8005892:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005894:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 ffa6 	bl	80067e8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f003 0310 	and.w	r3, r3, #16
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	015a      	lsls	r2, r3, #5
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	4413      	add	r3, r2
 80058ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b2:	461a      	mov	r2, r3
 80058b4:	2310      	movs	r3, #16
 80058b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d030      	beq.n	8005924 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ca:	2b80      	cmp	r3, #128	@ 0x80
 80058cc:	d109      	bne.n	80058e2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058e0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80058e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	4413      	add	r3, r2
 80058f4:	3304      	adds	r3, #4
 80058f6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	78db      	ldrb	r3, [r3, #3]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d108      	bne.n	8005912 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2200      	movs	r2, #0
 8005904:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	b2db      	uxtb	r3, r3
 800590a:	4619      	mov	r1, r3
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f007 f9fd 	bl	800cd0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	4413      	add	r3, r2
 800591a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800591e:	461a      	mov	r2, r3
 8005920:	2302      	movs	r3, #2
 8005922:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b00      	cmp	r3, #0
 800592c:	d008      	beq.n	8005940 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	015a      	lsls	r2, r3, #5
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	4413      	add	r3, r2
 8005936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593a:	461a      	mov	r2, r3
 800593c:	2320      	movs	r3, #32
 800593e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d009      	beq.n	800595e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	4413      	add	r3, r2
 8005952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005956:	461a      	mov	r2, r3
 8005958:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800595c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	3301      	adds	r3, #1
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	085b      	lsrs	r3, r3, #1
 8005968:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800596a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596c:	2b00      	cmp	r3, #0
 800596e:	f47f af62 	bne.w	8005836 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f006 fd58 	bl	800c42c <USB_ReadInterrupts>
 800597c:	4603      	mov	r3, r0
 800597e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005982:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005986:	f040 80db 	bne.w	8005b40 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4618      	mov	r0, r3
 8005990:	f006 fd79 	bl	800c486 <USB_ReadDevAllInEpInterrupt>
 8005994:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005996:	2300      	movs	r3, #0
 8005998:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800599a:	e0cd      	b.n	8005b38 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800599c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80c2 	beq.w	8005b2c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	4611      	mov	r1, r2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f006 fd9f 	bl	800c4f6 <USB_ReadDevInEPInterrupt>
 80059b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d057      	beq.n	8005a74 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	2201      	movs	r2, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	43db      	mvns	r3, r3
 80059de:	69f9      	ldr	r1, [r7, #28]
 80059e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059e4:	4013      	ands	r3, r2
 80059e6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f4:	461a      	mov	r2, r3
 80059f6:	2301      	movs	r3, #1
 80059f8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	799b      	ldrb	r3, [r3, #6]
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d132      	bne.n	8005a68 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005a02:	6879      	ldr	r1, [r7, #4]
 8005a04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a06:	4613      	mov	r3, r2
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	440b      	add	r3, r1
 8005a10:	3320      	adds	r3, #32
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a18:	4613      	mov	r3, r2
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4403      	add	r3, r0
 8005a22:	331c      	adds	r3, #28
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4419      	add	r1, r3
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4403      	add	r3, r0
 8005a36:	3320      	adds	r3, #32
 8005a38:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d113      	bne.n	8005a68 <HAL_PCD_IRQHandler+0x3a2>
 8005a40:	6879      	ldr	r1, [r7, #4]
 8005a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a44:	4613      	mov	r3, r2
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	4413      	add	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	3324      	adds	r3, #36	@ 0x24
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d108      	bne.n	8005a68 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a60:	461a      	mov	r2, r3
 8005a62:	2101      	movs	r1, #1
 8005a64:	f006 fda6 	bl	800c5b4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f007 f8d0 	bl	800cc14 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d008      	beq.n	8005a90 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a80:	015a      	lsls	r2, r3, #5
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4413      	add	r3, r2
 8005a86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	2308      	movs	r3, #8
 8005a8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f003 0310 	and.w	r3, r3, #16
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d008      	beq.n	8005aac <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a9c:	015a      	lsls	r2, r3, #5
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	2310      	movs	r3, #16
 8005aaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d008      	beq.n	8005ac8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	2340      	movs	r3, #64	@ 0x40
 8005ac6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d023      	beq.n	8005b1a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005ad2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ad4:	6a38      	ldr	r0, [r7, #32]
 8005ad6:	f005 fd8d 	bl	800b5f4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005ada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005adc:	4613      	mov	r3, r2
 8005ade:	00db      	lsls	r3, r3, #3
 8005ae0:	4413      	add	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	3310      	adds	r3, #16
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	4413      	add	r3, r2
 8005aea:	3304      	adds	r3, #4
 8005aec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	78db      	ldrb	r3, [r3, #3]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d108      	bne.n	8005b08 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2200      	movs	r2, #0
 8005afa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	4619      	mov	r1, r3
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f007 f914 	bl	800cd30 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b14:	461a      	mov	r2, r3
 8005b16:	2302      	movs	r3, #2
 8005b18:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005b24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fcea 	bl	8006500 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2e:	3301      	adds	r3, #1
 8005b30:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b34:	085b      	lsrs	r3, r3, #1
 8005b36:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f47f af2e 	bne.w	800599c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4618      	mov	r0, r3
 8005b46:	f006 fc71 	bl	800c42c <USB_ReadInterrupts>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b54:	d122      	bne.n	8005b9c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	69fa      	ldr	r2, [r7, #28]
 8005b60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b64:	f023 0301 	bic.w	r3, r3, #1
 8005b68:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d108      	bne.n	8005b86 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f007 fa94 	bl	800d0ac <HAL_PCDEx_LPM_Callback>
 8005b84:	e002      	b.n	8005b8c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f007 f8a4 	bl	800ccd4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695a      	ldr	r2, [r3, #20]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005b9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f006 fc43 	bl	800c42c <USB_ReadInterrupts>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bb0:	d112      	bne.n	8005bd8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d102      	bne.n	8005bc8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f007 f86c 	bl	800cca0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695a      	ldr	r2, [r3, #20]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005bd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f006 fc25 	bl	800c42c <USB_ReadInterrupts>
 8005be2:	4603      	mov	r3, r0
 8005be4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bec:	d121      	bne.n	8005c32 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	695a      	ldr	r2, [r3, #20]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8005bfc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d111      	bne.n	8005c2c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c16:	089b      	lsrs	r3, r3, #2
 8005c18:	f003 020f 	and.w	r2, r3, #15
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005c22:	2101      	movs	r1, #1
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f007 fa41 	bl	800d0ac <HAL_PCDEx_LPM_Callback>
 8005c2a:	e002      	b.n	8005c32 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f007 f837 	bl	800cca0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f006 fbf8 	bl	800c42c <USB_ReadInterrupts>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c46:	f040 80b7 	bne.w	8005db8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c58:	f023 0301 	bic.w	r3, r3, #1
 8005c5c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2110      	movs	r1, #16
 8005c64:	4618      	mov	r0, r3
 8005c66:	f005 fcc5 	bl	800b5f4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c6e:	e046      	b.n	8005cfe <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005c82:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c86:	015a      	lsls	r2, r3, #5
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c94:	0151      	lsls	r1, r2, #5
 8005c96:	69fa      	ldr	r2, [r7, #28]
 8005c98:	440a      	add	r2, r1
 8005c9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ca2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005cb6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cc8:	0151      	lsls	r1, r2, #5
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	440a      	add	r2, r1
 8005cce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cd2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005cd6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ce8:	0151      	lsls	r1, r2, #5
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	440a      	add	r2, r1
 8005cee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cf2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005cf6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	791b      	ldrb	r3, [r3, #4]
 8005d02:	461a      	mov	r2, r3
 8005d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d3b2      	bcc.n	8005c70 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	69fa      	ldr	r2, [r7, #28]
 8005d14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d18:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005d1c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	7bdb      	ldrb	r3, [r3, #15]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d016      	beq.n	8005d54 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d36:	f043 030b 	orr.w	r3, r3, #11
 8005d3a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d46:	69fa      	ldr	r2, [r7, #28]
 8005d48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d4c:	f043 030b 	orr.w	r3, r3, #11
 8005d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d52:	e015      	b.n	8005d80 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d62:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005d66:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005d6a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d7a:	f043 030b 	orr.w	r3, r3, #11
 8005d7e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	69fa      	ldr	r2, [r7, #28]
 8005d8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d8e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005d92:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6818      	ldr	r0, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005da2:	461a      	mov	r2, r3
 8005da4:	f006 fc06 	bl	800c5b4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695a      	ldr	r2, [r3, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005db6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f006 fb35 	bl	800c42c <USB_ReadInterrupts>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dcc:	d123      	bne.n	8005e16 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f006 fbcb 	bl	800c56e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f005 fc82 	bl	800b6e6 <USB_GetDevSpeed>
 8005de2:	4603      	mov	r3, r0
 8005de4:	461a      	mov	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681c      	ldr	r4, [r3, #0]
 8005dee:	f002 f839 	bl	8007e64 <HAL_RCC_GetHCLKFreq>
 8005df2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005df8:	461a      	mov	r2, r3
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	f005 f99e 	bl	800b13c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f006 ff2f 	bl	800cc64 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	695a      	ldr	r2, [r3, #20]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005e14:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f006 fb06 	bl	800c42c <USB_ReadInterrupts>
 8005e20:	4603      	mov	r3, r0
 8005e22:	f003 0308 	and.w	r3, r3, #8
 8005e26:	2b08      	cmp	r3, #8
 8005e28:	d10a      	bne.n	8005e40 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f006 ff0c 	bl	800cc48 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695a      	ldr	r2, [r3, #20]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f002 0208 	and.w	r2, r2, #8
 8005e3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f006 faf1 	bl	800c42c <USB_ReadInterrupts>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e50:	2b80      	cmp	r3, #128	@ 0x80
 8005e52:	d123      	bne.n	8005e9c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005e54:	6a3b      	ldr	r3, [r7, #32]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e60:	2301      	movs	r3, #1
 8005e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e64:	e014      	b.n	8005e90 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6a:	4613      	mov	r3, r2
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	4413      	add	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	440b      	add	r3, r1
 8005e74:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d105      	bne.n	8005e8a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	4619      	mov	r1, r3
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 fb0a 	bl	800649e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	791b      	ldrb	r3, [r3, #4]
 8005e94:	461a      	mov	r2, r3
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d3e4      	bcc.n	8005e66 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f006 fac3 	bl	800c42c <USB_ReadInterrupts>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005eac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eb0:	d13c      	bne.n	8005f2c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eb6:	e02b      	b.n	8005f10 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ecc:	4613      	mov	r3, r2
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	440b      	add	r3, r1
 8005ed6:	3318      	adds	r3, #24
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d115      	bne.n	8005f0a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005ede:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	da12      	bge.n	8005f0a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005ee4:	6879      	ldr	r1, [r7, #4]
 8005ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee8:	4613      	mov	r3, r2
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	4413      	add	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	3317      	adds	r3, #23
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	4619      	mov	r1, r3
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 faca 	bl	800649e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	791b      	ldrb	r3, [r3, #4]
 8005f14:	461a      	mov	r2, r3
 8005f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d3cd      	bcc.n	8005eb8 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	695a      	ldr	r2, [r3, #20]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005f2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f006 fa7b 	bl	800c42c <USB_ReadInterrupts>
 8005f36:	4603      	mov	r3, r0
 8005f38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f40:	d156      	bne.n	8005ff0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f42:	2301      	movs	r3, #1
 8005f44:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f46:	e045      	b.n	8005fd4 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005f58:	6879      	ldr	r1, [r7, #4]
 8005f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	4413      	add	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	440b      	add	r3, r1
 8005f66:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d12e      	bne.n	8005fce <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005f70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	da2b      	bge.n	8005fce <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	0c1a      	lsrs	r2, r3, #16
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005f80:	4053      	eors	r3, r2
 8005f82:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d121      	bne.n	8005fce <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005f8a:	6879      	ldr	r1, [r7, #4]
 8005f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f8e:	4613      	mov	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	4413      	add	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	440b      	add	r3, r1
 8005f98:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005fa8:	6a3b      	ldr	r3, [r7, #32]
 8005faa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10a      	bne.n	8005fce <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	69fa      	ldr	r2, [r7, #28]
 8005fc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005fca:	6053      	str	r3, [r2, #4]
            break;
 8005fcc:	e008      	b.n	8005fe0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	791b      	ldrb	r3, [r3, #4]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d3b3      	bcc.n	8005f48 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	695a      	ldr	r2, [r3, #20]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005fee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f006 fa19 	bl	800c42c <USB_ReadInterrupts>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006000:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006004:	d10a      	bne.n	800601c <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f006 fea4 	bl	800cd54 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	695a      	ldr	r2, [r3, #20]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800601a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f006 fa03 	bl	800c42c <USB_ReadInterrupts>
 8006026:	4603      	mov	r3, r0
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	2b04      	cmp	r3, #4
 800602e:	d115      	bne.n	800605c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	f003 0304 	and.w	r3, r3, #4
 800603e:	2b00      	cmp	r3, #0
 8006040:	d002      	beq.n	8006048 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f006 fe94 	bl	800cd70 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6859      	ldr	r1, [r3, #4]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69ba      	ldr	r2, [r7, #24]
 8006054:	430a      	orrs	r2, r1
 8006056:	605a      	str	r2, [r3, #4]
 8006058:	e000      	b.n	800605c <HAL_PCD_IRQHandler+0x996>
      return;
 800605a:	bf00      	nop
    }
  }
}
 800605c:	3734      	adds	r7, #52	@ 0x34
 800605e:	46bd      	mov	sp, r7
 8006060:	bd90      	pop	{r4, r7, pc}

08006062 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b082      	sub	sp, #8
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	460b      	mov	r3, r1
 800606c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006074:	2b01      	cmp	r3, #1
 8006076:	d101      	bne.n	800607c <HAL_PCD_SetAddress+0x1a>
 8006078:	2302      	movs	r3, #2
 800607a:	e012      	b.n	80060a2 <HAL_PCD_SetAddress+0x40>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	78fa      	ldrb	r2, [r7, #3]
 8006088:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	78fa      	ldrb	r2, [r7, #3]
 8006090:	4611      	mov	r1, r2
 8006092:	4618      	mov	r0, r3
 8006094:	f006 f962 	bl	800c35c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3708      	adds	r7, #8
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}

080060aa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b084      	sub	sp, #16
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	4608      	mov	r0, r1
 80060b4:	4611      	mov	r1, r2
 80060b6:	461a      	mov	r2, r3
 80060b8:	4603      	mov	r3, r0
 80060ba:	70fb      	strb	r3, [r7, #3]
 80060bc:	460b      	mov	r3, r1
 80060be:	803b      	strh	r3, [r7, #0]
 80060c0:	4613      	mov	r3, r2
 80060c2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80060c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	da0f      	bge.n	80060f0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060d0:	78fb      	ldrb	r3, [r7, #3]
 80060d2:	f003 020f 	and.w	r2, r3, #15
 80060d6:	4613      	mov	r3, r2
 80060d8:	00db      	lsls	r3, r3, #3
 80060da:	4413      	add	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	3310      	adds	r3, #16
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	4413      	add	r3, r2
 80060e4:	3304      	adds	r3, #4
 80060e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2201      	movs	r2, #1
 80060ec:	705a      	strb	r2, [r3, #1]
 80060ee:	e00f      	b.n	8006110 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	f003 020f 	and.w	r2, r3, #15
 80060f6:	4613      	mov	r3, r2
 80060f8:	00db      	lsls	r3, r3, #3
 80060fa:	4413      	add	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	4413      	add	r3, r2
 8006106:	3304      	adds	r3, #4
 8006108:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006110:	78fb      	ldrb	r3, [r7, #3]
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	b2da      	uxtb	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800611c:	883b      	ldrh	r3, [r7, #0]
 800611e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	78ba      	ldrb	r2, [r7, #2]
 800612a:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	785b      	ldrb	r3, [r3, #1]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d004      	beq.n	800613e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	461a      	mov	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800613e:	78bb      	ldrb	r3, [r7, #2]
 8006140:	2b02      	cmp	r3, #2
 8006142:	d102      	bne.n	800614a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006150:	2b01      	cmp	r3, #1
 8006152:	d101      	bne.n	8006158 <HAL_PCD_EP_Open+0xae>
 8006154:	2302      	movs	r3, #2
 8006156:	e00e      	b.n	8006176 <HAL_PCD_EP_Open+0xcc>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68f9      	ldr	r1, [r7, #12]
 8006166:	4618      	mov	r0, r3
 8006168:	f005 fae2 	bl	800b730 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006174:	7afb      	ldrb	r3, [r7, #11]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	460b      	mov	r3, r1
 8006188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800618a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800618e:	2b00      	cmp	r3, #0
 8006190:	da0f      	bge.n	80061b2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006192:	78fb      	ldrb	r3, [r7, #3]
 8006194:	f003 020f 	and.w	r2, r3, #15
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	3310      	adds	r3, #16
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	4413      	add	r3, r2
 80061a6:	3304      	adds	r3, #4
 80061a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2201      	movs	r2, #1
 80061ae:	705a      	strb	r2, [r3, #1]
 80061b0:	e00f      	b.n	80061d2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061b2:	78fb      	ldrb	r3, [r7, #3]
 80061b4:	f003 020f 	and.w	r2, r3, #15
 80061b8:	4613      	mov	r3, r2
 80061ba:	00db      	lsls	r3, r3, #3
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	4413      	add	r3, r2
 80061c8:	3304      	adds	r3, #4
 80061ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80061d2:	78fb      	ldrb	r3, [r7, #3]
 80061d4:	f003 030f 	and.w	r3, r3, #15
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d101      	bne.n	80061ec <HAL_PCD_EP_Close+0x6e>
 80061e8:	2302      	movs	r3, #2
 80061ea:	e00e      	b.n	800620a <HAL_PCD_EP_Close+0x8c>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68f9      	ldr	r1, [r7, #12]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f005 fb20 	bl	800b840 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b086      	sub	sp, #24
 8006216:	af00      	add	r7, sp, #0
 8006218:	60f8      	str	r0, [r7, #12]
 800621a:	607a      	str	r2, [r7, #4]
 800621c:	603b      	str	r3, [r7, #0]
 800621e:	460b      	mov	r3, r1
 8006220:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006222:	7afb      	ldrb	r3, [r7, #11]
 8006224:	f003 020f 	and.w	r2, r3, #15
 8006228:	4613      	mov	r3, r2
 800622a:	00db      	lsls	r3, r3, #3
 800622c:	4413      	add	r3, r2
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	4413      	add	r3, r2
 8006238:	3304      	adds	r3, #4
 800623a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	683a      	ldr	r2, [r7, #0]
 8006246:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	2200      	movs	r2, #0
 800624c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2200      	movs	r2, #0
 8006252:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006254:	7afb      	ldrb	r3, [r7, #11]
 8006256:	f003 030f 	and.w	r3, r3, #15
 800625a:	b2da      	uxtb	r2, r3
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	799b      	ldrb	r3, [r3, #6]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d102      	bne.n	800626e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	799b      	ldrb	r3, [r3, #6]
 8006276:	461a      	mov	r2, r3
 8006278:	6979      	ldr	r1, [r7, #20]
 800627a:	f005 fbbd 	bl	800b9f8 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	460b      	mov	r3, r1
 8006292:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006294:	78fb      	ldrb	r3, [r7, #3]
 8006296:	f003 020f 	and.w	r2, r3, #15
 800629a:	6879      	ldr	r1, [r7, #4]
 800629c:	4613      	mov	r3, r2
 800629e:	00db      	lsls	r3, r3, #3
 80062a0:	4413      	add	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	440b      	add	r3, r1
 80062a6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80062aa:	681b      	ldr	r3, [r3, #0]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	607a      	str	r2, [r7, #4]
 80062c2:	603b      	str	r3, [r7, #0]
 80062c4:	460b      	mov	r3, r1
 80062c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062c8:	7afb      	ldrb	r3, [r7, #11]
 80062ca:	f003 020f 	and.w	r2, r3, #15
 80062ce:	4613      	mov	r3, r2
 80062d0:	00db      	lsls	r3, r3, #3
 80062d2:	4413      	add	r3, r2
 80062d4:	009b      	lsls	r3, r3, #2
 80062d6:	3310      	adds	r3, #16
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4413      	add	r3, r2
 80062dc:	3304      	adds	r3, #4
 80062de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2200      	movs	r2, #0
 80062f0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2201      	movs	r2, #1
 80062f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062f8:	7afb      	ldrb	r3, [r7, #11]
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	b2da      	uxtb	r2, r3
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	799b      	ldrb	r3, [r3, #6]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d102      	bne.n	8006312 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6818      	ldr	r0, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	799b      	ldrb	r3, [r3, #6]
 800631a:	461a      	mov	r2, r3
 800631c:	6979      	ldr	r1, [r7, #20]
 800631e:	f005 fb6b 	bl	800b9f8 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	3718      	adds	r7, #24
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	460b      	mov	r3, r1
 8006336:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006338:	78fb      	ldrb	r3, [r7, #3]
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	7912      	ldrb	r2, [r2, #4]
 8006342:	4293      	cmp	r3, r2
 8006344:	d901      	bls.n	800634a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e04f      	b.n	80063ea <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800634a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800634e:	2b00      	cmp	r3, #0
 8006350:	da0f      	bge.n	8006372 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006352:	78fb      	ldrb	r3, [r7, #3]
 8006354:	f003 020f 	and.w	r2, r3, #15
 8006358:	4613      	mov	r3, r2
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	4413      	add	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	3310      	adds	r3, #16
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	4413      	add	r3, r2
 8006366:	3304      	adds	r3, #4
 8006368:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2201      	movs	r2, #1
 800636e:	705a      	strb	r2, [r3, #1]
 8006370:	e00d      	b.n	800638e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006372:	78fa      	ldrb	r2, [r7, #3]
 8006374:	4613      	mov	r3, r2
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	4413      	add	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	4413      	add	r3, r2
 8006384:	3304      	adds	r3, #4
 8006386:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2201      	movs	r2, #1
 8006392:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	b2da      	uxtb	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d101      	bne.n	80063ae <HAL_PCD_EP_SetStall+0x82>
 80063aa:	2302      	movs	r3, #2
 80063ac:	e01d      	b.n	80063ea <HAL_PCD_EP_SetStall+0xbe>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68f9      	ldr	r1, [r7, #12]
 80063bc:	4618      	mov	r0, r3
 80063be:	f005 fef9 	bl	800c1b4 <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80063c2:	78fb      	ldrb	r3, [r7, #3]
 80063c4:	f003 030f 	and.w	r3, r3, #15
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d109      	bne.n	80063e0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6818      	ldr	r0, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	7999      	ldrb	r1, [r3, #6]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063da:	461a      	mov	r2, r3
 80063dc:	f006 f8ea 	bl	800c5b4 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b084      	sub	sp, #16
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
 80063fa:	460b      	mov	r3, r1
 80063fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063fe:	78fb      	ldrb	r3, [r7, #3]
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	7912      	ldrb	r2, [r2, #4]
 8006408:	4293      	cmp	r3, r2
 800640a:	d901      	bls.n	8006410 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e042      	b.n	8006496 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006410:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006414:	2b00      	cmp	r3, #0
 8006416:	da0f      	bge.n	8006438 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006418:	78fb      	ldrb	r3, [r7, #3]
 800641a:	f003 020f 	and.w	r2, r3, #15
 800641e:	4613      	mov	r3, r2
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	4413      	add	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	3310      	adds	r3, #16
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	4413      	add	r3, r2
 800642c:	3304      	adds	r3, #4
 800642e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2201      	movs	r2, #1
 8006434:	705a      	strb	r2, [r3, #1]
 8006436:	e00f      	b.n	8006458 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006438:	78fb      	ldrb	r3, [r7, #3]
 800643a:	f003 020f 	and.w	r2, r3, #15
 800643e:	4613      	mov	r3, r2
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	4413      	add	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	4413      	add	r3, r2
 800644e:	3304      	adds	r3, #4
 8006450:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	f003 030f 	and.w	r3, r3, #15
 8006464:	b2da      	uxtb	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006470:	2b01      	cmp	r3, #1
 8006472:	d101      	bne.n	8006478 <HAL_PCD_EP_ClrStall+0x86>
 8006474:	2302      	movs	r3, #2
 8006476:	e00e      	b.n	8006496 <HAL_PCD_EP_ClrStall+0xa4>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68f9      	ldr	r1, [r7, #12]
 8006486:	4618      	mov	r0, r3
 8006488:	f005 ff02 	bl	800c290 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	3710      	adds	r7, #16
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b084      	sub	sp, #16
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
 80064a6:	460b      	mov	r3, r1
 80064a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80064aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	da0c      	bge.n	80064cc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064b2:	78fb      	ldrb	r3, [r7, #3]
 80064b4:	f003 020f 	and.w	r2, r3, #15
 80064b8:	4613      	mov	r3, r2
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	4413      	add	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	3310      	adds	r3, #16
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	4413      	add	r3, r2
 80064c6:	3304      	adds	r3, #4
 80064c8:	60fb      	str	r3, [r7, #12]
 80064ca:	e00c      	b.n	80064e6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	f003 020f 	and.w	r2, r3, #15
 80064d2:	4613      	mov	r3, r2
 80064d4:	00db      	lsls	r3, r3, #3
 80064d6:	4413      	add	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	4413      	add	r3, r2
 80064e2:	3304      	adds	r3, #4
 80064e4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68f9      	ldr	r1, [r7, #12]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f005 fd21 	bl	800bf34 <USB_EPStopXfer>
 80064f2:	4603      	mov	r3, r0
 80064f4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80064f6:	7afb      	ldrb	r3, [r7, #11]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08a      	sub	sp, #40	@ 0x28
 8006504:	af02      	add	r7, sp, #8
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006514:	683a      	ldr	r2, [r7, #0]
 8006516:	4613      	mov	r3, r2
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	4413      	add	r3, r2
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	3310      	adds	r3, #16
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	4413      	add	r3, r2
 8006524:	3304      	adds	r3, #4
 8006526:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	695a      	ldr	r2, [r3, #20]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	429a      	cmp	r2, r3
 8006532:	d901      	bls.n	8006538 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e06b      	b.n	8006610 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	691a      	ldr	r2, [r3, #16]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	69fa      	ldr	r2, [r7, #28]
 800654a:	429a      	cmp	r2, r3
 800654c:	d902      	bls.n	8006554 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	3303      	adds	r3, #3
 8006558:	089b      	lsrs	r3, r3, #2
 800655a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800655c:	e02a      	b.n	80065b4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	691a      	ldr	r2, [r3, #16]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	69fa      	ldr	r2, [r7, #28]
 8006570:	429a      	cmp	r2, r3
 8006572:	d902      	bls.n	800657a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	3303      	adds	r3, #3
 800657e:	089b      	lsrs	r3, r3, #2
 8006580:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	68d9      	ldr	r1, [r3, #12]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	b2da      	uxtb	r2, r3
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	4603      	mov	r3, r0
 8006596:	6978      	ldr	r0, [r7, #20]
 8006598:	f005 fd76 	bl	800c088 <USB_WritePacket>

    ep->xfer_buff  += len;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	441a      	add	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	695a      	ldr	r2, [r3, #20]
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	441a      	add	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80065c4:	69ba      	ldr	r2, [r7, #24]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d809      	bhi.n	80065de <PCD_WriteEmptyTxFifo+0xde>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	695a      	ldr	r2, [r3, #20]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d203      	bcs.n	80065de <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1bf      	bne.n	800655e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	691a      	ldr	r2, [r3, #16]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d811      	bhi.n	800660e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	2201      	movs	r2, #1
 80065f2:	fa02 f303 	lsl.w	r3, r2, r3
 80065f6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	43db      	mvns	r3, r3
 8006604:	6939      	ldr	r1, [r7, #16]
 8006606:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800660a:	4013      	ands	r3, r2
 800660c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3720      	adds	r7, #32
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	333c      	adds	r3, #60	@ 0x3c
 8006630:	3304      	adds	r3, #4
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	799b      	ldrb	r3, [r3, #6]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d17b      	bne.n	8006746 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f003 0308 	and.w	r3, r3, #8
 8006654:	2b00      	cmp	r3, #0
 8006656:	d015      	beq.n	8006684 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	4a61      	ldr	r2, [pc, #388]	@ (80067e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800665c:	4293      	cmp	r3, r2
 800665e:	f240 80b9 	bls.w	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006668:	2b00      	cmp	r3, #0
 800666a:	f000 80b3 	beq.w	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	4413      	add	r3, r2
 8006676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800667a:	461a      	mov	r2, r3
 800667c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006680:	6093      	str	r3, [r2, #8]
 8006682:	e0a7      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f003 0320 	and.w	r3, r3, #32
 800668a:	2b00      	cmp	r3, #0
 800668c:	d009      	beq.n	80066a2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	015a      	lsls	r2, r3, #5
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	4413      	add	r3, r2
 8006696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800669a:	461a      	mov	r2, r3
 800669c:	2320      	movs	r3, #32
 800669e:	6093      	str	r3, [r2, #8]
 80066a0:	e098      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	f040 8093 	bne.w	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	4a4b      	ldr	r2, [pc, #300]	@ (80067e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d90f      	bls.n	80066d6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00a      	beq.n	80066d6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066cc:	461a      	mov	r2, r3
 80066ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066d2:	6093      	str	r3, [r2, #8]
 80066d4:	e07e      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	4413      	add	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	4413      	add	r3, r2
 80066e8:	3304      	adds	r3, #4
 80066ea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6a1a      	ldr	r2, [r3, #32]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	0159      	lsls	r1, r3, #5
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	440b      	add	r3, r1
 80066f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006702:	1ad2      	subs	r2, r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d114      	bne.n	8006738 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d109      	bne.n	800672a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6818      	ldr	r0, [r3, #0]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006720:	461a      	mov	r2, r3
 8006722:	2101      	movs	r1, #1
 8006724:	f005 ff46 	bl	800c5b4 <USB_EP0_OutStart>
 8006728:	e006      	b.n	8006738 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	441a      	add	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	b2db      	uxtb	r3, r3
 800673c:	4619      	mov	r1, r3
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f006 fa4d 	bl	800cbde <HAL_PCD_DataOutStageCallback>
 8006744:	e046      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	4a26      	ldr	r2, [pc, #152]	@ (80067e4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d124      	bne.n	8006798 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00a      	beq.n	800676e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	015a      	lsls	r2, r3, #5
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	4413      	add	r3, r2
 8006760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006764:	461a      	mov	r2, r3
 8006766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800676a:	6093      	str	r3, [r2, #8]
 800676c:	e032      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f003 0320 	and.w	r3, r3, #32
 8006774:	2b00      	cmp	r3, #0
 8006776:	d008      	beq.n	800678a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	015a      	lsls	r2, r3, #5
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	4413      	add	r3, r2
 8006780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006784:	461a      	mov	r2, r3
 8006786:	2320      	movs	r3, #32
 8006788:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	b2db      	uxtb	r3, r3
 800678e:	4619      	mov	r1, r3
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f006 fa24 	bl	800cbde <HAL_PCD_DataOutStageCallback>
 8006796:	e01d      	b.n	80067d4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d114      	bne.n	80067c8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800679e:	6879      	ldr	r1, [r7, #4]
 80067a0:	683a      	ldr	r2, [r7, #0]
 80067a2:	4613      	mov	r3, r2
 80067a4:	00db      	lsls	r3, r3, #3
 80067a6:	4413      	add	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	440b      	add	r3, r1
 80067ac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d108      	bne.n	80067c8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6818      	ldr	r0, [r3, #0]
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80067c0:	461a      	mov	r2, r3
 80067c2:	2100      	movs	r1, #0
 80067c4:	f005 fef6 	bl	800c5b4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	4619      	mov	r1, r3
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f006 fa05 	bl	800cbde <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3720      	adds	r7, #32
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	4f54300a 	.word	0x4f54300a
 80067e4:	4f54310a 	.word	0x4f54310a

080067e8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b086      	sub	sp, #24
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	333c      	adds	r3, #60	@ 0x3c
 8006800:	3304      	adds	r3, #4
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	4413      	add	r3, r2
 800680e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	4a15      	ldr	r2, [pc, #84]	@ (8006870 <PCD_EP_OutSetupPacket_int+0x88>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d90e      	bls.n	800683c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006834:	461a      	mov	r2, r3
 8006836:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800683a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f006 f9bc 	bl	800cbba <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	4a0a      	ldr	r2, [pc, #40]	@ (8006870 <PCD_EP_OutSetupPacket_int+0x88>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d90c      	bls.n	8006864 <PCD_EP_OutSetupPacket_int+0x7c>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	799b      	ldrb	r3, [r3, #6]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d108      	bne.n	8006864 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800685c:	461a      	mov	r2, r3
 800685e:	2101      	movs	r1, #1
 8006860:	f005 fea8 	bl	800c5b4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	4f54300a 	.word	0x4f54300a

08006874 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	70fb      	strb	r3, [r7, #3]
 8006880:	4613      	mov	r3, r2
 8006882:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d107      	bne.n	80068a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006892:	883b      	ldrh	r3, [r7, #0]
 8006894:	0419      	lsls	r1, r3, #16
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	430a      	orrs	r2, r1
 800689e:	629a      	str	r2, [r3, #40]	@ 0x28
 80068a0:	e028      	b.n	80068f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a8:	0c1b      	lsrs	r3, r3, #16
 80068aa:	68ba      	ldr	r2, [r7, #8]
 80068ac:	4413      	add	r3, r2
 80068ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80068b0:	2300      	movs	r3, #0
 80068b2:	73fb      	strb	r3, [r7, #15]
 80068b4:	e00d      	b.n	80068d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	7bfb      	ldrb	r3, [r7, #15]
 80068bc:	3340      	adds	r3, #64	@ 0x40
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	0c1b      	lsrs	r3, r3, #16
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	4413      	add	r3, r2
 80068ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	3301      	adds	r3, #1
 80068d0:	73fb      	strb	r3, [r7, #15]
 80068d2:	7bfa      	ldrb	r2, [r7, #15]
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	429a      	cmp	r2, r3
 80068da:	d3ec      	bcc.n	80068b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80068dc:	883b      	ldrh	r3, [r7, #0]
 80068de:	0418      	lsls	r0, r3, #16
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	78fb      	ldrb	r3, [r7, #3]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	68ba      	ldr	r2, [r7, #8]
 80068ea:	4302      	orrs	r2, r0
 80068ec:	3340      	adds	r3, #64	@ 0x40
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	440b      	add	r3, r1
 80068f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3714      	adds	r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006902:	b480      	push	{r7}
 8006904:	b083      	sub	sp, #12
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
 800690a:	460b      	mov	r3, r1
 800690c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	887a      	ldrh	r2, [r7, #2]
 8006914:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006952:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006956:	f043 0303 	orr.w	r3, r3, #3
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3714      	adds	r7, #20
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006974:	4b39      	ldr	r3, [pc, #228]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006978:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800697c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	429a      	cmp	r2, r3
 8006984:	d10b      	bne.n	800699e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800698c:	d905      	bls.n	800699a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800698e:	4b33      	ldr	r3, [pc, #204]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	4a32      	ldr	r2, [pc, #200]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006998:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800699a:	2300      	movs	r3, #0
 800699c:	e057      	b.n	8006a4e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a4:	d90a      	bls.n	80069bc <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80069a6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	4a2a      	ldr	r2, [pc, #168]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80069b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069b8:	60d3      	str	r3, [r2, #12]
 80069ba:	e007      	b.n	80069cc <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80069bc:	4b27      	ldr	r3, [pc, #156]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80069c4:	4925      	ldr	r1, [pc, #148]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80069cc:	4b24      	ldr	r3, [pc, #144]	@ (8006a60 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a24      	ldr	r2, [pc, #144]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80069d2:	fba2 2303 	umull	r2, r3, r2, r3
 80069d6:	099b      	lsrs	r3, r3, #6
 80069d8:	2232      	movs	r2, #50	@ 0x32
 80069da:	fb02 f303 	mul.w	r3, r2, r3
 80069de:	4a21      	ldr	r2, [pc, #132]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80069e0:	fba2 2303 	umull	r2, r3, r2, r3
 80069e4:	099b      	lsrs	r3, r3, #6
 80069e6:	3301      	adds	r3, #1
 80069e8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80069ea:	e002      	b.n	80069f2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80069f2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d102      	bne.n	8006a04 <HAL_PWREx_ControlVoltageScaling+0x98>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1f3      	bne.n	80069ec <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d01b      	beq.n	8006a42 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006a0a:	4b15      	ldr	r3, [pc, #84]	@ (8006a60 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a15      	ldr	r2, [pc, #84]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006a10:	fba2 2303 	umull	r2, r3, r2, r3
 8006a14:	099b      	lsrs	r3, r3, #6
 8006a16:	2232      	movs	r2, #50	@ 0x32
 8006a18:	fb02 f303 	mul.w	r3, r2, r3
 8006a1c:	4a11      	ldr	r2, [pc, #68]	@ (8006a64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a22:	099b      	lsrs	r3, r3, #6
 8006a24:	3301      	adds	r3, #1
 8006a26:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006a28:	e002      	b.n	8006a30 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006a30:	4b0a      	ldr	r3, [pc, #40]	@ (8006a5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d102      	bne.n	8006a42 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1f3      	bne.n	8006a2a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e000      	b.n	8006a4e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	46020800 	.word	0x46020800
 8006a60:	20000000 	.word	0x20000000
 8006a64:	10624dd3 	.word	0x10624dd3

08006a68 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006a6c:	4b04      	ldr	r3, [pc, #16]	@ (8006a80 <HAL_PWREx_GetVoltageRange+0x18>)
 8006a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	46020800 	.word	0x46020800

08006a84 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8006a88:	4b05      	ldr	r3, [pc, #20]	@ (8006aa0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	4a04      	ldr	r2, [pc, #16]	@ (8006aa0 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a92:	6113      	str	r3, [r2, #16]
}
 8006a94:	bf00      	nop
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	46020800 	.word	0x46020800

08006aa4 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8006aa8:	4b05      	ldr	r3, [pc, #20]	@ (8006ac0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	4a04      	ldr	r2, [pc, #16]	@ (8006ac0 <HAL_PWREx_EnableVddIO2+0x1c>)
 8006aae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ab2:	6113      	str	r3, [r2, #16]
}
 8006ab4:	bf00      	nop
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	46020800 	.word	0x46020800

08006ac4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08e      	sub	sp, #56	@ 0x38
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8006acc:	2300      	movs	r3, #0
 8006ace:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d102      	bne.n	8006ade <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	f000 bec8 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ade:	4b99      	ldr	r3, [pc, #612]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	f003 030c 	and.w	r3, r3, #12
 8006ae6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ae8:	4b96      	ldr	r3, [pc, #600]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	f003 0303 	and.w	r3, r3, #3
 8006af0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0310 	and.w	r3, r3, #16
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f000 816c 	beq.w	8006dd8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d007      	beq.n	8006b16 <HAL_RCC_OscConfig+0x52>
 8006b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b08:	2b0c      	cmp	r3, #12
 8006b0a:	f040 80de 	bne.w	8006cca <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	f040 80da 	bne.w	8006cca <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d102      	bne.n	8006b24 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	f000 bea5 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b28:	4b86      	ldr	r3, [pc, #536]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d004      	beq.n	8006b3e <HAL_RCC_OscConfig+0x7a>
 8006b34:	4b83      	ldr	r3, [pc, #524]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006b3c:	e005      	b.n	8006b4a <HAL_RCC_OscConfig+0x86>
 8006b3e:	4b81      	ldr	r3, [pc, #516]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b44:	041b      	lsls	r3, r3, #16
 8006b46:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d255      	bcs.n	8006bfa <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d10a      	bne.n	8006b6a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f001 f99d 	bl	8007e98 <RCC_SetFlashLatencyFromMSIRange>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d002      	beq.n	8006b6a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	f000 be82 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006b6a:	4b76      	ldr	r3, [pc, #472]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	4a75      	ldr	r2, [pc, #468]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b70:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b74:	6093      	str	r3, [r2, #8]
 8006b76:	4b73      	ldr	r3, [pc, #460]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b82:	4970      	ldr	r1, [pc, #448]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006b90:	d309      	bcc.n	8006ba6 <HAL_RCC_OscConfig+0xe2>
 8006b92:	4b6c      	ldr	r3, [pc, #432]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f023 021f 	bic.w	r2, r3, #31
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	4969      	ldr	r1, [pc, #420]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	60cb      	str	r3, [r1, #12]
 8006ba4:	e07e      	b.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	da0a      	bge.n	8006bc4 <HAL_RCC_OscConfig+0x100>
 8006bae:	4b65      	ldr	r3, [pc, #404]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a1b      	ldr	r3, [r3, #32]
 8006bba:	015b      	lsls	r3, r3, #5
 8006bbc:	4961      	ldr	r1, [pc, #388]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	60cb      	str	r3, [r1, #12]
 8006bc2:	e06f      	b.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bcc:	d30a      	bcc.n	8006be4 <HAL_RCC_OscConfig+0x120>
 8006bce:	4b5d      	ldr	r3, [pc, #372]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	029b      	lsls	r3, r3, #10
 8006bdc:	4959      	ldr	r1, [pc, #356]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60cb      	str	r3, [r1, #12]
 8006be2:	e05f      	b.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
 8006be4:	4b57      	ldr	r3, [pc, #348]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	03db      	lsls	r3, r3, #15
 8006bf2:	4954      	ldr	r1, [pc, #336]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	60cb      	str	r3, [r1, #12]
 8006bf8:	e054      	b.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006bfa:	4b52      	ldr	r3, [pc, #328]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	4a51      	ldr	r2, [pc, #324]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c04:	6093      	str	r3, [r2, #8]
 8006c06:	4b4f      	ldr	r3, [pc, #316]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c12:	494c      	ldr	r1, [pc, #304]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c14:	4313      	orrs	r3, r2
 8006c16:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006c20:	d309      	bcc.n	8006c36 <HAL_RCC_OscConfig+0x172>
 8006c22:	4b48      	ldr	r3, [pc, #288]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f023 021f 	bic.w	r2, r3, #31
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	4945      	ldr	r1, [pc, #276]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c30:	4313      	orrs	r3, r2
 8006c32:	60cb      	str	r3, [r1, #12]
 8006c34:	e028      	b.n	8006c88 <HAL_RCC_OscConfig+0x1c4>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	da0a      	bge.n	8006c54 <HAL_RCC_OscConfig+0x190>
 8006c3e:	4b41      	ldr	r3, [pc, #260]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	015b      	lsls	r3, r3, #5
 8006c4c:	493d      	ldr	r1, [pc, #244]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60cb      	str	r3, [r1, #12]
 8006c52:	e019      	b.n	8006c88 <HAL_RCC_OscConfig+0x1c4>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c5c:	d30a      	bcc.n	8006c74 <HAL_RCC_OscConfig+0x1b0>
 8006c5e:	4b39      	ldr	r3, [pc, #228]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	029b      	lsls	r3, r3, #10
 8006c6c:	4935      	ldr	r1, [pc, #212]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60cb      	str	r3, [r1, #12]
 8006c72:	e009      	b.n	8006c88 <HAL_RCC_OscConfig+0x1c4>
 8006c74:	4b33      	ldr	r3, [pc, #204]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	03db      	lsls	r3, r3, #15
 8006c82:	4930      	ldr	r1, [pc, #192]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10a      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	4618      	mov	r0, r3
 8006c94:	f001 f900 	bl	8007e98 <RCC_SetFlashLatencyFromMSIRange>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d002      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	f000 bde5 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8006ca4:	f001 f8de 	bl	8007e64 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006ca8:	4b27      	ldr	r3, [pc, #156]	@ (8006d48 <HAL_RCC_OscConfig+0x284>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7fc fd45 	bl	800373c <HAL_InitTick>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8006cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 808a 	beq.w	8006dd6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8006cc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006cc6:	f000 bdd2 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d066      	beq.n	8006da0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8006cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006cd8:	f043 0301 	orr.w	r3, r3, #1
 8006cdc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006cde:	f7fc fdb7 	bl	8003850 <HAL_GetTick>
 8006ce2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006ce4:	e009      	b.n	8006cfa <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ce6:	f7fc fdb3 	bl	8003850 <HAL_GetTick>
 8006cea:	4602      	mov	r2, r0
 8006cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d902      	bls.n	8006cfa <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	f000 bdba 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006cfa:	4b12      	ldr	r3, [pc, #72]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0304 	and.w	r3, r3, #4
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0ef      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006d06:	4b0f      	ldr	r3, [pc, #60]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d10:	6093      	str	r3, [r2, #8]
 8006d12:	4b0c      	ldr	r3, [pc, #48]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1e:	4909      	ldr	r1, [pc, #36]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d28:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006d2c:	d30e      	bcc.n	8006d4c <HAL_RCC_OscConfig+0x288>
 8006d2e:	4b05      	ldr	r3, [pc, #20]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	f023 021f 	bic.w	r2, r3, #31
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	4902      	ldr	r1, [pc, #8]	@ (8006d44 <HAL_RCC_OscConfig+0x280>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	60cb      	str	r3, [r1, #12]
 8006d40:	e04a      	b.n	8006dd8 <HAL_RCC_OscConfig+0x314>
 8006d42:	bf00      	nop
 8006d44:	46020c00 	.word	0x46020c00
 8006d48:	20000078 	.word	0x20000078
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	da0a      	bge.n	8006d6a <HAL_RCC_OscConfig+0x2a6>
 8006d54:	4b98      	ldr	r3, [pc, #608]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	015b      	lsls	r3, r3, #5
 8006d62:	4995      	ldr	r1, [pc, #596]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d64:	4313      	orrs	r3, r2
 8006d66:	60cb      	str	r3, [r1, #12]
 8006d68:	e036      	b.n	8006dd8 <HAL_RCC_OscConfig+0x314>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d72:	d30a      	bcc.n	8006d8a <HAL_RCC_OscConfig+0x2c6>
 8006d74:	4b90      	ldr	r3, [pc, #576]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	029b      	lsls	r3, r3, #10
 8006d82:	498d      	ldr	r1, [pc, #564]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60cb      	str	r3, [r1, #12]
 8006d88:	e026      	b.n	8006dd8 <HAL_RCC_OscConfig+0x314>
 8006d8a:	4b8b      	ldr	r3, [pc, #556]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	03db      	lsls	r3, r3, #15
 8006d98:	4987      	ldr	r1, [pc, #540]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	60cb      	str	r3, [r1, #12]
 8006d9e:	e01b      	b.n	8006dd8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8006da0:	4b85      	ldr	r3, [pc, #532]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a84      	ldr	r2, [pc, #528]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006da6:	f023 0301 	bic.w	r3, r3, #1
 8006daa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006dac:	f7fc fd50 	bl	8003850 <HAL_GetTick>
 8006db0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006db2:	e009      	b.n	8006dc8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006db4:	f7fc fd4c 	bl	8003850 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d902      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	f000 bd53 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006dc8:	4b7b      	ldr	r3, [pc, #492]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1ef      	bne.n	8006db4 <HAL_RCC_OscConfig+0x2f0>
 8006dd4:	e000      	b.n	8006dd8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006dd6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 808b 	beq.w	8006efc <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d005      	beq.n	8006df8 <HAL_RCC_OscConfig+0x334>
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	2b0c      	cmp	r3, #12
 8006df0:	d109      	bne.n	8006e06 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df4:	2b03      	cmp	r3, #3
 8006df6:	d106      	bne.n	8006e06 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d17d      	bne.n	8006efc <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	f000 bd34 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e0e:	d106      	bne.n	8006e1e <HAL_RCC_OscConfig+0x35a>
 8006e10:	4b69      	ldr	r3, [pc, #420]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a68      	ldr	r2, [pc, #416]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	e041      	b.n	8006ea2 <HAL_RCC_OscConfig+0x3de>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e26:	d112      	bne.n	8006e4e <HAL_RCC_OscConfig+0x38a>
 8006e28:	4b63      	ldr	r3, [pc, #396]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a62      	ldr	r2, [pc, #392]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e32:	6013      	str	r3, [r2, #0]
 8006e34:	4b60      	ldr	r3, [pc, #384]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a5f      	ldr	r2, [pc, #380]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e3a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	4b5d      	ldr	r3, [pc, #372]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a5c      	ldr	r2, [pc, #368]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	e029      	b.n	8006ea2 <HAL_RCC_OscConfig+0x3de>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8006e56:	d112      	bne.n	8006e7e <HAL_RCC_OscConfig+0x3ba>
 8006e58:	4b57      	ldr	r3, [pc, #348]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a56      	ldr	r2, [pc, #344]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e62:	6013      	str	r3, [r2, #0]
 8006e64:	4b54      	ldr	r3, [pc, #336]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a53      	ldr	r2, [pc, #332]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e6e:	6013      	str	r3, [r2, #0]
 8006e70:	4b51      	ldr	r3, [pc, #324]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a50      	ldr	r2, [pc, #320]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e7a:	6013      	str	r3, [r2, #0]
 8006e7c:	e011      	b.n	8006ea2 <HAL_RCC_OscConfig+0x3de>
 8006e7e:	4b4e      	ldr	r3, [pc, #312]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a4d      	ldr	r2, [pc, #308]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e88:	6013      	str	r3, [r2, #0]
 8006e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a4a      	ldr	r2, [pc, #296]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	4b48      	ldr	r3, [pc, #288]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a47      	ldr	r2, [pc, #284]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006e9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ea0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d014      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8006eaa:	f7fc fcd1 	bl	8003850 <HAL_GetTick>
 8006eae:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006eb0:	e009      	b.n	8006ec6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eb2:	f7fc fccd 	bl	8003850 <HAL_GetTick>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eba:	1ad3      	subs	r3, r2, r3
 8006ebc:	2b64      	cmp	r3, #100	@ 0x64
 8006ebe:	d902      	bls.n	8006ec6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	f000 bcd4 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ec6:	4b3c      	ldr	r3, [pc, #240]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0ef      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x3ee>
 8006ed2:	e013      	b.n	8006efc <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8006ed4:	f7fc fcbc 	bl	8003850 <HAL_GetTick>
 8006ed8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006eda:	e009      	b.n	8006ef0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006edc:	f7fc fcb8 	bl	8003850 <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	2b64      	cmp	r3, #100	@ 0x64
 8006ee8:	d902      	bls.n	8006ef0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	f000 bcbf 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ef0:	4b31      	ldr	r3, [pc, #196]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1ef      	bne.n	8006edc <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d05f      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0a:	2b04      	cmp	r3, #4
 8006f0c:	d005      	beq.n	8006f1a <HAL_RCC_OscConfig+0x456>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	2b0c      	cmp	r3, #12
 8006f12:	d114      	bne.n	8006f3e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d111      	bne.n	8006f3e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d102      	bne.n	8006f28 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	f000 bca3 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8006f28:	4b23      	ldr	r3, [pc, #140]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	041b      	lsls	r3, r3, #16
 8006f36:	4920      	ldr	r1, [pc, #128]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006f3c:	e044      	b.n	8006fc8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d024      	beq.n	8006f90 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8006f46:	4b1c      	ldr	r3, [pc, #112]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f50:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006f52:	f7fc fc7d 	bl	8003850 <HAL_GetTick>
 8006f56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f58:	e009      	b.n	8006f6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f5a:	f7fc fc79 	bl	8003850 <HAL_GetTick>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d902      	bls.n	8006f6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	f000 bc80 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f6e:	4b12      	ldr	r3, [pc, #72]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d0ef      	beq.n	8006f5a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8006f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	041b      	lsls	r3, r3, #16
 8006f88:	490b      	ldr	r1, [pc, #44]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	610b      	str	r3, [r1, #16]
 8006f8e:	e01b      	b.n	8006fc8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8006f90:	4b09      	ldr	r3, [pc, #36]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a08      	ldr	r2, [pc, #32]	@ (8006fb8 <HAL_RCC_OscConfig+0x4f4>)
 8006f96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f9a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006f9c:	f7fc fc58 	bl	8003850 <HAL_GetTick>
 8006fa0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fa2:	e00b      	b.n	8006fbc <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fa4:	f7fc fc54 	bl	8003850 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d904      	bls.n	8006fbc <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	f000 bc5b 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
 8006fb8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fbc:	4baf      	ldr	r3, [pc, #700]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1ed      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 80c8 	beq.w	8007166 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fdc:	4ba7      	ldr	r3, [pc, #668]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8006fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fe2:	f003 0304 	and.w	r3, r3, #4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d111      	bne.n	800700e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fea:	4ba4      	ldr	r3, [pc, #656]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8006fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ff0:	4aa2      	ldr	r2, [pc, #648]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8006ff2:	f043 0304 	orr.w	r3, r3, #4
 8006ff6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006ffa:	4ba0      	ldr	r3, [pc, #640]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8006ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007000:	f003 0304 	and.w	r3, r3, #4
 8007004:	617b      	str	r3, [r7, #20]
 8007006:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800700e:	4b9c      	ldr	r3, [pc, #624]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 8007010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b00      	cmp	r3, #0
 8007018:	d119      	bne.n	800704e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800701a:	4b99      	ldr	r3, [pc, #612]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 800701c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701e:	4a98      	ldr	r2, [pc, #608]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 8007020:	f043 0301 	orr.w	r3, r3, #1
 8007024:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007026:	f7fc fc13 	bl	8003850 <HAL_GetTick>
 800702a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800702c:	e009      	b.n	8007042 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800702e:	f7fc fc0f 	bl	8003850 <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d902      	bls.n	8007042 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	f000 bc16 	b.w	800786e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007042:	4b8f      	ldr	r3, [pc, #572]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 8007044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	d0ef      	beq.n	800702e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	695b      	ldr	r3, [r3, #20]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d05f      	beq.n	8007116 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8007056:	4b89      	ldr	r3, [pc, #548]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007058:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800705c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	699a      	ldr	r2, [r3, #24]
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007068:	429a      	cmp	r2, r3
 800706a:	d037      	beq.n	80070dc <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d006      	beq.n	8007084 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e3f4      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d01b      	beq.n	80070c6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800708e:	4b7b      	ldr	r3, [pc, #492]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007090:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007094:	4a79      	ldr	r2, [pc, #484]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007096:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800709a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800709e:	f7fc fbd7 	bl	8003850 <HAL_GetTick>
 80070a2:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80070a4:	e008      	b.n	80070b8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070a6:	f7fc fbd3 	bl	8003850 <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	2b05      	cmp	r3, #5
 80070b2:	d901      	bls.n	80070b8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e3da      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80070b8:	4b70      	ldr	r3, [pc, #448]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 80070ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1ef      	bne.n	80070a6 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80070c6:	4b6d      	ldr	r3, [pc, #436]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 80070c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070cc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	4969      	ldr	r1, [pc, #420]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80070dc:	4b67      	ldr	r3, [pc, #412]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 80070de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070e2:	4a66      	ldr	r2, [pc, #408]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 80070e4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80070ec:	f7fc fbb0 	bl	8003850 <HAL_GetTick>
 80070f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80070f2:	e008      	b.n	8007106 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070f4:	f7fc fbac 	bl	8003850 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b05      	cmp	r3, #5
 8007100:	d901      	bls.n	8007106 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e3b3      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007106:	4b5d      	ldr	r3, [pc, #372]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007108:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800710c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007110:	2b00      	cmp	r3, #0
 8007112:	d0ef      	beq.n	80070f4 <HAL_RCC_OscConfig+0x630>
 8007114:	e01b      	b.n	800714e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007116:	4b59      	ldr	r3, [pc, #356]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800711c:	4a57      	ldr	r2, [pc, #348]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800711e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007122:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007126:	f7fc fb93 	bl	8003850 <HAL_GetTick>
 800712a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800712c:	e008      	b.n	8007140 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800712e:	f7fc fb8f 	bl	8003850 <HAL_GetTick>
 8007132:	4602      	mov	r2, r0
 8007134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	2b05      	cmp	r3, #5
 800713a:	d901      	bls.n	8007140 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e396      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007140:	4b4e      	ldr	r3, [pc, #312]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007142:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007146:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1ef      	bne.n	800712e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800714e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007152:	2b01      	cmp	r3, #1
 8007154:	d107      	bne.n	8007166 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007156:	4b49      	ldr	r3, [pc, #292]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007158:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800715c:	4a47      	ldr	r2, [pc, #284]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800715e:	f023 0304 	bic.w	r3, r3, #4
 8007162:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0304 	and.w	r3, r3, #4
 800716e:	2b00      	cmp	r3, #0
 8007170:	f000 8111 	beq.w	8007396 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007174:	2300      	movs	r3, #0
 8007176:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800717a:	4b40      	ldr	r3, [pc, #256]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800717c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d111      	bne.n	80071ac <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007188:	4b3c      	ldr	r3, [pc, #240]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800718a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800718e:	4a3b      	ldr	r2, [pc, #236]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007190:	f043 0304 	orr.w	r3, r3, #4
 8007194:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007198:	4b38      	ldr	r3, [pc, #224]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800719a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	613b      	str	r3, [r7, #16]
 80071a4:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80071a6:	2301      	movs	r3, #1
 80071a8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80071ac:	4b34      	ldr	r3, [pc, #208]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d118      	bne.n	80071ea <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80071b8:	4b31      	ldr	r3, [pc, #196]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	4a30      	ldr	r2, [pc, #192]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 80071be:	f043 0301 	orr.w	r3, r3, #1
 80071c2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071c4:	f7fc fb44 	bl	8003850 <HAL_GetTick>
 80071c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80071ca:	e008      	b.n	80071de <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071cc:	f7fc fb40 	bl	8003850 <HAL_GetTick>
 80071d0:	4602      	mov	r2, r0
 80071d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d4:	1ad3      	subs	r3, r2, r3
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d901      	bls.n	80071de <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e347      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80071de:	4b28      	ldr	r3, [pc, #160]	@ (8007280 <HAL_RCC_OscConfig+0x7bc>)
 80071e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0f0      	beq.n	80071cc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d01f      	beq.n	8007236 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f003 0304 	and.w	r3, r3, #4
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d010      	beq.n	8007224 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007202:	4b1e      	ldr	r3, [pc, #120]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007204:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007208:	4a1c      	ldr	r2, [pc, #112]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800720a:	f043 0304 	orr.w	r3, r3, #4
 800720e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007212:	4b1a      	ldr	r3, [pc, #104]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007214:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007218:	4a18      	ldr	r2, [pc, #96]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800721a:	f043 0301 	orr.w	r3, r3, #1
 800721e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007222:	e018      	b.n	8007256 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007224:	4b15      	ldr	r3, [pc, #84]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007226:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800722a:	4a14      	ldr	r2, [pc, #80]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800722c:	f043 0301 	orr.w	r3, r3, #1
 8007230:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007234:	e00f      	b.n	8007256 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007236:	4b11      	ldr	r3, [pc, #68]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007238:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800723c:	4a0f      	ldr	r2, [pc, #60]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800723e:	f023 0301 	bic.w	r3, r3, #1
 8007242:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007246:	4b0d      	ldr	r3, [pc, #52]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 8007248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800724c:	4a0b      	ldr	r2, [pc, #44]	@ (800727c <HAL_RCC_OscConfig+0x7b8>)
 800724e:	f023 0304 	bic.w	r3, r3, #4
 8007252:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d057      	beq.n	800730e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800725e:	f7fc faf7 	bl	8003850 <HAL_GetTick>
 8007262:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007264:	e00e      	b.n	8007284 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007266:	f7fc faf3 	bl	8003850 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007274:	4293      	cmp	r3, r2
 8007276:	d905      	bls.n	8007284 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007278:	2303      	movs	r3, #3
 800727a:	e2f8      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
 800727c:	46020c00 	.word	0x46020c00
 8007280:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007284:	4b9c      	ldr	r3, [pc, #624]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007286:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	d0e9      	beq.n	8007266 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01b      	beq.n	80072d6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800729e:	4b96      	ldr	r3, [pc, #600]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80072a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072a4:	4a94      	ldr	r2, [pc, #592]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80072a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80072ae:	e00a      	b.n	80072c6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072b0:	f7fc face 	bl	8003850 <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072be:	4293      	cmp	r3, r2
 80072c0:	d901      	bls.n	80072c6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	e2d3      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80072c6:	4b8c      	ldr	r3, [pc, #560]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80072c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d0ed      	beq.n	80072b0 <HAL_RCC_OscConfig+0x7ec>
 80072d4:	e053      	b.n	800737e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80072d6:	4b88      	ldr	r3, [pc, #544]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80072d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072dc:	4a86      	ldr	r2, [pc, #536]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80072de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80072e6:	e00a      	b.n	80072fe <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072e8:	f7fc fab2 	bl	8003850 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e2b7      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80072fe:	4b7e      	ldr	r3, [pc, #504]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007300:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007304:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1ed      	bne.n	80072e8 <HAL_RCC_OscConfig+0x824>
 800730c:	e037      	b.n	800737e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800730e:	f7fc fa9f 	bl	8003850 <HAL_GetTick>
 8007312:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007314:	e00a      	b.n	800732c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007316:	f7fc fa9b 	bl	8003850 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007324:	4293      	cmp	r3, r2
 8007326:	d901      	bls.n	800732c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e2a0      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800732c:	4b72      	ldr	r3, [pc, #456]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800732e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1ed      	bne.n	8007316 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800733a:	4b6f      	ldr	r3, [pc, #444]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800733c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007344:	2b00      	cmp	r3, #0
 8007346:	d01a      	beq.n	800737e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007348:	4b6b      	ldr	r3, [pc, #428]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800734a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800734e:	4a6a      	ldr	r2, [pc, #424]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007350:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007354:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007358:	e00a      	b.n	8007370 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800735a:	f7fc fa79 	bl	8003850 <HAL_GetTick>
 800735e:	4602      	mov	r2, r0
 8007360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007368:	4293      	cmp	r3, r2
 800736a:	d901      	bls.n	8007370 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e27e      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007370:	4b61      	ldr	r3, [pc, #388]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007372:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007376:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1ed      	bne.n	800735a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800737e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007382:	2b01      	cmp	r3, #1
 8007384:	d107      	bne.n	8007396 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007386:	4b5c      	ldr	r3, [pc, #368]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800738c:	4a5a      	ldr	r2, [pc, #360]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800738e:	f023 0304 	bic.w	r3, r3, #4
 8007392:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0320 	and.w	r3, r3, #32
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d036      	beq.n	8007410 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d019      	beq.n	80073de <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80073aa:	4b53      	ldr	r3, [pc, #332]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a52      	ldr	r2, [pc, #328]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80073b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80073b4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80073b6:	f7fc fa4b 	bl	8003850 <HAL_GetTick>
 80073ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80073bc:	e008      	b.n	80073d0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80073be:	f7fc fa47 	bl	8003850 <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d901      	bls.n	80073d0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e24e      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80073d0:	4b49      	ldr	r3, [pc, #292]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d0f0      	beq.n	80073be <HAL_RCC_OscConfig+0x8fa>
 80073dc:	e018      	b.n	8007410 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80073de:	4b46      	ldr	r3, [pc, #280]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a45      	ldr	r2, [pc, #276]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80073e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073e8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80073ea:	f7fc fa31 	bl	8003850 <HAL_GetTick>
 80073ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80073f0:	e008      	b.n	8007404 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80073f2:	f7fc fa2d 	bl	8003850 <HAL_GetTick>
 80073f6:	4602      	mov	r2, r0
 80073f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d901      	bls.n	8007404 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e234      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007404:	4b3c      	ldr	r3, [pc, #240]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1f0      	bne.n	80073f2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007418:	2b00      	cmp	r3, #0
 800741a:	d036      	beq.n	800748a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007420:	2b00      	cmp	r3, #0
 8007422:	d019      	beq.n	8007458 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8007424:	4b34      	ldr	r3, [pc, #208]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a33      	ldr	r2, [pc, #204]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800742a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800742e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007430:	f7fc fa0e 	bl	8003850 <HAL_GetTick>
 8007434:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007436:	e008      	b.n	800744a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007438:	f7fc fa0a 	bl	8003850 <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	2b02      	cmp	r3, #2
 8007444:	d901      	bls.n	800744a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e211      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800744a:	4b2b      	ldr	r3, [pc, #172]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d0f0      	beq.n	8007438 <HAL_RCC_OscConfig+0x974>
 8007456:	e018      	b.n	800748a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8007458:	4b27      	ldr	r3, [pc, #156]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a26      	ldr	r2, [pc, #152]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 800745e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007462:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007464:	f7fc f9f4 	bl	8003850 <HAL_GetTick>
 8007468:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800746a:	e008      	b.n	800747e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800746c:	f7fc f9f0 	bl	8003850 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b02      	cmp	r3, #2
 8007478:	d901      	bls.n	800747e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e1f7      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800747e:	4b1e      	ldr	r3, [pc, #120]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1f0      	bne.n	800746c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007492:	2b00      	cmp	r3, #0
 8007494:	d07f      	beq.n	8007596 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800749a:	2b00      	cmp	r3, #0
 800749c:	d062      	beq.n	8007564 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800749e:	4b16      	ldr	r3, [pc, #88]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	4a15      	ldr	r2, [pc, #84]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80074a8:	6093      	str	r3, [r2, #8]
 80074aa:	4b13      	ldr	r3, [pc, #76]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b6:	4910      	ldr	r1, [pc, #64]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80074c4:	d309      	bcc.n	80074da <HAL_RCC_OscConfig+0xa16>
 80074c6:	4b0c      	ldr	r3, [pc, #48]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	f023 021f 	bic.w	r2, r3, #31
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	4909      	ldr	r1, [pc, #36]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60cb      	str	r3, [r1, #12]
 80074d8:	e02a      	b.n	8007530 <HAL_RCC_OscConfig+0xa6c>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074de:	2b00      	cmp	r3, #0
 80074e0:	da0c      	bge.n	80074fc <HAL_RCC_OscConfig+0xa38>
 80074e2:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a1b      	ldr	r3, [r3, #32]
 80074ee:	015b      	lsls	r3, r3, #5
 80074f0:	4901      	ldr	r1, [pc, #4]	@ (80074f8 <HAL_RCC_OscConfig+0xa34>)
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60cb      	str	r3, [r1, #12]
 80074f6:	e01b      	b.n	8007530 <HAL_RCC_OscConfig+0xa6c>
 80074f8:	46020c00 	.word	0x46020c00
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007504:	d30a      	bcc.n	800751c <HAL_RCC_OscConfig+0xa58>
 8007506:	4ba1      	ldr	r3, [pc, #644]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a1b      	ldr	r3, [r3, #32]
 8007512:	029b      	lsls	r3, r3, #10
 8007514:	499d      	ldr	r1, [pc, #628]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007516:	4313      	orrs	r3, r2
 8007518:	60cb      	str	r3, [r1, #12]
 800751a:	e009      	b.n	8007530 <HAL_RCC_OscConfig+0xa6c>
 800751c:	4b9b      	ldr	r3, [pc, #620]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	03db      	lsls	r3, r3, #15
 800752a:	4998      	ldr	r1, [pc, #608]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800752c:	4313      	orrs	r3, r2
 800752e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8007530:	4b96      	ldr	r3, [pc, #600]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a95      	ldr	r2, [pc, #596]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007536:	f043 0310 	orr.w	r3, r3, #16
 800753a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800753c:	f7fc f988 	bl	8003850 <HAL_GetTick>
 8007540:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007542:	e008      	b.n	8007556 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007544:	f7fc f984 	bl	8003850 <HAL_GetTick>
 8007548:	4602      	mov	r2, r0
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	2b02      	cmp	r3, #2
 8007550:	d901      	bls.n	8007556 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e18b      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007556:	4b8d      	ldr	r3, [pc, #564]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0320 	and.w	r3, r3, #32
 800755e:	2b00      	cmp	r3, #0
 8007560:	d0f0      	beq.n	8007544 <HAL_RCC_OscConfig+0xa80>
 8007562:	e018      	b.n	8007596 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8007564:	4b89      	ldr	r3, [pc, #548]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a88      	ldr	r2, [pc, #544]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800756a:	f023 0310 	bic.w	r3, r3, #16
 800756e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007570:	f7fc f96e 	bl	8003850 <HAL_GetTick>
 8007574:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007576:	e008      	b.n	800758a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007578:	f7fc f96a 	bl	8003850 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	2b02      	cmp	r3, #2
 8007584:	d901      	bls.n	800758a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e171      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800758a:	4b80      	ldr	r3, [pc, #512]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0320 	and.w	r3, r3, #32
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1f0      	bne.n	8007578 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759a:	2b00      	cmp	r3, #0
 800759c:	f000 8166 	beq.w	800786c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80075a0:	2300      	movs	r3, #0
 80075a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075a6:	4b79      	ldr	r3, [pc, #484]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	f003 030c 	and.w	r3, r3, #12
 80075ae:	2b0c      	cmp	r3, #12
 80075b0:	f000 80f2 	beq.w	8007798 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	f040 80c5 	bne.w	8007748 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80075be:	4b73      	ldr	r3, [pc, #460]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a72      	ldr	r2, [pc, #456]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80075c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075c8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80075ca:	f7fc f941 	bl	8003850 <HAL_GetTick>
 80075ce:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80075d0:	e008      	b.n	80075e4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075d2:	f7fc f93d 	bl	8003850 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d901      	bls.n	80075e4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e144      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80075e4:	4b69      	ldr	r3, [pc, #420]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1f0      	bne.n	80075d2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075f0:	4b66      	ldr	r3, [pc, #408]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80075f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075f6:	f003 0304 	and.w	r3, r3, #4
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d111      	bne.n	8007622 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80075fe:	4b63      	ldr	r3, [pc, #396]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007600:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007604:	4a61      	ldr	r2, [pc, #388]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007606:	f043 0304 	orr.w	r3, r3, #4
 800760a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800760e:	4b5f      	ldr	r3, [pc, #380]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007610:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	60fb      	str	r3, [r7, #12]
 800761a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800761c:	2301      	movs	r3, #1
 800761e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007622:	4b5b      	ldr	r3, [pc, #364]	@ (8007790 <HAL_RCC_OscConfig+0xccc>)
 8007624:	68db      	ldr	r3, [r3, #12]
 8007626:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800762a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800762e:	d102      	bne.n	8007636 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007630:	2301      	movs	r3, #1
 8007632:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007636:	4b56      	ldr	r3, [pc, #344]	@ (8007790 <HAL_RCC_OscConfig+0xccc>)
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	4a55      	ldr	r2, [pc, #340]	@ (8007790 <HAL_RCC_OscConfig+0xccc>)
 800763c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007640:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007642:	4b52      	ldr	r3, [pc, #328]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007646:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800764a:	f023 0303 	bic.w	r3, r3, #3
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007656:	3a01      	subs	r2, #1
 8007658:	0212      	lsls	r2, r2, #8
 800765a:	4311      	orrs	r1, r2
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007660:	430a      	orrs	r2, r1
 8007662:	494a      	ldr	r1, [pc, #296]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007664:	4313      	orrs	r3, r2
 8007666:	628b      	str	r3, [r1, #40]	@ 0x28
 8007668:	4b48      	ldr	r3, [pc, #288]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800766a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800766c:	4b49      	ldr	r3, [pc, #292]	@ (8007794 <HAL_RCC_OscConfig+0xcd0>)
 800766e:	4013      	ands	r3, r2
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007674:	3a01      	subs	r2, #1
 8007676:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800767e:	3a01      	subs	r2, #1
 8007680:	0252      	lsls	r2, r2, #9
 8007682:	b292      	uxth	r2, r2
 8007684:	4311      	orrs	r1, r2
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800768a:	3a01      	subs	r2, #1
 800768c:	0412      	lsls	r2, r2, #16
 800768e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007692:	4311      	orrs	r1, r2
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007698:	3a01      	subs	r2, #1
 800769a:	0612      	lsls	r2, r2, #24
 800769c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80076a0:	430a      	orrs	r2, r1
 80076a2:	493a      	ldr	r1, [pc, #232]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076a4:	4313      	orrs	r3, r2
 80076a6:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80076a8:	4b38      	ldr	r3, [pc, #224]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ac:	4a37      	ldr	r2, [pc, #220]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076ae:	f023 0310 	bic.w	r3, r3, #16
 80076b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076b8:	4a34      	ldr	r2, [pc, #208]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076ba:	00db      	lsls	r3, r3, #3
 80076bc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80076be:	4b33      	ldr	r3, [pc, #204]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c2:	4a32      	ldr	r2, [pc, #200]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076c4:	f043 0310 	orr.w	r3, r3, #16
 80076c8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80076ca:	4b30      	ldr	r3, [pc, #192]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ce:	f023 020c 	bic.w	r2, r3, #12
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076d6:	492d      	ldr	r1, [pc, #180]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076d8:	4313      	orrs	r3, r2
 80076da:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80076dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d105      	bne.n	80076f0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80076e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007790 <HAL_RCC_OscConfig+0xccc>)
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	4a29      	ldr	r2, [pc, #164]	@ (8007790 <HAL_RCC_OscConfig+0xccc>)
 80076ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076ee:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80076f0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d107      	bne.n	8007708 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80076f8:	4b24      	ldr	r3, [pc, #144]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 80076fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076fe:	4a23      	ldr	r2, [pc, #140]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007700:	f023 0304 	bic.w	r3, r3, #4
 8007704:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007708:	4b20      	ldr	r3, [pc, #128]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a1f      	ldr	r2, [pc, #124]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800770e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007712:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007714:	f7fc f89c 	bl	8003850 <HAL_GetTick>
 8007718:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800771a:	e008      	b.n	800772e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800771c:	f7fc f898 	bl	8003850 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b02      	cmp	r3, #2
 8007728:	d901      	bls.n	800772e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e09f      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800772e:	4b17      	ldr	r3, [pc, #92]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d0f0      	beq.n	800771c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800773a:	4b14      	ldr	r3, [pc, #80]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800773c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800773e:	4a13      	ldr	r2, [pc, #76]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007744:	6293      	str	r3, [r2, #40]	@ 0x28
 8007746:	e091      	b.n	800786c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007748:	4b10      	ldr	r3, [pc, #64]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a0f      	ldr	r2, [pc, #60]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800774e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007752:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007754:	f7fc f87c 	bl	8003850 <HAL_GetTick>
 8007758:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800775a:	e008      	b.n	800776e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800775c:	f7fc f878 	bl	8003850 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	2b02      	cmp	r3, #2
 8007768:	d901      	bls.n	800776e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e07f      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800776e:	4b07      	ldr	r3, [pc, #28]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1f0      	bne.n	800775c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800777a:	4b04      	ldr	r3, [pc, #16]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 800777c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777e:	4a03      	ldr	r2, [pc, #12]	@ (800778c <HAL_RCC_OscConfig+0xcc8>)
 8007780:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007784:	f023 0303 	bic.w	r3, r3, #3
 8007788:	6293      	str	r3, [r2, #40]	@ 0x28
 800778a:	e06f      	b.n	800786c <HAL_RCC_OscConfig+0xda8>
 800778c:	46020c00 	.word	0x46020c00
 8007790:	46020800 	.word	0x46020800
 8007794:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007798:	4b37      	ldr	r3, [pc, #220]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 800779a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800779e:	4b36      	ldr	r3, [pc, #216]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 80077a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077a2:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d039      	beq.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	f003 0203 	and.w	r2, r3, #3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d132      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	0a1b      	lsrs	r3, r3, #8
 80077be:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d129      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d122      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077e4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d11a      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	0a5b      	lsrs	r3, r3, #9
 80077ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077f6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d111      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	0c1b      	lsrs	r3, r3, #16
 8007800:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007808:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800780a:	429a      	cmp	r2, r3
 800780c:	d108      	bne.n	8007820 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	0e1b      	lsrs	r3, r3, #24
 8007812:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800781a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800781c:	429a      	cmp	r2, r3
 800781e:	d001      	beq.n	8007824 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e024      	b.n	800786e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007824:	4b14      	ldr	r3, [pc, #80]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 8007826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007828:	08db      	lsrs	r3, r3, #3
 800782a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007832:	429a      	cmp	r2, r3
 8007834:	d01a      	beq.n	800786c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007836:	4b10      	ldr	r3, [pc, #64]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 8007838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783a:	4a0f      	ldr	r2, [pc, #60]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 800783c:	f023 0310 	bic.w	r3, r3, #16
 8007840:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007842:	f7fc f805 	bl	8003850 <HAL_GetTick>
 8007846:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007848:	bf00      	nop
 800784a:	f7fc f801 	bl	8003850 <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007852:	4293      	cmp	r3, r2
 8007854:	d0f9      	beq.n	800784a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785a:	4a07      	ldr	r2, [pc, #28]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007860:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 8007862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007864:	4a04      	ldr	r2, [pc, #16]	@ (8007878 <HAL_RCC_OscConfig+0xdb4>)
 8007866:	f043 0310 	orr.w	r3, r3, #16
 800786a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3738      	adds	r7, #56	@ 0x38
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	46020c00 	.word	0x46020c00

0800787c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d101      	bne.n	8007890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	e1d9      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007890:	4b9b      	ldr	r3, [pc, #620]	@ (8007b00 <HAL_RCC_ClockConfig+0x284>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 030f 	and.w	r3, r3, #15
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d910      	bls.n	80078c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789e:	4b98      	ldr	r3, [pc, #608]	@ (8007b00 <HAL_RCC_ClockConfig+0x284>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f023 020f 	bic.w	r2, r3, #15
 80078a6:	4996      	ldr	r1, [pc, #600]	@ (8007b00 <HAL_RCC_ClockConfig+0x284>)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ae:	4b94      	ldr	r3, [pc, #592]	@ (8007b00 <HAL_RCC_ClockConfig+0x284>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d001      	beq.n	80078c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e1c1      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0310 	and.w	r3, r3, #16
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d010      	beq.n	80078ee <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	695a      	ldr	r2, [r3, #20]
 80078d0:	4b8c      	ldr	r3, [pc, #560]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80078d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078d8:	429a      	cmp	r2, r3
 80078da:	d908      	bls.n	80078ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80078dc:	4b89      	ldr	r3, [pc, #548]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80078de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	4986      	ldr	r1, [pc, #536]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80078ea:	4313      	orrs	r3, r2
 80078ec:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0308 	and.w	r3, r3, #8
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d012      	beq.n	8007920 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691a      	ldr	r2, [r3, #16]
 80078fe:	4b81      	ldr	r3, [pc, #516]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	091b      	lsrs	r3, r3, #4
 8007904:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007908:	429a      	cmp	r2, r3
 800790a:	d909      	bls.n	8007920 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800790c:	4b7d      	ldr	r3, [pc, #500]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 800790e:	6a1b      	ldr	r3, [r3, #32]
 8007910:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	691b      	ldr	r3, [r3, #16]
 8007918:	011b      	lsls	r3, r3, #4
 800791a:	497a      	ldr	r1, [pc, #488]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 800791c:	4313      	orrs	r3, r2
 800791e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b00      	cmp	r3, #0
 800792a:	d010      	beq.n	800794e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68da      	ldr	r2, [r3, #12]
 8007930:	4b74      	ldr	r3, [pc, #464]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007932:	6a1b      	ldr	r3, [r3, #32]
 8007934:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007938:	429a      	cmp	r2, r3
 800793a:	d908      	bls.n	800794e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800793c:	4b71      	ldr	r3, [pc, #452]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 800793e:	6a1b      	ldr	r3, [r3, #32]
 8007940:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	496e      	ldr	r1, [pc, #440]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 800794a:	4313      	orrs	r3, r2
 800794c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 0302 	and.w	r3, r3, #2
 8007956:	2b00      	cmp	r3, #0
 8007958:	d010      	beq.n	800797c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	4b69      	ldr	r3, [pc, #420]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	f003 030f 	and.w	r3, r3, #15
 8007966:	429a      	cmp	r2, r3
 8007968:	d908      	bls.n	800797c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800796a:	4b66      	ldr	r3, [pc, #408]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f023 020f 	bic.w	r2, r3, #15
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	4963      	ldr	r1, [pc, #396]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007978:	4313      	orrs	r3, r2
 800797a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 80d2 	beq.w	8007b2e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800798a:	2300      	movs	r3, #0
 800798c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	2b03      	cmp	r3, #3
 8007994:	d143      	bne.n	8007a1e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007996:	4b5b      	ldr	r3, [pc, #364]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007998:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800799c:	f003 0304 	and.w	r3, r3, #4
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d110      	bne.n	80079c6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80079a4:	4b57      	ldr	r3, [pc, #348]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80079a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079aa:	4a56      	ldr	r2, [pc, #344]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80079ac:	f043 0304 	orr.w	r3, r3, #4
 80079b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80079b4:	4b53      	ldr	r3, [pc, #332]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 80079b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079ba:	f003 0304 	and.w	r3, r3, #4
 80079be:	60bb      	str	r3, [r7, #8]
 80079c0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80079c2:	2301      	movs	r3, #1
 80079c4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80079c6:	f7fb ff43 	bl	8003850 <HAL_GetTick>
 80079ca:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80079cc:	4b4e      	ldr	r3, [pc, #312]	@ (8007b08 <HAL_RCC_ClockConfig+0x28c>)
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00f      	beq.n	80079f8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80079d8:	e008      	b.n	80079ec <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80079da:	f7fb ff39 	bl	8003850 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d901      	bls.n	80079ec <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e12b      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80079ec:	4b46      	ldr	r3, [pc, #280]	@ (8007b08 <HAL_RCC_ClockConfig+0x28c>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d0f0      	beq.n	80079da <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80079f8:	7dfb      	ldrb	r3, [r7, #23]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d107      	bne.n	8007a0e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80079fe:	4b41      	ldr	r3, [pc, #260]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a04:	4a3f      	ldr	r2, [pc, #252]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a06:	f023 0304 	bic.w	r3, r3, #4
 8007a0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d121      	bne.n	8007a5e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e112      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d107      	bne.n	8007a36 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a26:	4b37      	ldr	r3, [pc, #220]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d115      	bne.n	8007a5e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e106      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d107      	bne.n	8007a4e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007a3e:	4b31      	ldr	r3, [pc, #196]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 0304 	and.w	r3, r3, #4
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d109      	bne.n	8007a5e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e0fa      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e0f2      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007a5e:	4b29      	ldr	r3, [pc, #164]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	f023 0203 	bic.w	r2, r3, #3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	4926      	ldr	r1, [pc, #152]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007a70:	f7fb feee 	bl	8003850 <HAL_GetTick>
 8007a74:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	2b03      	cmp	r3, #3
 8007a7c:	d112      	bne.n	8007aa4 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a7e:	e00a      	b.n	8007a96 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a80:	f7fb fee6 	bl	8003850 <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e0d6      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a96:	4b1b      	ldr	r3, [pc, #108]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	f003 030c 	and.w	r3, r3, #12
 8007a9e:	2b0c      	cmp	r3, #12
 8007aa0:	d1ee      	bne.n	8007a80 <HAL_RCC_ClockConfig+0x204>
 8007aa2:	e044      	b.n	8007b2e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d112      	bne.n	8007ad2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007aac:	e00a      	b.n	8007ac4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007aae:	f7fb fecf 	bl	8003850 <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d901      	bls.n	8007ac4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e0bf      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007ac6:	69db      	ldr	r3, [r3, #28]
 8007ac8:	f003 030c 	and.w	r3, r3, #12
 8007acc:	2b08      	cmp	r3, #8
 8007ace:	d1ee      	bne.n	8007aae <HAL_RCC_ClockConfig+0x232>
 8007ad0:	e02d      	b.n	8007b2e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d123      	bne.n	8007b22 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007ada:	e00a      	b.n	8007af2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007adc:	f7fb feb8 	bl	8003850 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e0a8      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007af2:	4b04      	ldr	r3, [pc, #16]	@ (8007b04 <HAL_RCC_ClockConfig+0x288>)
 8007af4:	69db      	ldr	r3, [r3, #28]
 8007af6:	f003 030c 	and.w	r3, r3, #12
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1ee      	bne.n	8007adc <HAL_RCC_ClockConfig+0x260>
 8007afe:	e016      	b.n	8007b2e <HAL_RCC_ClockConfig+0x2b2>
 8007b00:	40022000 	.word	0x40022000
 8007b04:	46020c00 	.word	0x46020c00
 8007b08:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b0c:	f7fb fea0 	bl	8003850 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d901      	bls.n	8007b22 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e090      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007b22:	4b4a      	ldr	r3, [pc, #296]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	f003 030c 	and.w	r3, r3, #12
 8007b2a:	2b04      	cmp	r3, #4
 8007b2c:	d1ee      	bne.n	8007b0c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d010      	beq.n	8007b5c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	689a      	ldr	r2, [r3, #8]
 8007b3e:	4b43      	ldr	r3, [pc, #268]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	f003 030f 	and.w	r3, r3, #15
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d208      	bcs.n	8007b5c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007b4a:	4b40      	ldr	r3, [pc, #256]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	f023 020f 	bic.w	r2, r3, #15
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	493d      	ldr	r1, [pc, #244]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b5c:	4b3c      	ldr	r3, [pc, #240]	@ (8007c50 <HAL_RCC_ClockConfig+0x3d4>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f003 030f 	and.w	r3, r3, #15
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d210      	bcs.n	8007b8c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b6a:	4b39      	ldr	r3, [pc, #228]	@ (8007c50 <HAL_RCC_ClockConfig+0x3d4>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f023 020f 	bic.w	r2, r3, #15
 8007b72:	4937      	ldr	r1, [pc, #220]	@ (8007c50 <HAL_RCC_ClockConfig+0x3d4>)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b7a:	4b35      	ldr	r3, [pc, #212]	@ (8007c50 <HAL_RCC_ClockConfig+0x3d4>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d001      	beq.n	8007b8c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e05b      	b.n	8007c44 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0304 	and.w	r3, r3, #4
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d010      	beq.n	8007bba <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	68da      	ldr	r2, [r3, #12]
 8007b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d208      	bcs.n	8007bba <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007ba8:	4b28      	ldr	r3, [pc, #160]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007baa:	6a1b      	ldr	r3, [r3, #32]
 8007bac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	4925      	ldr	r1, [pc, #148]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0308 	and.w	r3, r3, #8
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d012      	beq.n	8007bec <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	691a      	ldr	r2, [r3, #16]
 8007bca:	4b20      	ldr	r3, [pc, #128]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	091b      	lsrs	r3, r3, #4
 8007bd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d209      	bcs.n	8007bec <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	011b      	lsls	r3, r3, #4
 8007be6:	4919      	ldr	r1, [pc, #100]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007be8:	4313      	orrs	r3, r2
 8007bea:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f003 0310 	and.w	r3, r3, #16
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d010      	beq.n	8007c1a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	695a      	ldr	r2, [r3, #20]
 8007bfc:	4b13      	ldr	r3, [pc, #76]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d208      	bcs.n	8007c1a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8007c08:	4b10      	ldr	r3, [pc, #64]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	695b      	ldr	r3, [r3, #20]
 8007c14:	490d      	ldr	r1, [pc, #52]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007c16:	4313      	orrs	r3, r2
 8007c18:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007c1a:	f000 f821 	bl	8007c60 <HAL_RCC_GetSysClockFreq>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	4b0a      	ldr	r3, [pc, #40]	@ (8007c4c <HAL_RCC_ClockConfig+0x3d0>)
 8007c22:	6a1b      	ldr	r3, [r3, #32]
 8007c24:	f003 030f 	and.w	r3, r3, #15
 8007c28:	490a      	ldr	r1, [pc, #40]	@ (8007c54 <HAL_RCC_ClockConfig+0x3d8>)
 8007c2a:	5ccb      	ldrb	r3, [r1, r3]
 8007c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c30:	4a09      	ldr	r2, [pc, #36]	@ (8007c58 <HAL_RCC_ClockConfig+0x3dc>)
 8007c32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007c34:	4b09      	ldr	r3, [pc, #36]	@ (8007c5c <HAL_RCC_ClockConfig+0x3e0>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7fb fd7f 	bl	800373c <HAL_InitTick>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	73fb      	strb	r3, [r7, #15]

  return status;
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3718      	adds	r7, #24
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	46020c00 	.word	0x46020c00
 8007c50:	40022000 	.word	0x40022000
 8007c54:	0800fa50 	.word	0x0800fa50
 8007c58:	20000000 	.word	0x20000000
 8007c5c:	20000078 	.word	0x20000078

08007c60 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b08b      	sub	sp, #44	@ 0x2c
 8007c64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c6e:	4b78      	ldr	r3, [pc, #480]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c70:	69db      	ldr	r3, [r3, #28]
 8007c72:	f003 030c 	and.w	r3, r3, #12
 8007c76:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c78:	4b75      	ldr	r3, [pc, #468]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7c:	f003 0303 	and.w	r3, r3, #3
 8007c80:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d005      	beq.n	8007c94 <HAL_RCC_GetSysClockFreq+0x34>
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	2b0c      	cmp	r3, #12
 8007c8c:	d121      	bne.n	8007cd2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d11e      	bne.n	8007cd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8007c94:	4b6e      	ldr	r3, [pc, #440]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d107      	bne.n	8007cb0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8007ca0:	4b6b      	ldr	r3, [pc, #428]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007ca2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ca6:	0b1b      	lsrs	r3, r3, #12
 8007ca8:	f003 030f 	and.w	r3, r3, #15
 8007cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cae:	e005      	b.n	8007cbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8007cb0:	4b67      	ldr	r3, [pc, #412]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	0f1b      	lsrs	r3, r3, #28
 8007cb6:	f003 030f 	and.w	r3, r3, #15
 8007cba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007cbc:	4a65      	ldr	r2, [pc, #404]	@ (8007e54 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cc4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d110      	bne.n	8007cee <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cce:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007cd0:	e00d      	b.n	8007cee <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007cd4:	69db      	ldr	r3, [r3, #28]
 8007cd6:	f003 030c 	and.w	r3, r3, #12
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d102      	bne.n	8007ce4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007cde:	4b5e      	ldr	r3, [pc, #376]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007ce0:	623b      	str	r3, [r7, #32]
 8007ce2:	e004      	b.n	8007cee <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	2b08      	cmp	r3, #8
 8007ce8:	d101      	bne.n	8007cee <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007cea:	4b5b      	ldr	r3, [pc, #364]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007cec:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	2b0c      	cmp	r3, #12
 8007cf2:	f040 80a5 	bne.w	8007e40 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007cf6:	4b56      	ldr	r3, [pc, #344]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007d00:	4b53      	ldr	r3, [pc, #332]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d04:	0a1b      	lsrs	r3, r3, #8
 8007d06:	f003 030f 	and.w	r3, r3, #15
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007d0e:	4b50      	ldr	r3, [pc, #320]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d12:	091b      	lsrs	r3, r3, #4
 8007d14:	f003 0301 	and.w	r3, r3, #1
 8007d18:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007d1a:	4b4d      	ldr	r3, [pc, #308]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d1e:	08db      	lsrs	r3, r3, #3
 8007d20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	fb02 f303 	mul.w	r3, r2, r3
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d32:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	2b02      	cmp	r3, #2
 8007d3a:	d003      	beq.n	8007d44 <HAL_RCC_GetSysClockFreq+0xe4>
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d022      	beq.n	8007d88 <HAL_RCC_GetSysClockFreq+0x128>
 8007d42:	e043      	b.n	8007dcc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	ee07 3a90 	vmov	s15, r3
 8007d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d4e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8007e5c <HAL_RCC_GetSysClockFreq+0x1fc>
 8007d52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d56:	4b3e      	ldr	r3, [pc, #248]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d5e:	ee07 3a90 	vmov	s15, r3
 8007d62:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d66:	ed97 6a01 	vldr	s12, [r7, #4]
 8007d6a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8007e60 <HAL_RCC_GetSysClockFreq+0x200>
 8007d6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d72:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007d76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d86:	e046      	b.n	8007e16 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	ee07 3a90 	vmov	s15, r3
 8007d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d92:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8007e5c <HAL_RCC_GetSysClockFreq+0x1fc>
 8007d96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007da2:	ee07 3a90 	vmov	s15, r3
 8007da6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007daa:	ed97 6a01 	vldr	s12, [r7, #4]
 8007dae:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8007e60 <HAL_RCC_GetSysClockFreq+0x200>
 8007db2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007db6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007dba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dca:	e024      	b.n	8007e16 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dce:	ee07 3a90 	vmov	s15, r3
 8007dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	ee07 3a90 	vmov	s15, r3
 8007ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007de0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de4:	4b1a      	ldr	r3, [pc, #104]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	ee07 3a90 	vmov	s15, r3
 8007df0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007df4:	ed97 6a01 	vldr	s12, [r7, #4]
 8007df8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8007e60 <HAL_RCC_GetSysClockFreq+0x200>
 8007dfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e00:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007e04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e08:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e10:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e14:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8007e16:	4b0e      	ldr	r3, [pc, #56]	@ (8007e50 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1a:	0e1b      	lsrs	r3, r3, #24
 8007e1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e20:	3301      	adds	r3, #1
 8007e22:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	ee07 3a90 	vmov	s15, r3
 8007e2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007e2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e3a:	ee17 3a90 	vmov	r3, s15
 8007e3e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8007e40:	6a3b      	ldr	r3, [r7, #32]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	372c      	adds	r7, #44	@ 0x2c
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	46020c00 	.word	0x46020c00
 8007e54:	0800fa60 	.word	0x0800fa60
 8007e58:	00f42400 	.word	0x00f42400
 8007e5c:	4b742400 	.word	0x4b742400
 8007e60:	46000000 	.word	0x46000000

08007e64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007e68:	f7ff fefa 	bl	8007c60 <HAL_RCC_GetSysClockFreq>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	4b07      	ldr	r3, [pc, #28]	@ (8007e8c <HAL_RCC_GetHCLKFreq+0x28>)
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	f003 030f 	and.w	r3, r3, #15
 8007e76:	4906      	ldr	r1, [pc, #24]	@ (8007e90 <HAL_RCC_GetHCLKFreq+0x2c>)
 8007e78:	5ccb      	ldrb	r3, [r1, r3]
 8007e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e7e:	4a05      	ldr	r2, [pc, #20]	@ (8007e94 <HAL_RCC_GetHCLKFreq+0x30>)
 8007e80:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8007e82:	4b04      	ldr	r3, [pc, #16]	@ (8007e94 <HAL_RCC_GetHCLKFreq+0x30>)
 8007e84:	681b      	ldr	r3, [r3, #0]
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	46020c00 	.word	0x46020c00
 8007e90:	0800fa50 	.word	0x0800fa50
 8007e94:	20000000 	.word	0x20000000

08007e98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ea6:	f003 0304 	and.w	r3, r3, #4
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007eae:	f7fe fddb 	bl	8006a68 <HAL_PWREx_GetVoltageRange>
 8007eb2:	6178      	str	r0, [r7, #20]
 8007eb4:	e019      	b.n	8007eea <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007eb6:	4b39      	ldr	r3, [pc, #228]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ebc:	4a37      	ldr	r2, [pc, #220]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007ebe:	f043 0304 	orr.w	r3, r3, #4
 8007ec2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007ec6:	4b35      	ldr	r3, [pc, #212]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	60fb      	str	r3, [r7, #12]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007ed4:	f7fe fdc8 	bl	8006a68 <HAL_PWREx_GetVoltageRange>
 8007ed8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007eda:	4b30      	ldr	r3, [pc, #192]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8007f9c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8007ee2:	f023 0304 	bic.w	r3, r3, #4
 8007ee6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ef0:	d003      	beq.n	8007efa <RCC_SetFlashLatencyFromMSIRange+0x62>
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ef8:	d109      	bne.n	8007f0e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f00:	d202      	bcs.n	8007f08 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8007f02:	2301      	movs	r3, #1
 8007f04:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007f06:	e033      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007f08:	2300      	movs	r3, #0
 8007f0a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007f0c:	e030      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f14:	d208      	bcs.n	8007f28 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f1c:	d102      	bne.n	8007f24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8007f1e:	2303      	movs	r3, #3
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e025      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e035      	b.n	8007f94 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f2e:	d90f      	bls.n	8007f50 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d109      	bne.n	8007f4a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007f3c:	d902      	bls.n	8007f44 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8007f3e:	2300      	movs	r3, #0
 8007f40:	613b      	str	r3, [r7, #16]
 8007f42:	e015      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8007f44:	2301      	movs	r3, #1
 8007f46:	613b      	str	r3, [r7, #16]
 8007f48:	e012      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	613b      	str	r3, [r7, #16]
 8007f4e:	e00f      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f56:	d109      	bne.n	8007f6c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f5e:	d102      	bne.n	8007f66 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8007f60:	2301      	movs	r3, #1
 8007f62:	613b      	str	r3, [r7, #16]
 8007f64:	e004      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8007f66:	2302      	movs	r3, #2
 8007f68:	613b      	str	r3, [r7, #16]
 8007f6a:	e001      	b.n	8007f70 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007f70:	4b0b      	ldr	r3, [pc, #44]	@ (8007fa0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f023 020f 	bic.w	r2, r3, #15
 8007f78:	4909      	ldr	r1, [pc, #36]	@ (8007fa0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007f80:	4b07      	ldr	r3, [pc, #28]	@ (8007fa0 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d001      	beq.n	8007f92 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e000      	b.n	8007f94 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3718      	adds	r7, #24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	46020c00 	.word	0x46020c00
 8007fa0:	40022000 	.word	0x40022000

08007fa4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8007fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fa8:	b0b8      	sub	sp, #224	@ 0xe0
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007fbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	f002 0401 	and.w	r4, r2, #1
 8007fc8:	2500      	movs	r5, #0
 8007fca:	ea54 0305 	orrs.w	r3, r4, r5
 8007fce:	d00b      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8007fd0:	4bca      	ldr	r3, [pc, #808]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fd6:	f023 0103 	bic.w	r1, r3, #3
 8007fda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe0:	4ac6      	ldr	r2, [pc, #792]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007fe2:	430b      	orrs	r3, r1
 8007fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007fe8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff0:	f002 0802 	and.w	r8, r2, #2
 8007ff4:	f04f 0900 	mov.w	r9, #0
 8007ff8:	ea58 0309 	orrs.w	r3, r8, r9
 8007ffc:	d00b      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8007ffe:	4bbf      	ldr	r3, [pc, #764]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008000:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008004:	f023 010c 	bic.w	r1, r3, #12
 8008008:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800800c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800800e:	4abb      	ldr	r2, [pc, #748]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008010:	430b      	orrs	r3, r1
 8008012:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008016:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800801a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801e:	f002 0a04 	and.w	sl, r2, #4
 8008022:	f04f 0b00 	mov.w	fp, #0
 8008026:	ea5a 030b 	orrs.w	r3, sl, fp
 800802a:	d00b      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800802c:	4bb3      	ldr	r3, [pc, #716]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800802e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008032:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008036:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800803a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800803c:	4aaf      	ldr	r2, [pc, #700]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800803e:	430b      	orrs	r3, r1
 8008040:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008044:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804c:	f002 0308 	and.w	r3, r2, #8
 8008050:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008054:	2300      	movs	r3, #0
 8008056:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800805a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800805e:	460b      	mov	r3, r1
 8008060:	4313      	orrs	r3, r2
 8008062:	d00b      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008064:	4ba5      	ldr	r3, [pc, #660]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800806a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800806e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008074:	4aa1      	ldr	r2, [pc, #644]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008076:	430b      	orrs	r3, r1
 8008078:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800807c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	f002 0310 	and.w	r3, r2, #16
 8008088:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800808c:	2300      	movs	r3, #0
 800808e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008092:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008096:	460b      	mov	r3, r1
 8008098:	4313      	orrs	r3, r2
 800809a:	d00b      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800809c:	4b97      	ldr	r3, [pc, #604]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800809e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ac:	4a93      	ldr	r2, [pc, #588]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80080ae:	430b      	orrs	r3, r1
 80080b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080bc:	f002 0320 	and.w	r3, r2, #32
 80080c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080c4:	2300      	movs	r3, #0
 80080c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080ca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4313      	orrs	r3, r2
 80080d2:	d00b      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80080d4:	4b89      	ldr	r3, [pc, #548]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80080d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080da:	f023 0107 	bic.w	r1, r3, #7
 80080de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080e4:	4a85      	ldr	r2, [pc, #532]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80080e6:	430b      	orrs	r3, r1
 80080e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80080ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80080f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80080fc:	2300      	movs	r3, #0
 80080fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008102:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008106:	460b      	mov	r3, r1
 8008108:	4313      	orrs	r3, r2
 800810a:	d00b      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800810c:	4b7b      	ldr	r3, [pc, #492]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800810e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008112:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008116:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800811a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800811c:	4a77      	ldr	r2, [pc, #476]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800811e:	430b      	orrs	r3, r1
 8008120:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008124:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008130:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008134:	2300      	movs	r3, #0
 8008136:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800813a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800813e:	460b      	mov	r3, r1
 8008140:	4313      	orrs	r3, r2
 8008142:	d00b      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008144:	4b6d      	ldr	r3, [pc, #436]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800814a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800814e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008154:	4a69      	ldr	r2, [pc, #420]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008156:	430b      	orrs	r3, r1
 8008158:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800815c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008168:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800816c:	2300      	movs	r3, #0
 800816e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008172:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008176:	460b      	mov	r3, r1
 8008178:	4313      	orrs	r3, r2
 800817a:	d00b      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800817c:	4b5f      	ldr	r3, [pc, #380]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800817e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008182:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008186:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800818a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800818c:	4a5b      	ldr	r2, [pc, #364]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800818e:	430b      	orrs	r3, r1
 8008190:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008194:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80081a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80081a4:	2300      	movs	r3, #0
 80081a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80081aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80081ae:	460b      	mov	r3, r1
 80081b0:	4313      	orrs	r3, r2
 80081b2:	d00b      	beq.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80081b4:	4b51      	ldr	r3, [pc, #324]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80081b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80081ba:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80081be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081c4:	4a4d      	ldr	r2, [pc, #308]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80081c6:	430b      	orrs	r3, r1
 80081c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80081cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80081d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081dc:	2300      	movs	r3, #0
 80081de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80081e2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80081e6:	460b      	mov	r3, r1
 80081e8:	4313      	orrs	r3, r2
 80081ea:	d00b      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80081ec:	4b43      	ldr	r3, [pc, #268]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80081ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081f2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80081f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081fc:	4a3f      	ldr	r2, [pc, #252]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80081fe:	430b      	orrs	r3, r1
 8008200:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008204:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008210:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008214:	2300      	movs	r3, #0
 8008216:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800821a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800821e:	460b      	mov	r3, r1
 8008220:	4313      	orrs	r3, r2
 8008222:	d00b      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008224:	4b35      	ldr	r3, [pc, #212]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800822a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800822e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008232:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008234:	4a31      	ldr	r2, [pc, #196]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008236:	430b      	orrs	r3, r1
 8008238:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800823c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008248:	67bb      	str	r3, [r7, #120]	@ 0x78
 800824a:	2300      	movs	r3, #0
 800824c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800824e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008252:	460b      	mov	r3, r1
 8008254:	4313      	orrs	r3, r2
 8008256:	d00c      	beq.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8008258:	4b28      	ldr	r3, [pc, #160]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800825a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800825e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008262:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800826a:	4a24      	ldr	r2, [pc, #144]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800826c:	430b      	orrs	r3, r1
 800826e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008272:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800827e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008280:	2300      	movs	r3, #0
 8008282:	677b      	str	r3, [r7, #116]	@ 0x74
 8008284:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008288:	460b      	mov	r3, r1
 800828a:	4313      	orrs	r3, r2
 800828c:	d04f      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800828e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008296:	2b80      	cmp	r3, #128	@ 0x80
 8008298:	d02d      	beq.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x352>
 800829a:	2b80      	cmp	r3, #128	@ 0x80
 800829c:	d827      	bhi.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800829e:	2b60      	cmp	r3, #96	@ 0x60
 80082a0:	d02e      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80082a2:	2b60      	cmp	r3, #96	@ 0x60
 80082a4:	d823      	bhi.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80082a6:	2b40      	cmp	r3, #64	@ 0x40
 80082a8:	d006      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80082aa:	2b40      	cmp	r3, #64	@ 0x40
 80082ac:	d81f      	bhi.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d009      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x322>
 80082b2:	2b20      	cmp	r3, #32
 80082b4:	d011      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x336>
 80082b6:	e01a      	b.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80082b8:	4b10      	ldr	r3, [pc, #64]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80082ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082bc:	4a0f      	ldr	r2, [pc, #60]	@ (80082fc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80082be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082c2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80082c4:	e01d      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80082c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80082ca:	3308      	adds	r3, #8
 80082cc:	4618      	mov	r0, r3
 80082ce:	f000 fc0d 	bl	8008aec <RCCEx_PLL2_Config>
 80082d2:	4603      	mov	r3, r0
 80082d4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80082d8:	e013      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80082da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80082de:	332c      	adds	r3, #44	@ 0x2c
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 fc9b 	bl	8008c1c <RCCEx_PLL3_Config>
 80082e6:	4603      	mov	r3, r0
 80082e8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80082ec:	e009      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80082f4:	e005      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80082f6:	bf00      	nop
 80082f8:	e003      	b.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80082fa:	bf00      	nop
 80082fc:	46020c00 	.word	0x46020c00
        break;
 8008300:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008302:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008306:	2b00      	cmp	r3, #0
 8008308:	d10d      	bne.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800830a:	4bb6      	ldr	r3, [pc, #728]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800830c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008310:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8008314:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800831c:	4ab1      	ldr	r2, [pc, #708]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800831e:	430b      	orrs	r3, r1
 8008320:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008324:	e003      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008326:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800832a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800832e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008336:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800833a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800833c:	2300      	movs	r3, #0
 800833e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008340:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008344:	460b      	mov	r3, r1
 8008346:	4313      	orrs	r3, r2
 8008348:	d053      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800834a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800834e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008356:	d033      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8008358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800835c:	d82c      	bhi.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800835e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008362:	d02f      	beq.n	80083c4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008364:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008368:	d826      	bhi.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800836a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800836e:	d008      	beq.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8008370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008374:	d820      	bhi.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00a      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800837a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800837e:	d011      	beq.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8008380:	e01a      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008382:	4b98      	ldr	r3, [pc, #608]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008386:	4a97      	ldr	r2, [pc, #604]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800838c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800838e:	e01a      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008390:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008394:	3308      	adds	r3, #8
 8008396:	4618      	mov	r0, r3
 8008398:	f000 fba8 	bl	8008aec <RCCEx_PLL2_Config>
 800839c:	4603      	mov	r3, r0
 800839e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 80083a2:	e010      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80083a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80083a8:	332c      	adds	r3, #44	@ 0x2c
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 fc36 	bl	8008c1c <RCCEx_PLL3_Config>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 80083b6:	e006      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80083be:	e002      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 80083c0:	bf00      	nop
 80083c2:	e000      	b.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 80083c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083c6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10d      	bne.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80083ce:	4b85      	ldr	r3, [pc, #532]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80083d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80083d4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80083d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80083dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083e0:	4a80      	ldr	r2, [pc, #512]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80083e2:	430b      	orrs	r3, r1
 80083e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80083e8:	e003      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083ea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80083ee:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80083f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80083f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80083fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8008400:	2300      	movs	r3, #0
 8008402:	667b      	str	r3, [r7, #100]	@ 0x64
 8008404:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008408:	460b      	mov	r3, r1
 800840a:	4313      	orrs	r3, r2
 800840c:	d046      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800840e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008412:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008416:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800841a:	d028      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800841c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008420:	d821      	bhi.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008422:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008426:	d022      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008428:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800842c:	d81b      	bhi.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800842e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008432:	d01c      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008434:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008438:	d815      	bhi.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800843a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800843e:	d008      	beq.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8008440:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008444:	d80f      	bhi.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8008446:	2b00      	cmp	r3, #0
 8008448:	d011      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800844a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800844e:	d00e      	beq.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8008450:	e009      	b.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008452:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008456:	3308      	adds	r3, #8
 8008458:	4618      	mov	r0, r3
 800845a:	f000 fb47 	bl	8008aec <RCCEx_PLL2_Config>
 800845e:	4603      	mov	r3, r0
 8008460:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008464:	e004      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800846c:	e000      	b.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800846e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008470:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10d      	bne.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008478:	4b5a      	ldr	r3, [pc, #360]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800847a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800847e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008482:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008486:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800848a:	4a56      	ldr	r2, [pc, #344]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800848c:	430b      	orrs	r3, r1
 800848e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008492:	e003      	b.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008494:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008498:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800849c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80084a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80084a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084aa:	2300      	movs	r3, #0
 80084ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80084b2:	460b      	mov	r3, r1
 80084b4:	4313      	orrs	r3, r2
 80084b6:	d03f      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80084b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80084bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c0:	2b04      	cmp	r3, #4
 80084c2:	d81e      	bhi.n	8008502 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 80084c4:	a201      	add	r2, pc, #4	@ (adr r2, 80084cc <HAL_RCCEx_PeriphCLKConfig+0x528>)
 80084c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ca:	bf00      	nop
 80084cc:	0800850b 	.word	0x0800850b
 80084d0:	080084e1 	.word	0x080084e1
 80084d4:	080084ef 	.word	0x080084ef
 80084d8:	0800850b 	.word	0x0800850b
 80084dc:	0800850b 	.word	0x0800850b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80084e0:	4b40      	ldr	r3, [pc, #256]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80084e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e4:	4a3f      	ldr	r2, [pc, #252]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80084e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084ea:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80084ec:	e00e      	b.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80084ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80084f2:	332c      	adds	r3, #44	@ 0x2c
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 fb91 	bl	8008c1c <RCCEx_PLL3_Config>
 80084fa:	4603      	mov	r3, r0
 80084fc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008500:	e004      	b.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008508:	e000      	b.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 800850a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800850c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10d      	bne.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8008514:	4b33      	ldr	r3, [pc, #204]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008516:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800851a:	f023 0107 	bic.w	r1, r3, #7
 800851e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008526:	4a2f      	ldr	r2, [pc, #188]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008528:	430b      	orrs	r3, r1
 800852a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800852e:	e003      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008530:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008534:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8008538:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008544:	653b      	str	r3, [r7, #80]	@ 0x50
 8008546:	2300      	movs	r3, #0
 8008548:	657b      	str	r3, [r7, #84]	@ 0x54
 800854a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800854e:	460b      	mov	r3, r1
 8008550:	4313      	orrs	r3, r2
 8008552:	d04d      	beq.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8008554:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800855c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008560:	d028      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8008562:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008566:	d821      	bhi.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x608>
 8008568:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800856c:	d024      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800856e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008572:	d81b      	bhi.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x608>
 8008574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008578:	d00e      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800857a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800857e:	d815      	bhi.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x608>
 8008580:	2b00      	cmp	r3, #0
 8008582:	d01b      	beq.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008588:	d110      	bne.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800858a:	4b16      	ldr	r3, [pc, #88]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800858c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800858e:	4a15      	ldr	r2, [pc, #84]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8008590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008594:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008596:	e012      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008598:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800859c:	332c      	adds	r3, #44	@ 0x2c
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fb3c 	bl	8008c1c <RCCEx_PLL3_Config>
 80085a4:	4603      	mov	r3, r0
 80085a6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80085aa:	e008      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80085b2:	e004      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80085b4:	bf00      	nop
 80085b6:	e002      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80085b8:	bf00      	nop
 80085ba:	e000      	b.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 80085bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80085be:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d110      	bne.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80085c6:	4b07      	ldr	r3, [pc, #28]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80085c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085cc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80085d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085d8:	4a02      	ldr	r2, [pc, #8]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80085da:	430b      	orrs	r3, r1
 80085dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80085e0:	e006      	b.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80085e2:	bf00      	nop
 80085e4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085e8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80085ec:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80085f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80085fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085fe:	2300      	movs	r3, #0
 8008600:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008602:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008606:	460b      	mov	r3, r1
 8008608:	4313      	orrs	r3, r2
 800860a:	f000 80b5 	beq.w	8008778 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800860e:	2300      	movs	r3, #0
 8008610:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008614:	4b9d      	ldr	r3, [pc, #628]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800861a:	f003 0304 	and.w	r3, r3, #4
 800861e:	2b00      	cmp	r3, #0
 8008620:	d113      	bne.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008622:	4b9a      	ldr	r3, [pc, #616]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008624:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008628:	4a98      	ldr	r2, [pc, #608]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800862a:	f043 0304 	orr.w	r3, r3, #4
 800862e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008632:	4b96      	ldr	r3, [pc, #600]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008634:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008640:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8008644:	2301      	movs	r3, #1
 8008646:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800864a:	4b91      	ldr	r3, [pc, #580]	@ (8008890 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800864c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864e:	4a90      	ldr	r2, [pc, #576]	@ (8008890 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8008650:	f043 0301 	orr.w	r3, r3, #1
 8008654:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008656:	f7fb f8fb 	bl	8003850 <HAL_GetTick>
 800865a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800865e:	e00b      	b.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008660:	f7fb f8f6 	bl	8003850 <HAL_GetTick>
 8008664:	4602      	mov	r2, r0
 8008666:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	2b02      	cmp	r3, #2
 800866e:	d903      	bls.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8008670:	2303      	movs	r3, #3
 8008672:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008676:	e005      	b.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008678:	4b85      	ldr	r3, [pc, #532]	@ (8008890 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800867a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b00      	cmp	r3, #0
 8008682:	d0ed      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8008684:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008688:	2b00      	cmp	r3, #0
 800868a:	d165      	bne.n	8008758 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800868c:	4b7f      	ldr	r3, [pc, #508]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800868e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008696:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800869a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d023      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x746>
 80086a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80086a6:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80086aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01b      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80086b2:	4b76      	ldr	r3, [pc, #472]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80086c0:	4b72      	ldr	r3, [pc, #456]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086c6:	4a71      	ldr	r2, [pc, #452]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80086d0:	4b6e      	ldr	r3, [pc, #440]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086d6:	4a6d      	ldr	r2, [pc, #436]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80086e0:	4a6a      	ldr	r2, [pc, #424]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80086e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ee:	f003 0301 	and.w	r3, r3, #1
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d019      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f6:	f7fb f8ab 	bl	8003850 <HAL_GetTick>
 80086fa:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086fe:	e00d      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008700:	f7fb f8a6 	bl	8003850 <HAL_GetTick>
 8008704:	4602      	mov	r2, r0
 8008706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800870a:	1ad2      	subs	r2, r2, r3
 800870c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008710:	429a      	cmp	r2, r3
 8008712:	d903      	bls.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8008714:	2303      	movs	r3, #3
 8008716:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 800871a:	e006      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800871c:	4b5b      	ldr	r3, [pc, #364]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800871e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008722:	f003 0302 	and.w	r3, r3, #2
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0ea      	beq.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 800872a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10d      	bne.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008732:	4b56      	ldr	r3, [pc, #344]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008738:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800873c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008740:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008744:	4a51      	ldr	r2, [pc, #324]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008746:	430b      	orrs	r3, r1
 8008748:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800874c:	e008      	b.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800874e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008752:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8008756:	e003      	b.n	8008760 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008758:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800875c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008760:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8008764:	2b01      	cmp	r3, #1
 8008766:	d107      	bne.n	8008778 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008768:	4b48      	ldr	r3, [pc, #288]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800876a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800876e:	4a47      	ldr	r2, [pc, #284]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008770:	f023 0304 	bic.w	r3, r3, #4
 8008774:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008778:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800877c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008780:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008784:	643b      	str	r3, [r7, #64]	@ 0x40
 8008786:	2300      	movs	r3, #0
 8008788:	647b      	str	r3, [r7, #68]	@ 0x44
 800878a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800878e:	460b      	mov	r3, r1
 8008790:	4313      	orrs	r3, r2
 8008792:	d042      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008794:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008798:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800879c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80087a0:	d022      	beq.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80087a2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80087a6:	d81b      	bhi.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80087a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087ac:	d011      	beq.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 80087ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087b2:	d815      	bhi.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d019      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x848>
 80087b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087bc:	d110      	bne.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80087be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80087c2:	3308      	adds	r3, #8
 80087c4:	4618      	mov	r0, r3
 80087c6:	f000 f991 	bl	8008aec <RCCEx_PLL2_Config>
 80087ca:	4603      	mov	r3, r0
 80087cc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80087d0:	e00d      	b.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087d2:	4b2e      	ldr	r3, [pc, #184]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80087d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d6:	4a2d      	ldr	r2, [pc, #180]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80087d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087dc:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80087de:	e006      	b.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80087e6:	e002      	b.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80087e8:	bf00      	nop
 80087ea:	e000      	b.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80087ec:	bf00      	nop
    }
    if (ret == HAL_OK)
 80087ee:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10d      	bne.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80087f6:	4b25      	ldr	r3, [pc, #148]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80087f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80087fc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008800:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008804:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008808:	4a20      	ldr	r2, [pc, #128]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800880a:	430b      	orrs	r3, r1
 800880c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008810:	e003      	b.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008812:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008816:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800881a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800881e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008822:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008826:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008828:	2300      	movs	r3, #0
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800882c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008830:	460b      	mov	r3, r1
 8008832:	4313      	orrs	r3, r2
 8008834:	d032      	beq.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008836:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800883a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800883e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008842:	d00b      	beq.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8008844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008848:	d804      	bhi.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 800884a:	2b00      	cmp	r3, #0
 800884c:	d008      	beq.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800884e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008852:	d007      	beq.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800885a:	e004      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800885c:	bf00      	nop
 800885e:	e002      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8008860:	bf00      	nop
 8008862:	e000      	b.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8008864:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008866:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800886a:	2b00      	cmp	r3, #0
 800886c:	d112      	bne.n	8008894 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800886e:	4b07      	ldr	r3, [pc, #28]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008870:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008874:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008878:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800887c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008880:	4a02      	ldr	r2, [pc, #8]	@ (800888c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8008882:	430b      	orrs	r3, r1
 8008884:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008888:	e008      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800888a:	bf00      	nop
 800888c:	46020c00 	.word	0x46020c00
 8008890:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008894:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008898:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800889c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80088a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80088a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80088aa:	2300      	movs	r3, #0
 80088ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80088b2:	460b      	mov	r3, r1
 80088b4:	4313      	orrs	r3, r2
 80088b6:	d019      	beq.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80088b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80088bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c4:	d105      	bne.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80088c6:	4b88      	ldr	r3, [pc, #544]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80088c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ca:	4a87      	ldr	r2, [pc, #540]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80088cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088d0:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80088d2:	4b85      	ldr	r3, [pc, #532]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80088d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80088d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80088dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80088e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088e4:	4a80      	ldr	r2, [pc, #512]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80088e6:	430b      	orrs	r3, r1
 80088e8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80088ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80088f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80088f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088fa:	2300      	movs	r3, #0
 80088fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088fe:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008902:	460b      	mov	r3, r1
 8008904:	4313      	orrs	r3, r2
 8008906:	d00c      	beq.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008908:	4b77      	ldr	r3, [pc, #476]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800890a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800890e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008912:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008916:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800891a:	4973      	ldr	r1, [pc, #460]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800891c:	4313      	orrs	r3, r2
 800891e:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008922:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892a:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800892e:	623b      	str	r3, [r7, #32]
 8008930:	2300      	movs	r3, #0
 8008932:	627b      	str	r3, [r7, #36]	@ 0x24
 8008934:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008938:	460b      	mov	r3, r1
 800893a:	4313      	orrs	r3, r2
 800893c:	d00c      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800893e:	4b6a      	ldr	r3, [pc, #424]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008944:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008948:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800894c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008950:	4965      	ldr	r1, [pc, #404]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008952:	4313      	orrs	r3, r2
 8008954:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008958:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800895c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008960:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008964:	61bb      	str	r3, [r7, #24]
 8008966:	2300      	movs	r3, #0
 8008968:	61fb      	str	r3, [r7, #28]
 800896a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800896e:	460b      	mov	r3, r1
 8008970:	4313      	orrs	r3, r2
 8008972:	d00c      	beq.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008974:	4b5c      	ldr	r3, [pc, #368]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008976:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800897a:	f023 0218 	bic.w	r2, r3, #24
 800897e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008982:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008986:	4958      	ldr	r1, [pc, #352]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008988:	4313      	orrs	r3, r2
 800898a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800898e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008996:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800899a:	613b      	str	r3, [r7, #16]
 800899c:	2300      	movs	r3, #0
 800899e:	617b      	str	r3, [r7, #20]
 80089a0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80089a4:	460b      	mov	r3, r1
 80089a6:	4313      	orrs	r3, r2
 80089a8:	d032      	beq.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80089aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80089ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80089b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089b6:	d105      	bne.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089b8:	4b4b      	ldr	r3, [pc, #300]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80089ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089bc:	4a4a      	ldr	r2, [pc, #296]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80089be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089c2:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80089c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80089c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80089cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80089d0:	d108      	bne.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80089d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80089d6:	3308      	adds	r3, #8
 80089d8:	4618      	mov	r0, r3
 80089da:	f000 f887 	bl	8008aec <RCCEx_PLL2_Config>
 80089de:	4603      	mov	r3, r0
 80089e0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 80089e4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10d      	bne.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80089ec:	4b3e      	ldr	r3, [pc, #248]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80089ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80089f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80089f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80089fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80089fe:	493a      	ldr	r1, [pc, #232]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008a06:	e003      	b.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a08:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008a0c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008a10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a18:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008a1c:	60bb      	str	r3, [r7, #8]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	60fb      	str	r3, [r7, #12]
 8008a22:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008a26:	460b      	mov	r3, r1
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	d03a      	beq.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008a2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a38:	d00e      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8008a3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a3e:	d815      	bhi.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d017      	beq.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8008a44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a48:	d110      	bne.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a4a:	4b27      	ldr	r3, [pc, #156]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4e:	4a26      	ldr	r2, [pc, #152]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a54:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008a56:	e00e      	b.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008a58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a5c:	3308      	adds	r3, #8
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f000 f844 	bl	8008aec <RCCEx_PLL2_Config>
 8008a64:	4603      	mov	r3, r0
 8008a66:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008a6a:	e004      	b.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8008a72:	e000      	b.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8008a74:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008a76:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10d      	bne.n	8008a9a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a84:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008a88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a90:	4915      	ldr	r1, [pc, #84]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008a92:	4313      	orrs	r3, r2
 8008a94:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008a98:	e003      	b.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a9a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008a9e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008aa2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aaa:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008aae:	603b      	str	r3, [r7, #0]
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	607b      	str	r3, [r7, #4]
 8008ab4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008ab8:	460b      	mov	r3, r1
 8008aba:	4313      	orrs	r3, r2
 8008abc:	d00c      	beq.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008abe:	4b0a      	ldr	r3, [pc, #40]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ac4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008ac8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008acc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ad0:	4905      	ldr	r1, [pc, #20]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008ad8:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	37e0      	adds	r7, #224	@ 0xe0
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ae6:	bf00      	nop
 8008ae8:	46020c00 	.word	0x46020c00

08008aec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008af4:	4b47      	ldr	r3, [pc, #284]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a46      	ldr	r2, [pc, #280]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008afa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008afe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008b00:	f7fa fea6 	bl	8003850 <HAL_GetTick>
 8008b04:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b06:	e008      	b.n	8008b1a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008b08:	f7fa fea2 	bl	8003850 <HAL_GetTick>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	1ad3      	subs	r3, r2, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d901      	bls.n	8008b1a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e077      	b.n	8008c0a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008b1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1f0      	bne.n	8008b08 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008b26:	4b3b      	ldr	r3, [pc, #236]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008b2e:	f023 0303 	bic.w	r3, r3, #3
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	6811      	ldr	r1, [r2, #0]
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	6852      	ldr	r2, [r2, #4]
 8008b3a:	3a01      	subs	r2, #1
 8008b3c:	0212      	lsls	r2, r2, #8
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	4934      	ldr	r1, [pc, #208]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b42:	4313      	orrs	r3, r2
 8008b44:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008b46:	4b33      	ldr	r3, [pc, #204]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b4a:	4b33      	ldr	r3, [pc, #204]	@ (8008c18 <RCCEx_PLL2_Config+0x12c>)
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	6892      	ldr	r2, [r2, #8]
 8008b52:	3a01      	subs	r2, #1
 8008b54:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	68d2      	ldr	r2, [r2, #12]
 8008b5c:	3a01      	subs	r2, #1
 8008b5e:	0252      	lsls	r2, r2, #9
 8008b60:	b292      	uxth	r2, r2
 8008b62:	4311      	orrs	r1, r2
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	6912      	ldr	r2, [r2, #16]
 8008b68:	3a01      	subs	r2, #1
 8008b6a:	0412      	lsls	r2, r2, #16
 8008b6c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008b70:	4311      	orrs	r1, r2
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	6952      	ldr	r2, [r2, #20]
 8008b76:	3a01      	subs	r2, #1
 8008b78:	0612      	lsls	r2, r2, #24
 8008b7a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	4924      	ldr	r1, [pc, #144]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008b86:	4b23      	ldr	r3, [pc, #140]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8a:	f023 020c 	bic.w	r2, r3, #12
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	4920      	ldr	r1, [pc, #128]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b94:	4313      	orrs	r3, r2
 8008b96:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008b98:	4b1e      	ldr	r3, [pc, #120]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a1b      	ldr	r3, [r3, #32]
 8008ba0:	491c      	ldr	r1, [pc, #112]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008baa:	4a1a      	ldr	r2, [pc, #104]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bac:	f023 0310 	bic.w	r3, r3, #16
 8008bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008bb2:	4b18      	ldr	r3, [pc, #96]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008bba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	69d2      	ldr	r2, [r2, #28]
 8008bc2:	00d2      	lsls	r2, r2, #3
 8008bc4:	4913      	ldr	r1, [pc, #76]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008bca:	4b12      	ldr	r3, [pc, #72]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bce:	4a11      	ldr	r2, [pc, #68]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bd0:	f043 0310 	orr.w	r3, r3, #16
 8008bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a0e      	ldr	r2, [pc, #56]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bdc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008be0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008be2:	f7fa fe35 	bl	8003850 <HAL_GetTick>
 8008be6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008be8:	e008      	b.n	8008bfc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008bea:	f7fa fe31 	bl	8003850 <HAL_GetTick>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	1ad3      	subs	r3, r2, r3
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d901      	bls.n	8008bfc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e006      	b.n	8008c0a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008bfc:	4b05      	ldr	r3, [pc, #20]	@ (8008c14 <RCCEx_PLL2_Config+0x128>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d0f0      	beq.n	8008bea <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008c08:	2300      	movs	r3, #0

}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	46020c00 	.word	0x46020c00
 8008c18:	80800000 	.word	0x80800000

08008c1c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008c24:	4b47      	ldr	r3, [pc, #284]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a46      	ldr	r2, [pc, #280]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c2e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008c30:	f7fa fe0e 	bl	8003850 <HAL_GetTick>
 8008c34:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c36:	e008      	b.n	8008c4a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008c38:	f7fa fe0a 	bl	8003850 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d901      	bls.n	8008c4a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	e077      	b.n	8008d3a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1f0      	bne.n	8008c38 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008c56:	4b3b      	ldr	r3, [pc, #236]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008c5e:	f023 0303 	bic.w	r3, r3, #3
 8008c62:	687a      	ldr	r2, [r7, #4]
 8008c64:	6811      	ldr	r1, [r2, #0]
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	6852      	ldr	r2, [r2, #4]
 8008c6a:	3a01      	subs	r2, #1
 8008c6c:	0212      	lsls	r2, r2, #8
 8008c6e:	430a      	orrs	r2, r1
 8008c70:	4934      	ldr	r1, [pc, #208]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c72:	4313      	orrs	r3, r2
 8008c74:	630b      	str	r3, [r1, #48]	@ 0x30
 8008c76:	4b33      	ldr	r3, [pc, #204]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008c78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c7a:	4b33      	ldr	r3, [pc, #204]	@ (8008d48 <RCCEx_PLL3_Config+0x12c>)
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	6892      	ldr	r2, [r2, #8]
 8008c82:	3a01      	subs	r2, #1
 8008c84:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	68d2      	ldr	r2, [r2, #12]
 8008c8c:	3a01      	subs	r2, #1
 8008c8e:	0252      	lsls	r2, r2, #9
 8008c90:	b292      	uxth	r2, r2
 8008c92:	4311      	orrs	r1, r2
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	6912      	ldr	r2, [r2, #16]
 8008c98:	3a01      	subs	r2, #1
 8008c9a:	0412      	lsls	r2, r2, #16
 8008c9c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008ca0:	4311      	orrs	r1, r2
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	6952      	ldr	r2, [r2, #20]
 8008ca6:	3a01      	subs	r2, #1
 8008ca8:	0612      	lsls	r2, r2, #24
 8008caa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008cae:	430a      	orrs	r2, r1
 8008cb0:	4924      	ldr	r1, [pc, #144]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008cb6:	4b23      	ldr	r3, [pc, #140]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cba:	f023 020c 	bic.w	r2, r3, #12
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	4920      	ldr	r1, [pc, #128]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	491c      	ldr	r1, [pc, #112]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cda:	4a1a      	ldr	r2, [pc, #104]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cdc:	f023 0310 	bic.w	r3, r3, #16
 8008ce0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008ce2:	4b18      	ldr	r3, [pc, #96]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ce6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cea:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	69d2      	ldr	r2, [r2, #28]
 8008cf2:	00d2      	lsls	r2, r2, #3
 8008cf4:	4913      	ldr	r1, [pc, #76]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008cfa:	4b12      	ldr	r3, [pc, #72]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cfe:	4a11      	ldr	r2, [pc, #68]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008d00:	f043 0310 	orr.w	r3, r3, #16
 8008d04:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008d06:	4b0f      	ldr	r3, [pc, #60]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d10:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008d12:	f7fa fd9d 	bl	8003850 <HAL_GetTick>
 8008d16:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d18:	e008      	b.n	8008d2c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d1a:	f7fa fd99 	bl	8003850 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	d901      	bls.n	8008d2c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008d28:	2303      	movs	r3, #3
 8008d2a:	e006      	b.n	8008d3a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d2c:	4b05      	ldr	r3, [pc, #20]	@ (8008d44 <RCCEx_PLL3_Config+0x128>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d0f0      	beq.n	8008d1a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3710      	adds	r7, #16
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	46020c00 	.word	0x46020c00
 8008d48:	80800000 	.word	0x80800000

08008d4c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d101      	bne.n	8008d5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e0fb      	b.n	8008f56 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a7f      	ldr	r2, [pc, #508]	@ (8008f60 <HAL_SPI_Init+0x214>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d004      	beq.n	8008d72 <HAL_SPI_Init+0x26>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a7d      	ldr	r2, [pc, #500]	@ (8008f64 <HAL_SPI_Init+0x218>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	e000      	b.n	8008d74 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008d72:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a78      	ldr	r2, [pc, #480]	@ (8008f60 <HAL_SPI_Init+0x214>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d004      	beq.n	8008d8e <HAL_SPI_Init+0x42>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a76      	ldr	r2, [pc, #472]	@ (8008f64 <HAL_SPI_Init+0x218>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d105      	bne.n	8008d9a <HAL_SPI_Init+0x4e>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	2b0f      	cmp	r3, #15
 8008d94:	d901      	bls.n	8008d9a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e0dd      	b.n	8008f56 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 fbce 	bl	800953c <SPI_GetPacketSize>
 8008da0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a6e      	ldr	r2, [pc, #440]	@ (8008f60 <HAL_SPI_Init+0x214>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d004      	beq.n	8008db6 <HAL_SPI_Init+0x6a>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a6c      	ldr	r2, [pc, #432]	@ (8008f64 <HAL_SPI_Init+0x218>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d102      	bne.n	8008dbc <HAL_SPI_Init+0x70>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2b08      	cmp	r3, #8
 8008dba:	d816      	bhi.n	8008dea <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008dc0:	4a69      	ldr	r2, [pc, #420]	@ (8008f68 <HAL_SPI_Init+0x21c>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00e      	beq.n	8008de4 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a68      	ldr	r2, [pc, #416]	@ (8008f6c <HAL_SPI_Init+0x220>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d009      	beq.n	8008de4 <HAL_SPI_Init+0x98>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a66      	ldr	r2, [pc, #408]	@ (8008f70 <HAL_SPI_Init+0x224>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d004      	beq.n	8008de4 <HAL_SPI_Init+0x98>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a65      	ldr	r2, [pc, #404]	@ (8008f74 <HAL_SPI_Init+0x228>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d104      	bne.n	8008dee <HAL_SPI_Init+0xa2>
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b10      	cmp	r3, #16
 8008de8:	d901      	bls.n	8008dee <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e0b3      	b.n	8008f56 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d106      	bne.n	8008e08 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7f8 fc14 	bl	8001630 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f022 0201 	bic.w	r2, r2, #1
 8008e1e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008e2a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	699b      	ldr	r3, [r3, #24]
 8008e30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008e34:	d119      	bne.n	8008e6a <HAL_SPI_Init+0x11e>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e3e:	d103      	bne.n	8008e48 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d008      	beq.n	8008e5a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10c      	bne.n	8008e6a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008e54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e58:	d107      	bne.n	8008e6a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e68:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00f      	beq.n	8008e96 <HAL_SPI_Init+0x14a>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	2b06      	cmp	r3, #6
 8008e7c:	d90b      	bls.n	8008e96 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	430a      	orrs	r2, r1
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	e007      	b.n	8008ea6 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ea4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69da      	ldr	r2, [r3, #28]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eb8:	ea42 0103 	orr.w	r1, r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	68da      	ldr	r2, [r3, #12]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	430a      	orrs	r2, r1
 8008ec6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	431a      	orrs	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	431a      	orrs	r2, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008efa:	431a      	orrs	r2, r3
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	431a      	orrs	r2, r3
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f06:	431a      	orrs	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f0c:	431a      	orrs	r2, r3
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f12:	ea42 0103 	orr.w	r1, r2, r3
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	430a      	orrs	r2, r1
 8008f20:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00a      	beq.n	8008f44 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	430a      	orrs	r2, r1
 8008f42:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	46002000 	.word	0x46002000
 8008f64:	56002000 	.word	0x56002000
 8008f68:	40013000 	.word	0x40013000
 8008f6c:	50013000 	.word	0x50013000
 8008f70:	40003800 	.word	0x40003800
 8008f74:	50003800 	.word	0x50003800

08008f78 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b088      	sub	sp, #32
 8008f7c:	af02      	add	r7, sp, #8
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	60b9      	str	r1, [r7, #8]
 8008f82:	603b      	str	r3, [r7, #0]
 8008f84:	4613      	mov	r3, r2
 8008f86:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	3320      	adds	r3, #32
 8008f8e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a90      	ldr	r2, [pc, #576]	@ (80091d8 <HAL_SPI_Transmit+0x260>)
 8008f96:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f98:	f7fa fc5a 	bl	8003850 <HAL_GetTick>
 8008f9c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d001      	beq.n	8008fae <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8008faa:	2302      	movs	r3, #2
 8008fac:	e1f4      	b.n	8009398 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d002      	beq.n	8008fba <HAL_SPI_Transmit+0x42>
 8008fb4:	88fb      	ldrh	r3, [r7, #6]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d101      	bne.n	8008fbe <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e1ec      	b.n	8009398 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d101      	bne.n	8008fcc <HAL_SPI_Transmit+0x54>
 8008fc8:	2302      	movs	r3, #2
 8008fca:	e1e5      	b.n	8009398 <HAL_SPI_Transmit+0x420>
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2203      	movs	r2, #3
 8008fd8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	88fa      	ldrh	r2, [r7, #6]
 8008fee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	88fa      	ldrh	r2, [r7, #6]
 8008ff6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009024:	d108      	bne.n	8009038 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009034:	601a      	str	r2, [r3, #0]
 8009036:	e009      	b.n	800904c <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800904a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	0c1b      	lsrs	r3, r3, #16
 8009054:	041b      	lsls	r3, r3, #16
 8009056:	88f9      	ldrh	r1, [r7, #6]
 8009058:	68fa      	ldr	r2, [r7, #12]
 800905a:	6812      	ldr	r2, [r2, #0]
 800905c:	430b      	orrs	r3, r1
 800905e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f042 0201 	orr.w	r2, r2, #1
 800906e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	69db      	ldr	r3, [r3, #28]
 8009076:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10c      	bne.n	8009098 <HAL_SPI_Transmit+0x120>
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009086:	d107      	bne.n	8009098 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009096:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	2b0f      	cmp	r3, #15
 800909e:	d95b      	bls.n	8009158 <HAL_SPI_Transmit+0x1e0>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a4d      	ldr	r2, [pc, #308]	@ (80091dc <HAL_SPI_Transmit+0x264>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d04f      	beq.n	800914a <HAL_SPI_Transmit+0x1d2>
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a4c      	ldr	r2, [pc, #304]	@ (80091e0 <HAL_SPI_Transmit+0x268>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d04a      	beq.n	800914a <HAL_SPI_Transmit+0x1d2>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a4a      	ldr	r2, [pc, #296]	@ (80091e4 <HAL_SPI_Transmit+0x26c>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d045      	beq.n	800914a <HAL_SPI_Transmit+0x1d2>
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a49      	ldr	r2, [pc, #292]	@ (80091e8 <HAL_SPI_Transmit+0x270>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d147      	bne.n	8009158 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80090c8:	e03f      	b.n	800914a <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	695b      	ldr	r3, [r3, #20]
 80090d0:	f003 0302 	and.w	r3, r3, #2
 80090d4:	2b02      	cmp	r3, #2
 80090d6:	d114      	bne.n	8009102 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6812      	ldr	r2, [r2, #0]
 80090e2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090e8:	1d1a      	adds	r2, r3, #4
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	3b01      	subs	r3, #1
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009100:	e023      	b.n	800914a <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009102:	f7fa fba5 	bl	8003850 <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	683a      	ldr	r2, [r7, #0]
 800910e:	429a      	cmp	r2, r3
 8009110:	d803      	bhi.n	800911a <HAL_SPI_Transmit+0x1a2>
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009118:	d102      	bne.n	8009120 <HAL_SPI_Transmit+0x1a8>
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d114      	bne.n	800914a <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009120:	68f8      	ldr	r0, [r7, #12]
 8009122:	f000 f93d 	bl	80093a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800912c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2200      	movs	r2, #0
 8009142:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e126      	b.n	8009398 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009150:	b29b      	uxth	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1b9      	bne.n	80090ca <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009156:	e0f9      	b.n	800934c <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	2b07      	cmp	r3, #7
 800915e:	f240 80ee 	bls.w	800933e <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009162:	e067      	b.n	8009234 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	695b      	ldr	r3, [r3, #20]
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b02      	cmp	r3, #2
 8009170:	d13c      	bne.n	80091ec <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009178:	b29b      	uxth	r3, r3
 800917a:	2b01      	cmp	r3, #1
 800917c:	d918      	bls.n	80091b0 <HAL_SPI_Transmit+0x238>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009182:	2b00      	cmp	r3, #0
 8009184:	d014      	beq.n	80091b0 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	6812      	ldr	r2, [r2, #0]
 8009190:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009196:	1d1a      	adds	r2, r3, #4
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	3b02      	subs	r3, #2
 80091a6:	b29a      	uxth	r2, r3
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80091ae:	e041      	b.n	8009234 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091b4:	881a      	ldrh	r2, [r3, #0]
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091be:	1c9a      	adds	r2, r3, #2
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	3b01      	subs	r3, #1
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80091d6:	e02d      	b.n	8009234 <HAL_SPI_Transmit+0x2bc>
 80091d8:	46002000 	.word	0x46002000
 80091dc:	40013000 	.word	0x40013000
 80091e0:	50013000 	.word	0x50013000
 80091e4:	40003800 	.word	0x40003800
 80091e8:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091ec:	f7fa fb30 	bl	8003850 <HAL_GetTick>
 80091f0:	4602      	mov	r2, r0
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	1ad3      	subs	r3, r2, r3
 80091f6:	683a      	ldr	r2, [r7, #0]
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d803      	bhi.n	8009204 <HAL_SPI_Transmit+0x28c>
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009202:	d102      	bne.n	800920a <HAL_SPI_Transmit+0x292>
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d114      	bne.n	8009234 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f000 f8c8 	bl	80093a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009216:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009230:	2303      	movs	r3, #3
 8009232:	e0b1      	b.n	8009398 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800923a:	b29b      	uxth	r3, r3
 800923c:	2b00      	cmp	r3, #0
 800923e:	d191      	bne.n	8009164 <HAL_SPI_Transmit+0x1ec>
 8009240:	e084      	b.n	800934c <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	695b      	ldr	r3, [r3, #20]
 8009248:	f003 0302 	and.w	r3, r3, #2
 800924c:	2b02      	cmp	r3, #2
 800924e:	d152      	bne.n	80092f6 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009256:	b29b      	uxth	r3, r3
 8009258:	2b03      	cmp	r3, #3
 800925a:	d918      	bls.n	800928e <HAL_SPI_Transmit+0x316>
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009260:	2b40      	cmp	r3, #64	@ 0x40
 8009262:	d914      	bls.n	800928e <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	6812      	ldr	r2, [r2, #0]
 800926e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009274:	1d1a      	adds	r2, r3, #4
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009280:	b29b      	uxth	r3, r3
 8009282:	3b04      	subs	r3, #4
 8009284:	b29a      	uxth	r2, r3
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800928c:	e057      	b.n	800933e <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009294:	b29b      	uxth	r3, r3
 8009296:	2b01      	cmp	r3, #1
 8009298:	d917      	bls.n	80092ca <HAL_SPI_Transmit+0x352>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d013      	beq.n	80092ca <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092a6:	881a      	ldrh	r2, [r3, #0]
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092b0:	1c9a      	adds	r2, r3, #2
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80092bc:	b29b      	uxth	r3, r3
 80092be:	3b02      	subs	r3, #2
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80092c8:	e039      	b.n	800933e <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	3320      	adds	r3, #32
 80092d4:	7812      	ldrb	r2, [r2, #0]
 80092d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80092f4:	e023      	b.n	800933e <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092f6:	f7fa faab 	bl	8003850 <HAL_GetTick>
 80092fa:	4602      	mov	r2, r0
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	1ad3      	subs	r3, r2, r3
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	429a      	cmp	r2, r3
 8009304:	d803      	bhi.n	800930e <HAL_SPI_Transmit+0x396>
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930c:	d102      	bne.n	8009314 <HAL_SPI_Transmit+0x39c>
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d114      	bne.n	800933e <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 f843 	bl	80093a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009320:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2201      	movs	r2, #1
 800932e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2200      	movs	r2, #0
 8009336:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800933a:	2303      	movs	r3, #3
 800933c:	e02c      	b.n	8009398 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009344:	b29b      	uxth	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	f47f af7b 	bne.w	8009242 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	2200      	movs	r2, #0
 8009354:	2108      	movs	r1, #8
 8009356:	68f8      	ldr	r0, [r7, #12]
 8009358:	f000 f8c2 	bl	80094e0 <SPI_WaitOnFlagUntilTimeout>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d007      	beq.n	8009372 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009368:	f043 0220 	orr.w	r2, r3, #32
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f000 f814 	bl	80093a0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e000      	b.n	8009398 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8009396:	2300      	movs	r3, #0
  }
}
 8009398:	4618      	mov	r0, r3
 800939a:	3718      	adds	r7, #24
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	695b      	ldr	r3, [r3, #20]
 80093ae:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	699a      	ldr	r2, [r3, #24]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f042 0208 	orr.w	r2, r2, #8
 80093be:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	699a      	ldr	r2, [r3, #24]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f042 0210 	orr.w	r2, r2, #16
 80093ce:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f022 0201 	bic.w	r2, r2, #1
 80093de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	6812      	ldr	r2, [r2, #0]
 80093ea:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 80093ee:	f023 0303 	bic.w	r3, r3, #3
 80093f2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689a      	ldr	r2, [r3, #8]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009402:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b04      	cmp	r3, #4
 800940e:	d014      	beq.n	800943a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f003 0320 	and.w	r3, r3, #32
 8009416:	2b00      	cmp	r3, #0
 8009418:	d00f      	beq.n	800943a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009420:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	699a      	ldr	r2, [r3, #24]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f042 0220 	orr.w	r2, r2, #32
 8009438:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009440:	b2db      	uxtb	r3, r3
 8009442:	2b03      	cmp	r3, #3
 8009444:	d014      	beq.n	8009470 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00f      	beq.n	8009470 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009456:	f043 0204 	orr.w	r2, r3, #4
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	699a      	ldr	r2, [r3, #24]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800946e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00f      	beq.n	800949a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009480:	f043 0201 	orr.w	r2, r3, #1
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	699a      	ldr	r2, [r3, #24]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009498:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00f      	beq.n	80094c4 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094aa:	f043 0208 	orr.w	r2, r3, #8
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	699a      	ldr	r2, [r3, #24]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80094c2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80094d4:	bf00      	nop
 80094d6:	3714      	adds	r7, #20
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b084      	sub	sp, #16
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	603b      	str	r3, [r7, #0]
 80094ec:	4613      	mov	r3, r2
 80094ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80094f0:	e010      	b.n	8009514 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094f2:	f7fa f9ad 	bl	8003850 <HAL_GetTick>
 80094f6:	4602      	mov	r2, r0
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	683a      	ldr	r2, [r7, #0]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d803      	bhi.n	800950a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009508:	d102      	bne.n	8009510 <SPI_WaitOnFlagUntilTimeout+0x30>
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d101      	bne.n	8009514 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009510:	2303      	movs	r3, #3
 8009512:	e00f      	b.n	8009534 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	695a      	ldr	r2, [r3, #20]
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	4013      	ands	r3, r2
 800951e:	68ba      	ldr	r2, [r7, #8]
 8009520:	429a      	cmp	r2, r3
 8009522:	bf0c      	ite	eq
 8009524:	2301      	moveq	r3, #1
 8009526:	2300      	movne	r3, #0
 8009528:	b2db      	uxtb	r3, r3
 800952a:	461a      	mov	r2, r3
 800952c:	79fb      	ldrb	r3, [r7, #7]
 800952e:	429a      	cmp	r2, r3
 8009530:	d0df      	beq.n	80094f2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009532:	2300      	movs	r3, #0
}
 8009534:	4618      	mov	r0, r3
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800953c:	b480      	push	{r7}
 800953e:	b085      	sub	sp, #20
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009548:	095b      	lsrs	r3, r3, #5
 800954a:	3301      	adds	r3, #1
 800954c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	3301      	adds	r3, #1
 8009554:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	3307      	adds	r3, #7
 800955a:	08db      	lsrs	r3, r3, #3
 800955c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	fb02 f303 	mul.w	r3, r2, r3
}
 8009566:	4618      	mov	r0, r3
 8009568:	3714      	adds	r7, #20
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
 800957a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009582:	b2db      	uxtb	r3, r3
 8009584:	2b01      	cmp	r3, #1
 8009586:	d12e      	bne.n	80095e6 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800958e:	2b01      	cmp	r3, #1
 8009590:	d101      	bne.n	8009596 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009592:	2302      	movs	r3, #2
 8009594:	e028      	b.n	80095e8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2201      	movs	r2, #1
 800959a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2202      	movs	r2, #2
 80095a2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f022 0201 	bic.w	r2, r2, #1
 80095b4:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80095c2:	ea42 0103 	orr.w	r1, r2, r3
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	689a      	ldr	r2, [r3, #8]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2201      	movs	r2, #1
 80095d6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80095e2:	2300      	movs	r3, #0
 80095e4:	e000      	b.n	80095e8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 80095e6:	2301      	movs	r3, #1
  }
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d101      	bne.n	8009606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	e049      	b.n	800969a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800960c:	b2db      	uxtb	r3, r3
 800960e:	2b00      	cmp	r3, #0
 8009610:	d106      	bne.n	8009620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f7f8 f8ea 	bl	80017f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2202      	movs	r2, #2
 8009624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	3304      	adds	r3, #4
 8009630:	4619      	mov	r1, r3
 8009632:	4610      	mov	r0, r2
 8009634:	f000 fe1a 	bl	800a26c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2201      	movs	r2, #1
 800963c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2201      	movs	r2, #1
 8009644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
	...

080096a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d001      	beq.n	80096bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e06a      	b.n	8009792 <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2202      	movs	r2, #2
 80096c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a35      	ldr	r2, [pc, #212]	@ (80097a0 <HAL_TIM_Base_Start+0xfc>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d040      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	4a34      	ldr	r2, [pc, #208]	@ (80097a4 <HAL_TIM_Base_Start+0x100>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d03b      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096e0:	d036      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80096ea:	d031      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a2d      	ldr	r2, [pc, #180]	@ (80097a8 <HAL_TIM_Base_Start+0x104>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d02c      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a2c      	ldr	r2, [pc, #176]	@ (80097ac <HAL_TIM_Base_Start+0x108>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d027      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	4a2a      	ldr	r2, [pc, #168]	@ (80097b0 <HAL_TIM_Base_Start+0x10c>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d022      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a29      	ldr	r2, [pc, #164]	@ (80097b4 <HAL_TIM_Base_Start+0x110>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d01d      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	4a27      	ldr	r2, [pc, #156]	@ (80097b8 <HAL_TIM_Base_Start+0x114>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d018      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a26      	ldr	r2, [pc, #152]	@ (80097bc <HAL_TIM_Base_Start+0x118>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d013      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4a24      	ldr	r2, [pc, #144]	@ (80097c0 <HAL_TIM_Base_Start+0x11c>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d00e      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a23      	ldr	r2, [pc, #140]	@ (80097c4 <HAL_TIM_Base_Start+0x120>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d009      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a21      	ldr	r2, [pc, #132]	@ (80097c8 <HAL_TIM_Base_Start+0x124>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d004      	beq.n	8009750 <HAL_TIM_Base_Start+0xac>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a20      	ldr	r2, [pc, #128]	@ (80097cc <HAL_TIM_Base_Start+0x128>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d115      	bne.n	800977c <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689a      	ldr	r2, [r3, #8]
 8009756:	4b1e      	ldr	r3, [pc, #120]	@ (80097d0 <HAL_TIM_Base_Start+0x12c>)
 8009758:	4013      	ands	r3, r2
 800975a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2b06      	cmp	r3, #6
 8009760:	d015      	beq.n	800978e <HAL_TIM_Base_Start+0xea>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009768:	d011      	beq.n	800978e <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f042 0201 	orr.w	r2, r2, #1
 8009778:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800977a:	e008      	b.n	800978e <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f042 0201 	orr.w	r2, r2, #1
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	e000      	b.n	8009790 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800978e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3714      	adds	r7, #20
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	40012c00 	.word	0x40012c00
 80097a4:	50012c00 	.word	0x50012c00
 80097a8:	40000400 	.word	0x40000400
 80097ac:	50000400 	.word	0x50000400
 80097b0:	40000800 	.word	0x40000800
 80097b4:	50000800 	.word	0x50000800
 80097b8:	40000c00 	.word	0x40000c00
 80097bc:	50000c00 	.word	0x50000c00
 80097c0:	40013400 	.word	0x40013400
 80097c4:	50013400 	.word	0x50013400
 80097c8:	40014000 	.word	0x40014000
 80097cc:	50014000 	.word	0x50014000
 80097d0:	00010007 	.word	0x00010007

080097d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b082      	sub	sp, #8
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d101      	bne.n	80097e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e049      	b.n	800987a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d106      	bne.n	8009800 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 f841 	bl	8009882 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2202      	movs	r2, #2
 8009804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	3304      	adds	r3, #4
 8009810:	4619      	mov	r1, r3
 8009812:	4610      	mov	r0, r2
 8009814:	f000 fd2a 	bl	800a26c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2201      	movs	r2, #1
 8009824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2201      	movs	r2, #1
 800982c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2201      	movs	r2, #1
 8009834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2201      	movs	r2, #1
 800984c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009878:	2300      	movs	r3, #0
}
 800987a:	4618      	mov	r0, r3
 800987c:	3708      	adds	r7, #8
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}

08009882 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009882:	b480      	push	{r7}
 8009884:	b083      	sub	sp, #12
 8009886:	af00      	add	r7, sp, #0
 8009888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800988a:	bf00      	nop
 800988c:	370c      	adds	r7, #12
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
	...

08009898 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d109      	bne.n	80098bc <HAL_TIM_PWM_Start+0x24>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	bf14      	ite	ne
 80098b4:	2301      	movne	r3, #1
 80098b6:	2300      	moveq	r3, #0
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	e03c      	b.n	8009936 <HAL_TIM_PWM_Start+0x9e>
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	2b04      	cmp	r3, #4
 80098c0:	d109      	bne.n	80098d6 <HAL_TIM_PWM_Start+0x3e>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	bf14      	ite	ne
 80098ce:	2301      	movne	r3, #1
 80098d0:	2300      	moveq	r3, #0
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	e02f      	b.n	8009936 <HAL_TIM_PWM_Start+0x9e>
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	2b08      	cmp	r3, #8
 80098da:	d109      	bne.n	80098f0 <HAL_TIM_PWM_Start+0x58>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	bf14      	ite	ne
 80098e8:	2301      	movne	r3, #1
 80098ea:	2300      	moveq	r3, #0
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	e022      	b.n	8009936 <HAL_TIM_PWM_Start+0x9e>
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	2b0c      	cmp	r3, #12
 80098f4:	d109      	bne.n	800990a <HAL_TIM_PWM_Start+0x72>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	2b01      	cmp	r3, #1
 8009900:	bf14      	ite	ne
 8009902:	2301      	movne	r3, #1
 8009904:	2300      	moveq	r3, #0
 8009906:	b2db      	uxtb	r3, r3
 8009908:	e015      	b.n	8009936 <HAL_TIM_PWM_Start+0x9e>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	2b10      	cmp	r3, #16
 800990e:	d109      	bne.n	8009924 <HAL_TIM_PWM_Start+0x8c>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009916:	b2db      	uxtb	r3, r3
 8009918:	2b01      	cmp	r3, #1
 800991a:	bf14      	ite	ne
 800991c:	2301      	movne	r3, #1
 800991e:	2300      	moveq	r3, #0
 8009920:	b2db      	uxtb	r3, r3
 8009922:	e008      	b.n	8009936 <HAL_TIM_PWM_Start+0x9e>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b01      	cmp	r3, #1
 800992e:	bf14      	ite	ne
 8009930:	2301      	movne	r3, #1
 8009932:	2300      	moveq	r3, #0
 8009934:	b2db      	uxtb	r3, r3
 8009936:	2b00      	cmp	r3, #0
 8009938:	d001      	beq.n	800993e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	e0d8      	b.n	8009af0 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d104      	bne.n	800994e <HAL_TIM_PWM_Start+0xb6>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2202      	movs	r2, #2
 8009948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800994c:	e023      	b.n	8009996 <HAL_TIM_PWM_Start+0xfe>
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	2b04      	cmp	r3, #4
 8009952:	d104      	bne.n	800995e <HAL_TIM_PWM_Start+0xc6>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2202      	movs	r2, #2
 8009958:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800995c:	e01b      	b.n	8009996 <HAL_TIM_PWM_Start+0xfe>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b08      	cmp	r3, #8
 8009962:	d104      	bne.n	800996e <HAL_TIM_PWM_Start+0xd6>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2202      	movs	r2, #2
 8009968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800996c:	e013      	b.n	8009996 <HAL_TIM_PWM_Start+0xfe>
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b0c      	cmp	r3, #12
 8009972:	d104      	bne.n	800997e <HAL_TIM_PWM_Start+0xe6>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2202      	movs	r2, #2
 8009978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800997c:	e00b      	b.n	8009996 <HAL_TIM_PWM_Start+0xfe>
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	2b10      	cmp	r3, #16
 8009982:	d104      	bne.n	800998e <HAL_TIM_PWM_Start+0xf6>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2202      	movs	r2, #2
 8009988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800998c:	e003      	b.n	8009996 <HAL_TIM_PWM_Start+0xfe>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2202      	movs	r2, #2
 8009992:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2201      	movs	r2, #1
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	4618      	mov	r0, r3
 80099a0:	f001 f9d6 	bl	800ad50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a53      	ldr	r2, [pc, #332]	@ (8009af8 <HAL_TIM_PWM_Start+0x260>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d02c      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a52      	ldr	r2, [pc, #328]	@ (8009afc <HAL_TIM_PWM_Start+0x264>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d027      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a50      	ldr	r2, [pc, #320]	@ (8009b00 <HAL_TIM_PWM_Start+0x268>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d022      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a4f      	ldr	r2, [pc, #316]	@ (8009b04 <HAL_TIM_PWM_Start+0x26c>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d01d      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a4d      	ldr	r2, [pc, #308]	@ (8009b08 <HAL_TIM_PWM_Start+0x270>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d018      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4a4c      	ldr	r2, [pc, #304]	@ (8009b0c <HAL_TIM_PWM_Start+0x274>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d013      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a4a      	ldr	r2, [pc, #296]	@ (8009b10 <HAL_TIM_PWM_Start+0x278>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d00e      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4a49      	ldr	r2, [pc, #292]	@ (8009b14 <HAL_TIM_PWM_Start+0x27c>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d009      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4a47      	ldr	r2, [pc, #284]	@ (8009b18 <HAL_TIM_PWM_Start+0x280>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d004      	beq.n	8009a08 <HAL_TIM_PWM_Start+0x170>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a46      	ldr	r2, [pc, #280]	@ (8009b1c <HAL_TIM_PWM_Start+0x284>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d101      	bne.n	8009a0c <HAL_TIM_PWM_Start+0x174>
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e000      	b.n	8009a0e <HAL_TIM_PWM_Start+0x176>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d007      	beq.n	8009a22 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a34      	ldr	r2, [pc, #208]	@ (8009af8 <HAL_TIM_PWM_Start+0x260>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d040      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a32      	ldr	r2, [pc, #200]	@ (8009afc <HAL_TIM_PWM_Start+0x264>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d03b      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a3e:	d036      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009a48:	d031      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a34      	ldr	r2, [pc, #208]	@ (8009b20 <HAL_TIM_PWM_Start+0x288>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d02c      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a32      	ldr	r2, [pc, #200]	@ (8009b24 <HAL_TIM_PWM_Start+0x28c>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d027      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a31      	ldr	r2, [pc, #196]	@ (8009b28 <HAL_TIM_PWM_Start+0x290>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d022      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a2f      	ldr	r2, [pc, #188]	@ (8009b2c <HAL_TIM_PWM_Start+0x294>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d01d      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a2e      	ldr	r2, [pc, #184]	@ (8009b30 <HAL_TIM_PWM_Start+0x298>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d018      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a2c      	ldr	r2, [pc, #176]	@ (8009b34 <HAL_TIM_PWM_Start+0x29c>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d013      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8009b00 <HAL_TIM_PWM_Start+0x268>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d00e      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	4a1b      	ldr	r2, [pc, #108]	@ (8009b04 <HAL_TIM_PWM_Start+0x26c>)
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d009      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8009b08 <HAL_TIM_PWM_Start+0x270>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d004      	beq.n	8009aae <HAL_TIM_PWM_Start+0x216>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4a18      	ldr	r2, [pc, #96]	@ (8009b0c <HAL_TIM_PWM_Start+0x274>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d115      	bne.n	8009ada <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	4b20      	ldr	r3, [pc, #128]	@ (8009b38 <HAL_TIM_PWM_Start+0x2a0>)
 8009ab6:	4013      	ands	r3, r2
 8009ab8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2b06      	cmp	r3, #6
 8009abe:	d015      	beq.n	8009aec <HAL_TIM_PWM_Start+0x254>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ac6:	d011      	beq.n	8009aec <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f042 0201 	orr.w	r2, r2, #1
 8009ad6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ad8:	e008      	b.n	8009aec <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f042 0201 	orr.w	r2, r2, #1
 8009ae8:	601a      	str	r2, [r3, #0]
 8009aea:	e000      	b.n	8009aee <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009aee:	2300      	movs	r3, #0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	40012c00 	.word	0x40012c00
 8009afc:	50012c00 	.word	0x50012c00
 8009b00:	40013400 	.word	0x40013400
 8009b04:	50013400 	.word	0x50013400
 8009b08:	40014000 	.word	0x40014000
 8009b0c:	50014000 	.word	0x50014000
 8009b10:	40014400 	.word	0x40014400
 8009b14:	50014400 	.word	0x50014400
 8009b18:	40014800 	.word	0x40014800
 8009b1c:	50014800 	.word	0x50014800
 8009b20:	40000400 	.word	0x40000400
 8009b24:	50000400 	.word	0x50000400
 8009b28:	40000800 	.word	0x40000800
 8009b2c:	50000800 	.word	0x50000800
 8009b30:	40000c00 	.word	0x40000c00
 8009b34:	50000c00 	.word	0x50000c00
 8009b38:	00010007 	.word	0x00010007

08009b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b084      	sub	sp, #16
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	68db      	ldr	r3, [r3, #12]
 8009b4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	f003 0302 	and.w	r3, r3, #2
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d020      	beq.n	8009ba0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f003 0302 	and.w	r3, r3, #2
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d01b      	beq.n	8009ba0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f06f 0202 	mvn.w	r2, #2
 8009b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	699b      	ldr	r3, [r3, #24]
 8009b7e:	f003 0303 	and.w	r3, r3, #3
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fb52 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009b8c:	e005      	b.n	8009b9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 fb44 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 fb55 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	f003 0304 	and.w	r3, r3, #4
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d020      	beq.n	8009bec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f003 0304 	and.w	r3, r3, #4
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d01b      	beq.n	8009bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f06f 0204 	mvn.w	r2, #4
 8009bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2202      	movs	r2, #2
 8009bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	699b      	ldr	r3, [r3, #24]
 8009bca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d003      	beq.n	8009bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fb2c 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009bd8:	e005      	b.n	8009be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 fb1e 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fb2f 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	f003 0308 	and.w	r3, r3, #8
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d020      	beq.n	8009c38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f003 0308 	and.w	r3, r3, #8
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d01b      	beq.n	8009c38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f06f 0208 	mvn.w	r2, #8
 8009c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2204      	movs	r2, #4
 8009c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	69db      	ldr	r3, [r3, #28]
 8009c16:	f003 0303 	and.w	r3, r3, #3
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d003      	beq.n	8009c26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 fb06 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009c24:	e005      	b.n	8009c32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 faf8 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 fb09 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	f003 0310 	and.w	r3, r3, #16
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d020      	beq.n	8009c84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f003 0310 	and.w	r3, r3, #16
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d01b      	beq.n	8009c84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f06f 0210 	mvn.w	r2, #16
 8009c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2208      	movs	r2, #8
 8009c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	69db      	ldr	r3, [r3, #28]
 8009c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d003      	beq.n	8009c72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 fae0 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009c70:	e005      	b.n	8009c7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 fad2 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 fae3 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2200      	movs	r2, #0
 8009c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00c      	beq.n	8009ca8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f003 0301 	and.w	r3, r3, #1
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d007      	beq.n	8009ca8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f06f 0201 	mvn.w	r2, #1
 8009ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fab0 	bl	800a208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d104      	bne.n	8009cbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00c      	beq.n	8009cd6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d007      	beq.n	8009cd6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f001 f9c9 	bl	800b068 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00c      	beq.n	8009cfa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d007      	beq.n	8009cfa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f001 f9c1 	bl	800b07c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d00c      	beq.n	8009d1e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d007      	beq.n	8009d1e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009d16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 fa9d 	bl	800a258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	f003 0320 	and.w	r3, r3, #32
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d00c      	beq.n	8009d42 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f003 0320 	and.w	r3, r3, #32
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d007      	beq.n	8009d42 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f06f 0220 	mvn.w	r2, #32
 8009d3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f001 f989 	bl	800b054 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00c      	beq.n	8009d66 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d007      	beq.n	8009d66 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009d5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f001 f995 	bl	800b090 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d00c      	beq.n	8009d8a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d007      	beq.n	8009d8a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f001 f98d 	bl	800b0a4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00c      	beq.n	8009dae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d007      	beq.n	8009dae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8009da6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 f985 	bl	800b0b8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00c      	beq.n	8009dd2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d007      	beq.n	8009dd2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8009dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f001 f97d 	bl	800b0cc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009dd2:	bf00      	nop
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
	...

08009ddc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b086      	sub	sp, #24
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009de8:	2300      	movs	r3, #0
 8009dea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d101      	bne.n	8009dfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009df6:	2302      	movs	r3, #2
 8009df8:	e0ff      	b.n	8009ffa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2b14      	cmp	r3, #20
 8009e06:	f200 80f0 	bhi.w	8009fea <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e10:	08009e65 	.word	0x08009e65
 8009e14:	08009feb 	.word	0x08009feb
 8009e18:	08009feb 	.word	0x08009feb
 8009e1c:	08009feb 	.word	0x08009feb
 8009e20:	08009ea5 	.word	0x08009ea5
 8009e24:	08009feb 	.word	0x08009feb
 8009e28:	08009feb 	.word	0x08009feb
 8009e2c:	08009feb 	.word	0x08009feb
 8009e30:	08009ee7 	.word	0x08009ee7
 8009e34:	08009feb 	.word	0x08009feb
 8009e38:	08009feb 	.word	0x08009feb
 8009e3c:	08009feb 	.word	0x08009feb
 8009e40:	08009f27 	.word	0x08009f27
 8009e44:	08009feb 	.word	0x08009feb
 8009e48:	08009feb 	.word	0x08009feb
 8009e4c:	08009feb 	.word	0x08009feb
 8009e50:	08009f69 	.word	0x08009f69
 8009e54:	08009feb 	.word	0x08009feb
 8009e58:	08009feb 	.word	0x08009feb
 8009e5c:	08009feb 	.word	0x08009feb
 8009e60:	08009fa9 	.word	0x08009fa9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68b9      	ldr	r1, [r7, #8]
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f000 fafe 	bl	800a46c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	699a      	ldr	r2, [r3, #24]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f042 0208 	orr.w	r2, r2, #8
 8009e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	699a      	ldr	r2, [r3, #24]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f022 0204 	bic.w	r2, r2, #4
 8009e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	6999      	ldr	r1, [r3, #24]
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	691a      	ldr	r2, [r3, #16]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	430a      	orrs	r2, r1
 8009ea0:	619a      	str	r2, [r3, #24]
      break;
 8009ea2:	e0a5      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68b9      	ldr	r1, [r7, #8]
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f000 fba0 	bl	800a5f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	699a      	ldr	r2, [r3, #24]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	699a      	ldr	r2, [r3, #24]
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	6999      	ldr	r1, [r3, #24]
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	691b      	ldr	r3, [r3, #16]
 8009eda:	021a      	lsls	r2, r3, #8
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	430a      	orrs	r2, r1
 8009ee2:	619a      	str	r2, [r3, #24]
      break;
 8009ee4:	e084      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68b9      	ldr	r1, [r7, #8]
 8009eec:	4618      	mov	r0, r3
 8009eee:	f000 fc2f 	bl	800a750 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	69da      	ldr	r2, [r3, #28]
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f042 0208 	orr.w	r2, r2, #8
 8009f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	69da      	ldr	r2, [r3, #28]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f022 0204 	bic.w	r2, r2, #4
 8009f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	69d9      	ldr	r1, [r3, #28]
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	691a      	ldr	r2, [r3, #16]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	430a      	orrs	r2, r1
 8009f22:	61da      	str	r2, [r3, #28]
      break;
 8009f24:	e064      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68b9      	ldr	r1, [r7, #8]
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f000 fcbd 	bl	800a8ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	69da      	ldr	r2, [r3, #28]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	69da      	ldr	r2, [r3, #28]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	69d9      	ldr	r1, [r3, #28]
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	691b      	ldr	r3, [r3, #16]
 8009f5c:	021a      	lsls	r2, r3, #8
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	430a      	orrs	r2, r1
 8009f64:	61da      	str	r2, [r3, #28]
      break;
 8009f66:	e043      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	68b9      	ldr	r1, [r7, #8]
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f000 fd4c 	bl	800aa0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f042 0208 	orr.w	r2, r2, #8
 8009f82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f022 0204 	bic.w	r2, r2, #4
 8009f92:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	691a      	ldr	r2, [r3, #16]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	430a      	orrs	r2, r1
 8009fa4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009fa6:	e023      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68b9      	ldr	r1, [r7, #8]
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fdae 	bl	800ab10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009fc2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009fd2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	691b      	ldr	r3, [r3, #16]
 8009fde:	021a      	lsls	r2, r3, #8
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	430a      	orrs	r2, r1
 8009fe6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009fe8:	e002      	b.n	8009ff0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	75fb      	strb	r3, [r7, #23]
      break;
 8009fee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3718      	adds	r7, #24
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop

0800a004 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a00e:	2300      	movs	r3, #0
 800a010:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d101      	bne.n	800a020 <HAL_TIM_ConfigClockSource+0x1c>
 800a01c:	2302      	movs	r3, #2
 800a01e:	e0e6      	b.n	800a1ee <HAL_TIM_ConfigClockSource+0x1ea>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2202      	movs	r2, #2
 800a02c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a03e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a04a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	68ba      	ldr	r2, [r7, #8]
 800a052:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a67      	ldr	r2, [pc, #412]	@ (800a1f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	f000 80b1 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a060:	4a65      	ldr	r2, [pc, #404]	@ (800a1f8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a062:	4293      	cmp	r3, r2
 800a064:	f200 80b6 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a068:	4a64      	ldr	r2, [pc, #400]	@ (800a1fc <HAL_TIM_ConfigClockSource+0x1f8>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	f000 80a9 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a070:	4a62      	ldr	r2, [pc, #392]	@ (800a1fc <HAL_TIM_ConfigClockSource+0x1f8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	f200 80ae 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a078:	4a61      	ldr	r2, [pc, #388]	@ (800a200 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	f000 80a1 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a080:	4a5f      	ldr	r2, [pc, #380]	@ (800a200 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a082:	4293      	cmp	r3, r2
 800a084:	f200 80a6 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a088:	4a5e      	ldr	r2, [pc, #376]	@ (800a204 <HAL_TIM_ConfigClockSource+0x200>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	f000 8099 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a090:	4a5c      	ldr	r2, [pc, #368]	@ (800a204 <HAL_TIM_ConfigClockSource+0x200>)
 800a092:	4293      	cmp	r3, r2
 800a094:	f200 809e 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a098:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a09c:	f000 8091 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a0a0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a0a4:	f200 8096 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0ac:	f000 8089 	beq.w	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a0b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0b4:	f200 808e 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0bc:	d03e      	beq.n	800a13c <HAL_TIM_ConfigClockSource+0x138>
 800a0be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0c2:	f200 8087 	bhi.w	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0ca:	f000 8086 	beq.w	800a1da <HAL_TIM_ConfigClockSource+0x1d6>
 800a0ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0d2:	d87f      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0d4:	2b70      	cmp	r3, #112	@ 0x70
 800a0d6:	d01a      	beq.n	800a10e <HAL_TIM_ConfigClockSource+0x10a>
 800a0d8:	2b70      	cmp	r3, #112	@ 0x70
 800a0da:	d87b      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0dc:	2b60      	cmp	r3, #96	@ 0x60
 800a0de:	d050      	beq.n	800a182 <HAL_TIM_ConfigClockSource+0x17e>
 800a0e0:	2b60      	cmp	r3, #96	@ 0x60
 800a0e2:	d877      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0e4:	2b50      	cmp	r3, #80	@ 0x50
 800a0e6:	d03c      	beq.n	800a162 <HAL_TIM_ConfigClockSource+0x15e>
 800a0e8:	2b50      	cmp	r3, #80	@ 0x50
 800a0ea:	d873      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0ec:	2b40      	cmp	r3, #64	@ 0x40
 800a0ee:	d058      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x19e>
 800a0f0:	2b40      	cmp	r3, #64	@ 0x40
 800a0f2:	d86f      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0f4:	2b30      	cmp	r3, #48	@ 0x30
 800a0f6:	d064      	beq.n	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a0f8:	2b30      	cmp	r3, #48	@ 0x30
 800a0fa:	d86b      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0fc:	2b20      	cmp	r3, #32
 800a0fe:	d060      	beq.n	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a100:	2b20      	cmp	r3, #32
 800a102:	d867      	bhi.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a104:	2b00      	cmp	r3, #0
 800a106:	d05c      	beq.n	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a108:	2b10      	cmp	r3, #16
 800a10a:	d05a      	beq.n	800a1c2 <HAL_TIM_ConfigClockSource+0x1be>
 800a10c:	e062      	b.n	800a1d4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a11e:	f000 fdf7 	bl	800ad10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a130:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	609a      	str	r2, [r3, #8]
      break;
 800a13a:	e04f      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a14c:	f000 fde0 	bl	800ad10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	689a      	ldr	r2, [r3, #8]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a15e:	609a      	str	r2, [r3, #8]
      break;
 800a160:	e03c      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a16e:	461a      	mov	r2, r3
 800a170:	f000 fd52 	bl	800ac18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	2150      	movs	r1, #80	@ 0x50
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 fdab 	bl	800acd6 <TIM_ITRx_SetConfig>
      break;
 800a180:	e02c      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a18e:	461a      	mov	r2, r3
 800a190:	f000 fd71 	bl	800ac76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2160      	movs	r1, #96	@ 0x60
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 fd9b 	bl	800acd6 <TIM_ITRx_SetConfig>
      break;
 800a1a0:	e01c      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	f000 fd32 	bl	800ac18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2140      	movs	r1, #64	@ 0x40
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f000 fd8b 	bl	800acd6 <TIM_ITRx_SetConfig>
      break;
 800a1c0:	e00c      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4610      	mov	r0, r2
 800a1ce:	f000 fd82 	bl	800acd6 <TIM_ITRx_SetConfig>
      break;
 800a1d2:	e003      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a1d8:	e000      	b.n	800a1dc <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a1da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a1ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3710      	adds	r7, #16
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	00100070 	.word	0x00100070
 800a1fc:	00100040 	.word	0x00100040
 800a200:	00100030 	.word	0x00100030
 800a204:	00100020 	.word	0x00100020

0800a208 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a224:	bf00      	nop
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a24c:	bf00      	nop
 800a24e:	370c      	adds	r7, #12
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a260:	bf00      	nop
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4a6b      	ldr	r2, [pc, #428]	@ (800a42c <TIM_Base_SetConfig+0x1c0>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d02b      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a6a      	ldr	r2, [pc, #424]	@ (800a430 <TIM_Base_SetConfig+0x1c4>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d027      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a292:	d023      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a29a:	d01f      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a65      	ldr	r2, [pc, #404]	@ (800a434 <TIM_Base_SetConfig+0x1c8>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d01b      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a64      	ldr	r2, [pc, #400]	@ (800a438 <TIM_Base_SetConfig+0x1cc>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d017      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a63      	ldr	r2, [pc, #396]	@ (800a43c <TIM_Base_SetConfig+0x1d0>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d013      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a62      	ldr	r2, [pc, #392]	@ (800a440 <TIM_Base_SetConfig+0x1d4>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d00f      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a61      	ldr	r2, [pc, #388]	@ (800a444 <TIM_Base_SetConfig+0x1d8>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d00b      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a60      	ldr	r2, [pc, #384]	@ (800a448 <TIM_Base_SetConfig+0x1dc>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d007      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a5f      	ldr	r2, [pc, #380]	@ (800a44c <TIM_Base_SetConfig+0x1e0>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d003      	beq.n	800a2dc <TIM_Base_SetConfig+0x70>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a5e      	ldr	r2, [pc, #376]	@ (800a450 <TIM_Base_SetConfig+0x1e4>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d108      	bne.n	800a2ee <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a4e      	ldr	r2, [pc, #312]	@ (800a42c <TIM_Base_SetConfig+0x1c0>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d043      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a4d      	ldr	r2, [pc, #308]	@ (800a430 <TIM_Base_SetConfig+0x1c4>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d03f      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a304:	d03b      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a30c:	d037      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a48      	ldr	r2, [pc, #288]	@ (800a434 <TIM_Base_SetConfig+0x1c8>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d033      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a47      	ldr	r2, [pc, #284]	@ (800a438 <TIM_Base_SetConfig+0x1cc>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d02f      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a46      	ldr	r2, [pc, #280]	@ (800a43c <TIM_Base_SetConfig+0x1d0>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d02b      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a45      	ldr	r2, [pc, #276]	@ (800a440 <TIM_Base_SetConfig+0x1d4>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d027      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a44      	ldr	r2, [pc, #272]	@ (800a444 <TIM_Base_SetConfig+0x1d8>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d023      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a43      	ldr	r2, [pc, #268]	@ (800a448 <TIM_Base_SetConfig+0x1dc>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d01f      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a42      	ldr	r2, [pc, #264]	@ (800a44c <TIM_Base_SetConfig+0x1e0>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d01b      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a41      	ldr	r2, [pc, #260]	@ (800a450 <TIM_Base_SetConfig+0x1e4>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d017      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a40      	ldr	r2, [pc, #256]	@ (800a454 <TIM_Base_SetConfig+0x1e8>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d013      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a3f      	ldr	r2, [pc, #252]	@ (800a458 <TIM_Base_SetConfig+0x1ec>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d00f      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	4a3e      	ldr	r2, [pc, #248]	@ (800a45c <TIM_Base_SetConfig+0x1f0>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d00b      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a3d      	ldr	r2, [pc, #244]	@ (800a460 <TIM_Base_SetConfig+0x1f4>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d007      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	4a3c      	ldr	r2, [pc, #240]	@ (800a464 <TIM_Base_SetConfig+0x1f8>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d003      	beq.n	800a37e <TIM_Base_SetConfig+0x112>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	4a3b      	ldr	r2, [pc, #236]	@ (800a468 <TIM_Base_SetConfig+0x1fc>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d108      	bne.n	800a390 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	4313      	orrs	r3, r2
 800a38e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	695b      	ldr	r3, [r3, #20]
 800a39a:	4313      	orrs	r3, r2
 800a39c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	4a1e      	ldr	r2, [pc, #120]	@ (800a42c <TIM_Base_SetConfig+0x1c0>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d023      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a430 <TIM_Base_SetConfig+0x1c4>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d01f      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a22      	ldr	r2, [pc, #136]	@ (800a44c <TIM_Base_SetConfig+0x1e0>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d01b      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a21      	ldr	r2, [pc, #132]	@ (800a450 <TIM_Base_SetConfig+0x1e4>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d017      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a20      	ldr	r2, [pc, #128]	@ (800a454 <TIM_Base_SetConfig+0x1e8>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d013      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a1f      	ldr	r2, [pc, #124]	@ (800a458 <TIM_Base_SetConfig+0x1ec>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d00f      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a1e      	ldr	r2, [pc, #120]	@ (800a45c <TIM_Base_SetConfig+0x1f0>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d00b      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a460 <TIM_Base_SetConfig+0x1f4>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d007      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4a1c      	ldr	r2, [pc, #112]	@ (800a464 <TIM_Base_SetConfig+0x1f8>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d003      	beq.n	800a3fe <TIM_Base_SetConfig+0x192>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	4a1b      	ldr	r2, [pc, #108]	@ (800a468 <TIM_Base_SetConfig+0x1fc>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d103      	bne.n	800a406 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	691a      	ldr	r2, [r3, #16]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f043 0204 	orr.w	r2, r3, #4
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2201      	movs	r2, #1
 800a416:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	68fa      	ldr	r2, [r7, #12]
 800a41c:	601a      	str	r2, [r3, #0]
}
 800a41e:	bf00      	nop
 800a420:	3714      	adds	r7, #20
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
 800a42a:	bf00      	nop
 800a42c:	40012c00 	.word	0x40012c00
 800a430:	50012c00 	.word	0x50012c00
 800a434:	40000400 	.word	0x40000400
 800a438:	50000400 	.word	0x50000400
 800a43c:	40000800 	.word	0x40000800
 800a440:	50000800 	.word	0x50000800
 800a444:	40000c00 	.word	0x40000c00
 800a448:	50000c00 	.word	0x50000c00
 800a44c:	40013400 	.word	0x40013400
 800a450:	50013400 	.word	0x50013400
 800a454:	40014000 	.word	0x40014000
 800a458:	50014000 	.word	0x50014000
 800a45c:	40014400 	.word	0x40014400
 800a460:	50014400 	.word	0x50014400
 800a464:	40014800 	.word	0x40014800
 800a468:	50014800 	.word	0x50014800

0800a46c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b087      	sub	sp, #28
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
 800a474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6a1b      	ldr	r3, [r3, #32]
 800a47a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6a1b      	ldr	r3, [r3, #32]
 800a480:	f023 0201 	bic.w	r2, r3, #1
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	699b      	ldr	r3, [r3, #24]
 800a492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a49a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a49e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f023 0303 	bic.w	r3, r3, #3
 800a4a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	f023 0302 	bic.w	r3, r3, #2
 800a4b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a40      	ldr	r2, [pc, #256]	@ (800a5c8 <TIM_OC1_SetConfig+0x15c>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d023      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4a3f      	ldr	r2, [pc, #252]	@ (800a5cc <TIM_OC1_SetConfig+0x160>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d01f      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	4a3e      	ldr	r2, [pc, #248]	@ (800a5d0 <TIM_OC1_SetConfig+0x164>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d01b      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	4a3d      	ldr	r2, [pc, #244]	@ (800a5d4 <TIM_OC1_SetConfig+0x168>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d017      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	4a3c      	ldr	r2, [pc, #240]	@ (800a5d8 <TIM_OC1_SetConfig+0x16c>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d013      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a3b      	ldr	r2, [pc, #236]	@ (800a5dc <TIM_OC1_SetConfig+0x170>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d00f      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a3a      	ldr	r2, [pc, #232]	@ (800a5e0 <TIM_OC1_SetConfig+0x174>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d00b      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a39      	ldr	r2, [pc, #228]	@ (800a5e4 <TIM_OC1_SetConfig+0x178>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d007      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a38      	ldr	r2, [pc, #224]	@ (800a5e8 <TIM_OC1_SetConfig+0x17c>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d003      	beq.n	800a514 <TIM_OC1_SetConfig+0xa8>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a37      	ldr	r2, [pc, #220]	@ (800a5ec <TIM_OC1_SetConfig+0x180>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d10c      	bne.n	800a52e <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	f023 0308 	bic.w	r3, r3, #8
 800a51a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	697a      	ldr	r2, [r7, #20]
 800a522:	4313      	orrs	r3, r2
 800a524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	f023 0304 	bic.w	r3, r3, #4
 800a52c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	4a25      	ldr	r2, [pc, #148]	@ (800a5c8 <TIM_OC1_SetConfig+0x15c>)
 800a532:	4293      	cmp	r3, r2
 800a534:	d023      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	4a24      	ldr	r2, [pc, #144]	@ (800a5cc <TIM_OC1_SetConfig+0x160>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d01f      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	4a23      	ldr	r2, [pc, #140]	@ (800a5d0 <TIM_OC1_SetConfig+0x164>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d01b      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	4a22      	ldr	r2, [pc, #136]	@ (800a5d4 <TIM_OC1_SetConfig+0x168>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d017      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	4a21      	ldr	r2, [pc, #132]	@ (800a5d8 <TIM_OC1_SetConfig+0x16c>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d013      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	4a20      	ldr	r2, [pc, #128]	@ (800a5dc <TIM_OC1_SetConfig+0x170>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d00f      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	4a1f      	ldr	r2, [pc, #124]	@ (800a5e0 <TIM_OC1_SetConfig+0x174>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d00b      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	4a1e      	ldr	r2, [pc, #120]	@ (800a5e4 <TIM_OC1_SetConfig+0x178>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d007      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a1d      	ldr	r2, [pc, #116]	@ (800a5e8 <TIM_OC1_SetConfig+0x17c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d003      	beq.n	800a57e <TIM_OC1_SetConfig+0x112>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a1c      	ldr	r2, [pc, #112]	@ (800a5ec <TIM_OC1_SetConfig+0x180>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d111      	bne.n	800a5a2 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a58c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	695b      	ldr	r3, [r3, #20]
 800a592:	693a      	ldr	r2, [r7, #16]
 800a594:	4313      	orrs	r3, r2
 800a596:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	699b      	ldr	r3, [r3, #24]
 800a59c:	693a      	ldr	r2, [r7, #16]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	693a      	ldr	r2, [r7, #16]
 800a5a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	68fa      	ldr	r2, [r7, #12]
 800a5ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	685a      	ldr	r2, [r3, #4]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	621a      	str	r2, [r3, #32]
}
 800a5bc:	bf00      	nop
 800a5be:	371c      	adds	r7, #28
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr
 800a5c8:	40012c00 	.word	0x40012c00
 800a5cc:	50012c00 	.word	0x50012c00
 800a5d0:	40013400 	.word	0x40013400
 800a5d4:	50013400 	.word	0x50013400
 800a5d8:	40014000 	.word	0x40014000
 800a5dc:	50014000 	.word	0x50014000
 800a5e0:	40014400 	.word	0x40014400
 800a5e4:	50014400 	.word	0x50014400
 800a5e8:	40014800 	.word	0x40014800
 800a5ec:	50014800 	.word	0x50014800

0800a5f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b087      	sub	sp, #28
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6a1b      	ldr	r3, [r3, #32]
 800a5fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a1b      	ldr	r3, [r3, #32]
 800a604:	f023 0210 	bic.w	r2, r3, #16
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	699b      	ldr	r3, [r3, #24]
 800a616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a61e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a62a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	021b      	lsls	r3, r3, #8
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	4313      	orrs	r3, r2
 800a636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	f023 0320 	bic.w	r3, r3, #32
 800a63e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	011b      	lsls	r3, r3, #4
 800a646:	697a      	ldr	r2, [r7, #20]
 800a648:	4313      	orrs	r3, r2
 800a64a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	4a36      	ldr	r2, [pc, #216]	@ (800a728 <TIM_OC2_SetConfig+0x138>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00b      	beq.n	800a66c <TIM_OC2_SetConfig+0x7c>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	4a35      	ldr	r2, [pc, #212]	@ (800a72c <TIM_OC2_SetConfig+0x13c>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d007      	beq.n	800a66c <TIM_OC2_SetConfig+0x7c>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a34      	ldr	r2, [pc, #208]	@ (800a730 <TIM_OC2_SetConfig+0x140>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d003      	beq.n	800a66c <TIM_OC2_SetConfig+0x7c>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	4a33      	ldr	r2, [pc, #204]	@ (800a734 <TIM_OC2_SetConfig+0x144>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d10d      	bne.n	800a688 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	011b      	lsls	r3, r3, #4
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a686:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a27      	ldr	r2, [pc, #156]	@ (800a728 <TIM_OC2_SetConfig+0x138>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d023      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	4a26      	ldr	r2, [pc, #152]	@ (800a72c <TIM_OC2_SetConfig+0x13c>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d01f      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	4a25      	ldr	r2, [pc, #148]	@ (800a730 <TIM_OC2_SetConfig+0x140>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d01b      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a24      	ldr	r2, [pc, #144]	@ (800a734 <TIM_OC2_SetConfig+0x144>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d017      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a23      	ldr	r2, [pc, #140]	@ (800a738 <TIM_OC2_SetConfig+0x148>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d013      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	4a22      	ldr	r2, [pc, #136]	@ (800a73c <TIM_OC2_SetConfig+0x14c>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d00f      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4a21      	ldr	r2, [pc, #132]	@ (800a740 <TIM_OC2_SetConfig+0x150>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d00b      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a20      	ldr	r2, [pc, #128]	@ (800a744 <TIM_OC2_SetConfig+0x154>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d007      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	4a1f      	ldr	r2, [pc, #124]	@ (800a748 <TIM_OC2_SetConfig+0x158>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d003      	beq.n	800a6d8 <TIM_OC2_SetConfig+0xe8>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a74c <TIM_OC2_SetConfig+0x15c>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d113      	bne.n	800a700 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	695b      	ldr	r3, [r3, #20]
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	693a      	ldr	r2, [r7, #16]
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	699b      	ldr	r3, [r3, #24]
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	693a      	ldr	r2, [r7, #16]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	693a      	ldr	r2, [r7, #16]
 800a704:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	685a      	ldr	r2, [r3, #4]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	697a      	ldr	r2, [r7, #20]
 800a718:	621a      	str	r2, [r3, #32]
}
 800a71a:	bf00      	nop
 800a71c:	371c      	adds	r7, #28
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	40012c00 	.word	0x40012c00
 800a72c:	50012c00 	.word	0x50012c00
 800a730:	40013400 	.word	0x40013400
 800a734:	50013400 	.word	0x50013400
 800a738:	40014000 	.word	0x40014000
 800a73c:	50014000 	.word	0x50014000
 800a740:	40014400 	.word	0x40014400
 800a744:	50014400 	.word	0x50014400
 800a748:	40014800 	.word	0x40014800
 800a74c:	50014800 	.word	0x50014800

0800a750 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a750:	b480      	push	{r7}
 800a752:	b087      	sub	sp, #28
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
 800a758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6a1b      	ldr	r3, [r3, #32]
 800a764:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	69db      	ldr	r3, [r3, #28]
 800a776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a77e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f023 0303 	bic.w	r3, r3, #3
 800a78a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	4313      	orrs	r3, r2
 800a794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a79c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	021b      	lsls	r3, r3, #8
 800a7a4:	697a      	ldr	r2, [r7, #20]
 800a7a6:	4313      	orrs	r3, r2
 800a7a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	4a35      	ldr	r2, [pc, #212]	@ (800a884 <TIM_OC3_SetConfig+0x134>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d00b      	beq.n	800a7ca <TIM_OC3_SetConfig+0x7a>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	4a34      	ldr	r2, [pc, #208]	@ (800a888 <TIM_OC3_SetConfig+0x138>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d007      	beq.n	800a7ca <TIM_OC3_SetConfig+0x7a>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4a33      	ldr	r2, [pc, #204]	@ (800a88c <TIM_OC3_SetConfig+0x13c>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d003      	beq.n	800a7ca <TIM_OC3_SetConfig+0x7a>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	4a32      	ldr	r2, [pc, #200]	@ (800a890 <TIM_OC3_SetConfig+0x140>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d10d      	bne.n	800a7e6 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	68db      	ldr	r3, [r3, #12]
 800a7d6:	021b      	lsls	r3, r3, #8
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a26      	ldr	r2, [pc, #152]	@ (800a884 <TIM_OC3_SetConfig+0x134>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d023      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a25      	ldr	r2, [pc, #148]	@ (800a888 <TIM_OC3_SetConfig+0x138>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d01f      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a24      	ldr	r2, [pc, #144]	@ (800a88c <TIM_OC3_SetConfig+0x13c>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d01b      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a23      	ldr	r2, [pc, #140]	@ (800a890 <TIM_OC3_SetConfig+0x140>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d017      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a22      	ldr	r2, [pc, #136]	@ (800a894 <TIM_OC3_SetConfig+0x144>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d013      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4a21      	ldr	r2, [pc, #132]	@ (800a898 <TIM_OC3_SetConfig+0x148>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d00f      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4a20      	ldr	r2, [pc, #128]	@ (800a89c <TIM_OC3_SetConfig+0x14c>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d00b      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4a1f      	ldr	r2, [pc, #124]	@ (800a8a0 <TIM_OC3_SetConfig+0x150>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d007      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	4a1e      	ldr	r2, [pc, #120]	@ (800a8a4 <TIM_OC3_SetConfig+0x154>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d003      	beq.n	800a836 <TIM_OC3_SetConfig+0xe6>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a1d      	ldr	r2, [pc, #116]	@ (800a8a8 <TIM_OC3_SetConfig+0x158>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d113      	bne.n	800a85e <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a83c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	695b      	ldr	r3, [r3, #20]
 800a84a:	011b      	lsls	r3, r3, #4
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	4313      	orrs	r3, r2
 800a850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	699b      	ldr	r3, [r3, #24]
 800a856:	011b      	lsls	r3, r3, #4
 800a858:	693a      	ldr	r2, [r7, #16]
 800a85a:	4313      	orrs	r3, r2
 800a85c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	693a      	ldr	r2, [r7, #16]
 800a862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	685a      	ldr	r2, [r3, #4]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	697a      	ldr	r2, [r7, #20]
 800a876:	621a      	str	r2, [r3, #32]
}
 800a878:	bf00      	nop
 800a87a:	371c      	adds	r7, #28
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr
 800a884:	40012c00 	.word	0x40012c00
 800a888:	50012c00 	.word	0x50012c00
 800a88c:	40013400 	.word	0x40013400
 800a890:	50013400 	.word	0x50013400
 800a894:	40014000 	.word	0x40014000
 800a898:	50014000 	.word	0x50014000
 800a89c:	40014400 	.word	0x40014400
 800a8a0:	50014400 	.word	0x50014400
 800a8a4:	40014800 	.word	0x40014800
 800a8a8:	50014800 	.word	0x50014800

0800a8ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b087      	sub	sp, #28
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
 800a8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a1b      	ldr	r3, [r3, #32]
 800a8ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6a1b      	ldr	r3, [r3, #32]
 800a8c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	69db      	ldr	r3, [r3, #28]
 800a8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	021b      	lsls	r3, r3, #8
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	031b      	lsls	r3, r3, #12
 800a902:	697a      	ldr	r2, [r7, #20]
 800a904:	4313      	orrs	r3, r2
 800a906:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	4a36      	ldr	r2, [pc, #216]	@ (800a9e4 <TIM_OC4_SetConfig+0x138>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d00b      	beq.n	800a928 <TIM_OC4_SetConfig+0x7c>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	4a35      	ldr	r2, [pc, #212]	@ (800a9e8 <TIM_OC4_SetConfig+0x13c>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d007      	beq.n	800a928 <TIM_OC4_SetConfig+0x7c>
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	4a34      	ldr	r2, [pc, #208]	@ (800a9ec <TIM_OC4_SetConfig+0x140>)
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d003      	beq.n	800a928 <TIM_OC4_SetConfig+0x7c>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	4a33      	ldr	r2, [pc, #204]	@ (800a9f0 <TIM_OC4_SetConfig+0x144>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d10d      	bne.n	800a944 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a92e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	031b      	lsls	r3, r3, #12
 800a936:	697a      	ldr	r2, [r7, #20]
 800a938:	4313      	orrs	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a942:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4a27      	ldr	r2, [pc, #156]	@ (800a9e4 <TIM_OC4_SetConfig+0x138>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d023      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	4a26      	ldr	r2, [pc, #152]	@ (800a9e8 <TIM_OC4_SetConfig+0x13c>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d01f      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	4a25      	ldr	r2, [pc, #148]	@ (800a9ec <TIM_OC4_SetConfig+0x140>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d01b      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a24      	ldr	r2, [pc, #144]	@ (800a9f0 <TIM_OC4_SetConfig+0x144>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d017      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a23      	ldr	r2, [pc, #140]	@ (800a9f4 <TIM_OC4_SetConfig+0x148>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d013      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a22      	ldr	r2, [pc, #136]	@ (800a9f8 <TIM_OC4_SetConfig+0x14c>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d00f      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a21      	ldr	r2, [pc, #132]	@ (800a9fc <TIM_OC4_SetConfig+0x150>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d00b      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a20      	ldr	r2, [pc, #128]	@ (800aa00 <TIM_OC4_SetConfig+0x154>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d007      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	4a1f      	ldr	r2, [pc, #124]	@ (800aa04 <TIM_OC4_SetConfig+0x158>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d003      	beq.n	800a994 <TIM_OC4_SetConfig+0xe8>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	4a1e      	ldr	r2, [pc, #120]	@ (800aa08 <TIM_OC4_SetConfig+0x15c>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d113      	bne.n	800a9bc <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a99a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a99c:	693b      	ldr	r3, [r7, #16]
 800a99e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a9a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	695b      	ldr	r3, [r3, #20]
 800a9a8:	019b      	lsls	r3, r3, #6
 800a9aa:	693a      	ldr	r2, [r7, #16]
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	019b      	lsls	r3, r3, #6
 800a9b6:	693a      	ldr	r2, [r7, #16]
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	693a      	ldr	r2, [r7, #16]
 800a9c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	685a      	ldr	r2, [r3, #4]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	621a      	str	r2, [r3, #32]
}
 800a9d6:	bf00      	nop
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	40012c00 	.word	0x40012c00
 800a9e8:	50012c00 	.word	0x50012c00
 800a9ec:	40013400 	.word	0x40013400
 800a9f0:	50013400 	.word	0x50013400
 800a9f4:	40014000 	.word	0x40014000
 800a9f8:	50014000 	.word	0x50014000
 800a9fc:	40014400 	.word	0x40014400
 800aa00:	50014400 	.word	0x50014400
 800aa04:	40014800 	.word	0x40014800
 800aa08:	50014800 	.word	0x50014800

0800aa0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b087      	sub	sp, #28
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6a1b      	ldr	r3, [r3, #32]
 800aa1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a1b      	ldr	r3, [r3, #32]
 800aa20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	68fa      	ldr	r2, [r7, #12]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800aa50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	041b      	lsls	r3, r3, #16
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a21      	ldr	r2, [pc, #132]	@ (800aae8 <TIM_OC5_SetConfig+0xdc>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d023      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4a20      	ldr	r2, [pc, #128]	@ (800aaec <TIM_OC5_SetConfig+0xe0>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d01f      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	4a1f      	ldr	r2, [pc, #124]	@ (800aaf0 <TIM_OC5_SetConfig+0xe4>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d01b      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4a1e      	ldr	r2, [pc, #120]	@ (800aaf4 <TIM_OC5_SetConfig+0xe8>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d017      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	4a1d      	ldr	r2, [pc, #116]	@ (800aaf8 <TIM_OC5_SetConfig+0xec>)
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d013      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	4a1c      	ldr	r2, [pc, #112]	@ (800aafc <TIM_OC5_SetConfig+0xf0>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d00f      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4a1b      	ldr	r2, [pc, #108]	@ (800ab00 <TIM_OC5_SetConfig+0xf4>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d00b      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	4a1a      	ldr	r2, [pc, #104]	@ (800ab04 <TIM_OC5_SetConfig+0xf8>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d007      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	4a19      	ldr	r2, [pc, #100]	@ (800ab08 <TIM_OC5_SetConfig+0xfc>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d003      	beq.n	800aaae <TIM_OC5_SetConfig+0xa2>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	4a18      	ldr	r2, [pc, #96]	@ (800ab0c <TIM_OC5_SetConfig+0x100>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d109      	bne.n	800aac2 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aab4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	695b      	ldr	r3, [r3, #20]
 800aaba:	021b      	lsls	r3, r3, #8
 800aabc:	697a      	ldr	r2, [r7, #20]
 800aabe:	4313      	orrs	r3, r2
 800aac0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	697a      	ldr	r2, [r7, #20]
 800aac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	68fa      	ldr	r2, [r7, #12]
 800aacc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685a      	ldr	r2, [r3, #4]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	693a      	ldr	r2, [r7, #16]
 800aada:	621a      	str	r2, [r3, #32]
}
 800aadc:	bf00      	nop
 800aade:	371c      	adds	r7, #28
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr
 800aae8:	40012c00 	.word	0x40012c00
 800aaec:	50012c00 	.word	0x50012c00
 800aaf0:	40013400 	.word	0x40013400
 800aaf4:	50013400 	.word	0x50013400
 800aaf8:	40014000 	.word	0x40014000
 800aafc:	50014000 	.word	0x50014000
 800ab00:	40014400 	.word	0x40014400
 800ab04:	50014400 	.word	0x50014400
 800ab08:	40014800 	.word	0x40014800
 800ab0c:	50014800 	.word	0x50014800

0800ab10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b087      	sub	sp, #28
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
 800ab18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6a1b      	ldr	r3, [r3, #32]
 800ab1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6a1b      	ldr	r3, [r3, #32]
 800ab24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	021b      	lsls	r3, r3, #8
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	051b      	lsls	r3, r3, #20
 800ab5e:	693a      	ldr	r2, [r7, #16]
 800ab60:	4313      	orrs	r3, r2
 800ab62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a22      	ldr	r2, [pc, #136]	@ (800abf0 <TIM_OC6_SetConfig+0xe0>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d023      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a21      	ldr	r2, [pc, #132]	@ (800abf4 <TIM_OC6_SetConfig+0xe4>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d01f      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a20      	ldr	r2, [pc, #128]	@ (800abf8 <TIM_OC6_SetConfig+0xe8>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d01b      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a1f      	ldr	r2, [pc, #124]	@ (800abfc <TIM_OC6_SetConfig+0xec>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d017      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4a1e      	ldr	r2, [pc, #120]	@ (800ac00 <TIM_OC6_SetConfig+0xf0>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d013      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a1d      	ldr	r2, [pc, #116]	@ (800ac04 <TIM_OC6_SetConfig+0xf4>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d00f      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a1c      	ldr	r2, [pc, #112]	@ (800ac08 <TIM_OC6_SetConfig+0xf8>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d00b      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	4a1b      	ldr	r2, [pc, #108]	@ (800ac0c <TIM_OC6_SetConfig+0xfc>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d007      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a1a      	ldr	r2, [pc, #104]	@ (800ac10 <TIM_OC6_SetConfig+0x100>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d003      	beq.n	800abb4 <TIM_OC6_SetConfig+0xa4>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a19      	ldr	r2, [pc, #100]	@ (800ac14 <TIM_OC6_SetConfig+0x104>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d109      	bne.n	800abc8 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800abba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	695b      	ldr	r3, [r3, #20]
 800abc0:	029b      	lsls	r3, r3, #10
 800abc2:	697a      	ldr	r2, [r7, #20]
 800abc4:	4313      	orrs	r3, r2
 800abc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	697a      	ldr	r2, [r7, #20]
 800abcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	68fa      	ldr	r2, [r7, #12]
 800abd2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	685a      	ldr	r2, [r3, #4]
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	693a      	ldr	r2, [r7, #16]
 800abe0:	621a      	str	r2, [r3, #32]
}
 800abe2:	bf00      	nop
 800abe4:	371c      	adds	r7, #28
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	40012c00 	.word	0x40012c00
 800abf4:	50012c00 	.word	0x50012c00
 800abf8:	40013400 	.word	0x40013400
 800abfc:	50013400 	.word	0x50013400
 800ac00:	40014000 	.word	0x40014000
 800ac04:	50014000 	.word	0x50014000
 800ac08:	40014400 	.word	0x40014400
 800ac0c:	50014400 	.word	0x50014400
 800ac10:	40014800 	.word	0x40014800
 800ac14:	50014800 	.word	0x50014800

0800ac18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b087      	sub	sp, #28
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	60f8      	str	r0, [r7, #12]
 800ac20:	60b9      	str	r1, [r7, #8]
 800ac22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6a1b      	ldr	r3, [r3, #32]
 800ac28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6a1b      	ldr	r3, [r3, #32]
 800ac2e:	f023 0201 	bic.w	r2, r3, #1
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	011b      	lsls	r3, r3, #4
 800ac48:	693a      	ldr	r2, [r7, #16]
 800ac4a:	4313      	orrs	r3, r2
 800ac4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	f023 030a 	bic.w	r3, r3, #10
 800ac54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	693a      	ldr	r2, [r7, #16]
 800ac62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	621a      	str	r2, [r3, #32]
}
 800ac6a:	bf00      	nop
 800ac6c:	371c      	adds	r7, #28
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac76:	b480      	push	{r7}
 800ac78:	b087      	sub	sp, #28
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	6a1b      	ldr	r3, [r3, #32]
 800ac86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6a1b      	ldr	r3, [r3, #32]
 800ac8c:	f023 0210 	bic.w	r2, r3, #16
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	699b      	ldr	r3, [r3, #24]
 800ac98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aca0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	031b      	lsls	r3, r3, #12
 800aca6:	693a      	ldr	r2, [r7, #16]
 800aca8:	4313      	orrs	r3, r2
 800acaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800acb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	011b      	lsls	r3, r3, #4
 800acb8:	697a      	ldr	r2, [r7, #20]
 800acba:	4313      	orrs	r3, r2
 800acbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	693a      	ldr	r2, [r7, #16]
 800acc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	697a      	ldr	r2, [r7, #20]
 800acc8:	621a      	str	r2, [r3, #32]
}
 800acca:	bf00      	nop
 800accc:	371c      	adds	r7, #28
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr

0800acd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b085      	sub	sp, #20
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800acec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800acf2:	683a      	ldr	r2, [r7, #0]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	4313      	orrs	r3, r2
 800acf8:	f043 0307 	orr.w	r3, r3, #7
 800acfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	68fa      	ldr	r2, [r7, #12]
 800ad02:	609a      	str	r2, [r3, #8]
}
 800ad04:	bf00      	nop
 800ad06:	3714      	adds	r7, #20
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr

0800ad10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b087      	sub	sp, #28
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	60f8      	str	r0, [r7, #12]
 800ad18:	60b9      	str	r1, [r7, #8]
 800ad1a:	607a      	str	r2, [r7, #4]
 800ad1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	689b      	ldr	r3, [r3, #8]
 800ad22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ad2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	021a      	lsls	r2, r3, #8
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	431a      	orrs	r2, r3
 800ad34:	68bb      	ldr	r3, [r7, #8]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	697a      	ldr	r2, [r7, #20]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	697a      	ldr	r2, [r7, #20]
 800ad42:	609a      	str	r2, [r3, #8]
}
 800ad44:	bf00      	nop
 800ad46:	371c      	adds	r7, #28
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr

0800ad50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b087      	sub	sp, #28
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	60f8      	str	r0, [r7, #12]
 800ad58:	60b9      	str	r1, [r7, #8]
 800ad5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	f003 031f 	and.w	r3, r3, #31
 800ad62:	2201      	movs	r2, #1
 800ad64:	fa02 f303 	lsl.w	r3, r2, r3
 800ad68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6a1a      	ldr	r2, [r3, #32]
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	43db      	mvns	r3, r3
 800ad72:	401a      	ands	r2, r3
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6a1a      	ldr	r2, [r3, #32]
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	f003 031f 	and.w	r3, r3, #31
 800ad82:	6879      	ldr	r1, [r7, #4]
 800ad84:	fa01 f303 	lsl.w	r3, r1, r3
 800ad88:	431a      	orrs	r2, r3
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	621a      	str	r2, [r3, #32]
}
 800ad8e:	bf00      	nop
 800ad90:	371c      	adds	r7, #28
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
	...

0800ad9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b085      	sub	sp, #20
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800adac:	2b01      	cmp	r3, #1
 800adae:	d101      	bne.n	800adb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800adb0:	2302      	movs	r3, #2
 800adb2:	e097      	b.n	800aee4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2201      	movs	r2, #1
 800adb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2202      	movs	r2, #2
 800adc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	685b      	ldr	r3, [r3, #4]
 800adca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a45      	ldr	r2, [pc, #276]	@ (800aef0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d00e      	beq.n	800adfc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	4a44      	ldr	r2, [pc, #272]	@ (800aef4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d009      	beq.n	800adfc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	4a42      	ldr	r2, [pc, #264]	@ (800aef8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d004      	beq.n	800adfc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4a41      	ldr	r2, [pc, #260]	@ (800aefc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d108      	bne.n	800ae0e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ae02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ae14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae18:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	4313      	orrs	r3, r2
 800ae22:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68fa      	ldr	r2, [r7, #12]
 800ae2a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a2f      	ldr	r2, [pc, #188]	@ (800aef0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d040      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a2e      	ldr	r2, [pc, #184]	@ (800aef4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d03b      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae48:	d036      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae52:	d031      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a29      	ldr	r2, [pc, #164]	@ (800af00 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d02c      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4a28      	ldr	r2, [pc, #160]	@ (800af04 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d027      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a26      	ldr	r2, [pc, #152]	@ (800af08 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d022      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a25      	ldr	r2, [pc, #148]	@ (800af0c <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d01d      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a23      	ldr	r2, [pc, #140]	@ (800af10 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d018      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a22      	ldr	r2, [pc, #136]	@ (800af14 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d013      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a18      	ldr	r2, [pc, #96]	@ (800aef8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d00e      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a17      	ldr	r2, [pc, #92]	@ (800aefc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d009      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4a1b      	ldr	r2, [pc, #108]	@ (800af18 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d004      	beq.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	4a1a      	ldr	r2, [pc, #104]	@ (800af1c <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d10c      	bne.n	800aed2 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aebe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2200      	movs	r2, #0
 800aede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aee2:	2300      	movs	r3, #0
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3714      	adds	r7, #20
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr
 800aef0:	40012c00 	.word	0x40012c00
 800aef4:	50012c00 	.word	0x50012c00
 800aef8:	40013400 	.word	0x40013400
 800aefc:	50013400 	.word	0x50013400
 800af00:	40000400 	.word	0x40000400
 800af04:	50000400 	.word	0x50000400
 800af08:	40000800 	.word	0x40000800
 800af0c:	50000800 	.word	0x50000800
 800af10:	40000c00 	.word	0x40000c00
 800af14:	50000c00 	.word	0x50000c00
 800af18:	40014000 	.word	0x40014000
 800af1c:	50014000 	.word	0x50014000

0800af20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af20:	b480      	push	{r7}
 800af22:	b085      	sub	sp, #20
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af2a:	2300      	movs	r3, #0
 800af2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af34:	2b01      	cmp	r3, #1
 800af36:	d101      	bne.n	800af3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af38:	2302      	movs	r3, #2
 800af3a:	e07d      	b.n	800b038 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2201      	movs	r2, #1
 800af40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	68db      	ldr	r3, [r3, #12]
 800af4e:	4313      	orrs	r3, r2
 800af50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4313      	orrs	r3, r2
 800af7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	691b      	ldr	r3, [r3, #16]
 800af86:	4313      	orrs	r3, r2
 800af88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	695b      	ldr	r3, [r3, #20]
 800af94:	4313      	orrs	r3, r2
 800af96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afa2:	4313      	orrs	r3, r2
 800afa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	699b      	ldr	r3, [r3, #24]
 800afb0:	041b      	lsls	r3, r3, #16
 800afb2:	4313      	orrs	r3, r2
 800afb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a1e      	ldr	r2, [pc, #120]	@ (800b044 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d00e      	beq.n	800afec <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a1d      	ldr	r2, [pc, #116]	@ (800b048 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d009      	beq.n	800afec <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a1b      	ldr	r2, [pc, #108]	@ (800b04c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d004      	beq.n	800afec <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a1a      	ldr	r2, [pc, #104]	@ (800b050 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d11c      	bne.n	800b026 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff6:	051b      	lsls	r3, r3, #20
 800aff8:	4313      	orrs	r3, r2
 800affa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	6a1b      	ldr	r3, [r3, #32]
 800b006:	4313      	orrs	r3, r2
 800b008:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b014:	4313      	orrs	r3, r2
 800b016:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b022:	4313      	orrs	r3, r2
 800b024:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	68fa      	ldr	r2, [r7, #12]
 800b02c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b036:	2300      	movs	r3, #0
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3714      	adds	r7, #20
 800b03c:	46bd      	mov	sp, r7
 800b03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b042:	4770      	bx	lr
 800b044:	40012c00 	.word	0x40012c00
 800b048:	50012c00 	.word	0x50012c00
 800b04c:	40013400 	.word	0x40013400
 800b050:	50013400 	.word	0x50013400

0800b054 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b05c:	bf00      	nop
 800b05e:	370c      	adds	r7, #12
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b083      	sub	sp, #12
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b084:	bf00      	nop
 800b086:	370c      	adds	r7, #12
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr

0800b090 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b090:	b480      	push	{r7}
 800b092:	b083      	sub	sp, #12
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b0ac:	bf00      	nop
 800b0ae:	370c      	adds	r7, #12
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b0c0:	bf00      	nop
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b0d4:	bf00      	nop
 800b0d6:	370c      	adds	r7, #12
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0e0:	b084      	sub	sp, #16
 800b0e2:	b580      	push	{r7, lr}
 800b0e4:	b084      	sub	sp, #16
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	f107 001c 	add.w	r0, r7, #28
 800b0ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f001 fab6 	bl	800c670 <USB_CoreReset>
 800b104:	4603      	mov	r3, r0
 800b106:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b108:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d106      	bne.n	800b11e <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b114:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	639a      	str	r2, [r3, #56]	@ 0x38
 800b11c:	e005      	b.n	800b12a <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b122:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800b12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b136:	b004      	add	sp, #16
 800b138:	4770      	bx	lr
	...

0800b13c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b087      	sub	sp, #28
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	4613      	mov	r3, r2
 800b148:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b14a:	79fb      	ldrb	r3, [r7, #7]
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	d165      	bne.n	800b21c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b150:	68bb      	ldr	r3, [r7, #8]
 800b152:	4a41      	ldr	r2, [pc, #260]	@ (800b258 <USB_SetTurnaroundTime+0x11c>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d906      	bls.n	800b166 <USB_SetTurnaroundTime+0x2a>
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	4a40      	ldr	r2, [pc, #256]	@ (800b25c <USB_SetTurnaroundTime+0x120>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d202      	bcs.n	800b166 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b160:	230f      	movs	r3, #15
 800b162:	617b      	str	r3, [r7, #20]
 800b164:	e062      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	4a3c      	ldr	r2, [pc, #240]	@ (800b25c <USB_SetTurnaroundTime+0x120>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d306      	bcc.n	800b17c <USB_SetTurnaroundTime+0x40>
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	4a3b      	ldr	r2, [pc, #236]	@ (800b260 <USB_SetTurnaroundTime+0x124>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d202      	bcs.n	800b17c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b176:	230e      	movs	r3, #14
 800b178:	617b      	str	r3, [r7, #20]
 800b17a:	e057      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	4a38      	ldr	r2, [pc, #224]	@ (800b260 <USB_SetTurnaroundTime+0x124>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d306      	bcc.n	800b192 <USB_SetTurnaroundTime+0x56>
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	4a37      	ldr	r2, [pc, #220]	@ (800b264 <USB_SetTurnaroundTime+0x128>)
 800b188:	4293      	cmp	r3, r2
 800b18a:	d202      	bcs.n	800b192 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b18c:	230d      	movs	r3, #13
 800b18e:	617b      	str	r3, [r7, #20]
 800b190:	e04c      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	4a33      	ldr	r2, [pc, #204]	@ (800b264 <USB_SetTurnaroundTime+0x128>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d306      	bcc.n	800b1a8 <USB_SetTurnaroundTime+0x6c>
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	4a32      	ldr	r2, [pc, #200]	@ (800b268 <USB_SetTurnaroundTime+0x12c>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d802      	bhi.n	800b1a8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b1a2:	230c      	movs	r3, #12
 800b1a4:	617b      	str	r3, [r7, #20]
 800b1a6:	e041      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b1a8:	68bb      	ldr	r3, [r7, #8]
 800b1aa:	4a2f      	ldr	r2, [pc, #188]	@ (800b268 <USB_SetTurnaroundTime+0x12c>)
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	d906      	bls.n	800b1be <USB_SetTurnaroundTime+0x82>
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	4a2e      	ldr	r2, [pc, #184]	@ (800b26c <USB_SetTurnaroundTime+0x130>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d802      	bhi.n	800b1be <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b1b8:	230b      	movs	r3, #11
 800b1ba:	617b      	str	r3, [r7, #20]
 800b1bc:	e036      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	4a2a      	ldr	r2, [pc, #168]	@ (800b26c <USB_SetTurnaroundTime+0x130>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d906      	bls.n	800b1d4 <USB_SetTurnaroundTime+0x98>
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	4a29      	ldr	r2, [pc, #164]	@ (800b270 <USB_SetTurnaroundTime+0x134>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d802      	bhi.n	800b1d4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b1ce:	230a      	movs	r3, #10
 800b1d0:	617b      	str	r3, [r7, #20]
 800b1d2:	e02b      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	4a26      	ldr	r2, [pc, #152]	@ (800b270 <USB_SetTurnaroundTime+0x134>)
 800b1d8:	4293      	cmp	r3, r2
 800b1da:	d906      	bls.n	800b1ea <USB_SetTurnaroundTime+0xae>
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	4a25      	ldr	r2, [pc, #148]	@ (800b274 <USB_SetTurnaroundTime+0x138>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d202      	bcs.n	800b1ea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b1e4:	2309      	movs	r3, #9
 800b1e6:	617b      	str	r3, [r7, #20]
 800b1e8:	e020      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	4a21      	ldr	r2, [pc, #132]	@ (800b274 <USB_SetTurnaroundTime+0x138>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d306      	bcc.n	800b200 <USB_SetTurnaroundTime+0xc4>
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	4a20      	ldr	r2, [pc, #128]	@ (800b278 <USB_SetTurnaroundTime+0x13c>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d802      	bhi.n	800b200 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b1fa:	2308      	movs	r3, #8
 800b1fc:	617b      	str	r3, [r7, #20]
 800b1fe:	e015      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	4a1d      	ldr	r2, [pc, #116]	@ (800b278 <USB_SetTurnaroundTime+0x13c>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d906      	bls.n	800b216 <USB_SetTurnaroundTime+0xda>
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	4a1c      	ldr	r2, [pc, #112]	@ (800b27c <USB_SetTurnaroundTime+0x140>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d202      	bcs.n	800b216 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b210:	2307      	movs	r3, #7
 800b212:	617b      	str	r3, [r7, #20]
 800b214:	e00a      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b216:	2306      	movs	r3, #6
 800b218:	617b      	str	r3, [r7, #20]
 800b21a:	e007      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b21c:	79fb      	ldrb	r3, [r7, #7]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d102      	bne.n	800b228 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b222:	2309      	movs	r3, #9
 800b224:	617b      	str	r3, [r7, #20]
 800b226:	e001      	b.n	800b22c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b228:	2309      	movs	r3, #9
 800b22a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	68db      	ldr	r3, [r3, #12]
 800b230:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	68da      	ldr	r2, [r3, #12]
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	029b      	lsls	r3, r3, #10
 800b240:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b244:	431a      	orrs	r2, r3
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	371c      	adds	r7, #28
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr
 800b258:	00d8acbf 	.word	0x00d8acbf
 800b25c:	00e4e1c0 	.word	0x00e4e1c0
 800b260:	00f42400 	.word	0x00f42400
 800b264:	01067380 	.word	0x01067380
 800b268:	011a499f 	.word	0x011a499f
 800b26c:	01312cff 	.word	0x01312cff
 800b270:	014ca43f 	.word	0x014ca43f
 800b274:	016e3600 	.word	0x016e3600
 800b278:	01a6ab1f 	.word	0x01a6ab1f
 800b27c:	01e84800 	.word	0x01e84800

0800b280 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b280:	b480      	push	{r7}
 800b282:	b083      	sub	sp, #12
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	689b      	ldr	r3, [r3, #8]
 800b28c:	f043 0201 	orr.w	r2, r3, #1
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b2a2:	b480      	push	{r7}
 800b2a4:	b083      	sub	sp, #12
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	689b      	ldr	r3, [r3, #8]
 800b2ae:	f023 0201 	bic.w	r2, r3, #1
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b2b6:	2300      	movs	r3, #0
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	370c      	adds	r7, #12
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b2e0:	78fb      	ldrb	r3, [r7, #3]
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d115      	bne.n	800b312 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b2f2:	200a      	movs	r0, #10
 800b2f4:	f7f8 fab8 	bl	8003868 <HAL_Delay>
      ms += 10U;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	330a      	adds	r3, #10
 800b2fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f001 f927 	bl	800c552 <USB_GetMode>
 800b304:	4603      	mov	r3, r0
 800b306:	2b01      	cmp	r3, #1
 800b308:	d01e      	beq.n	800b348 <USB_SetCurrentMode+0x84>
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2bc7      	cmp	r3, #199	@ 0xc7
 800b30e:	d9f0      	bls.n	800b2f2 <USB_SetCurrentMode+0x2e>
 800b310:	e01a      	b.n	800b348 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b312:	78fb      	ldrb	r3, [r7, #3]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d115      	bne.n	800b344 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	68db      	ldr	r3, [r3, #12]
 800b31c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b324:	200a      	movs	r0, #10
 800b326:	f7f8 fa9f 	bl	8003868 <HAL_Delay>
      ms += 10U;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	330a      	adds	r3, #10
 800b32e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f001 f90e 	bl	800c552 <USB_GetMode>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d005      	beq.n	800b348 <USB_SetCurrentMode+0x84>
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	2bc7      	cmp	r3, #199	@ 0xc7
 800b340:	d9f0      	bls.n	800b324 <USB_SetCurrentMode+0x60>
 800b342:	e001      	b.n	800b348 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	e005      	b.n	800b354 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2bc8      	cmp	r3, #200	@ 0xc8
 800b34c:	d101      	bne.n	800b352 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	e000      	b.n	800b354 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	3710      	adds	r7, #16
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b35c:	b084      	sub	sp, #16
 800b35e:	b580      	push	{r7, lr}
 800b360:	b086      	sub	sp, #24
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b36a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b376:	2300      	movs	r3, #0
 800b378:	613b      	str	r3, [r7, #16]
 800b37a:	e009      	b.n	800b390 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b37c:	687a      	ldr	r2, [r7, #4]
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	3340      	adds	r3, #64	@ 0x40
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	4413      	add	r3, r2
 800b386:	2200      	movs	r2, #0
 800b388:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	3301      	adds	r3, #1
 800b38e:	613b      	str	r3, [r7, #16]
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	2b0e      	cmp	r3, #14
 800b394:	d9f2      	bls.n	800b37c <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b396:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d11c      	bne.n	800b3d8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3a4:	685b      	ldr	r3, [r3, #4]
 800b3a6:	68fa      	ldr	r2, [r7, #12]
 800b3a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b3ac:	f043 0302 	orr.w	r3, r3, #2
 800b3b0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	601a      	str	r2, [r3, #0]
 800b3d6:	e005      	b.n	800b3e4 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b3f0:	2103      	movs	r1, #3
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 f95e 	bl	800b6b4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b3f8:	2110      	movs	r1, #16
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 f8fa 	bl	800b5f4 <USB_FlushTxFifo>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 f924 	bl	800b658 <USB_FlushRxFifo>
 800b410:	4603      	mov	r3, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	d001      	beq.n	800b41a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800b416:	2301      	movs	r3, #1
 800b418:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b420:	461a      	mov	r2, r3
 800b422:	2300      	movs	r3, #0
 800b424:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b42c:	461a      	mov	r2, r3
 800b42e:	2300      	movs	r3, #0
 800b430:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b438:	461a      	mov	r2, r3
 800b43a:	2300      	movs	r3, #0
 800b43c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b43e:	2300      	movs	r3, #0
 800b440:	613b      	str	r3, [r7, #16]
 800b442:	e043      	b.n	800b4cc <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	015a      	lsls	r2, r3, #5
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	4413      	add	r3, r2
 800b44c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b456:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b45a:	d118      	bne.n	800b48e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d10a      	bne.n	800b478 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	015a      	lsls	r2, r3, #5
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	4413      	add	r3, r2
 800b46a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b46e:	461a      	mov	r2, r3
 800b470:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b474:	6013      	str	r3, [r2, #0]
 800b476:	e013      	b.n	800b4a0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	015a      	lsls	r2, r3, #5
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	4413      	add	r3, r2
 800b480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b484:	461a      	mov	r2, r3
 800b486:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b48a:	6013      	str	r3, [r2, #0]
 800b48c:	e008      	b.n	800b4a0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b48e:	693b      	ldr	r3, [r7, #16]
 800b490:	015a      	lsls	r2, r3, #5
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	4413      	add	r3, r2
 800b496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b49a:	461a      	mov	r2, r3
 800b49c:	2300      	movs	r3, #0
 800b49e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	015a      	lsls	r2, r3, #5
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	015a      	lsls	r2, r3, #5
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	4413      	add	r3, r2
 800b4ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4be:	461a      	mov	r2, r3
 800b4c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b4c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	613b      	str	r3, [r7, #16]
 800b4cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d3b5      	bcc.n	800b444 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b4d8:	2300      	movs	r3, #0
 800b4da:	613b      	str	r3, [r7, #16]
 800b4dc:	e043      	b.n	800b566 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	015a      	lsls	r2, r3, #5
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b4f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b4f4:	d118      	bne.n	800b528 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10a      	bne.n	800b512 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	015a      	lsls	r2, r3, #5
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	4413      	add	r3, r2
 800b504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b508:	461a      	mov	r2, r3
 800b50a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b50e:	6013      	str	r3, [r2, #0]
 800b510:	e013      	b.n	800b53a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	015a      	lsls	r2, r3, #5
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	4413      	add	r3, r2
 800b51a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b51e:	461a      	mov	r2, r3
 800b520:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b524:	6013      	str	r3, [r2, #0]
 800b526:	e008      	b.n	800b53a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	015a      	lsls	r2, r3, #5
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	4413      	add	r3, r2
 800b530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b534:	461a      	mov	r2, r3
 800b536:	2300      	movs	r3, #0
 800b538:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	015a      	lsls	r2, r3, #5
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	4413      	add	r3, r2
 800b542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b546:	461a      	mov	r2, r3
 800b548:	2300      	movs	r3, #0
 800b54a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	015a      	lsls	r2, r3, #5
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	4413      	add	r3, r2
 800b554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b558:	461a      	mov	r2, r3
 800b55a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b55e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	3301      	adds	r3, #1
 800b564:	613b      	str	r3, [r7, #16]
 800b566:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b56a:	461a      	mov	r2, r3
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	4293      	cmp	r3, r2
 800b570:	d3b5      	bcc.n	800b4de <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b578:	691b      	ldr	r3, [r3, #16]
 800b57a:	68fa      	ldr	r2, [r7, #12]
 800b57c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b584:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b592:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b594:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d105      	bne.n	800b5a8 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	699b      	ldr	r3, [r3, #24]
 800b5a0:	f043 0210 	orr.w	r2, r3, #16
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	699a      	ldr	r2, [r3, #24]
 800b5ac:	4b10      	ldr	r3, [pc, #64]	@ (800b5f0 <USB_DevInit+0x294>)
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b5b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d005      	beq.n	800b5c8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	699b      	ldr	r3, [r3, #24]
 800b5c0:	f043 0208 	orr.w	r2, r3, #8
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b5c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d107      	bne.n	800b5e0 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	699b      	ldr	r3, [r3, #24]
 800b5d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b5d8:	f043 0304 	orr.w	r3, r3, #4
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3718      	adds	r7, #24
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b5ec:	b004      	add	sp, #16
 800b5ee:	4770      	bx	lr
 800b5f0:	803c3800 	.word	0x803c3800

0800b5f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b5fe:	2300      	movs	r3, #0
 800b600:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	3301      	adds	r3, #1
 800b606:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b60e:	d901      	bls.n	800b614 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b610:	2303      	movs	r3, #3
 800b612:	e01b      	b.n	800b64c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	691b      	ldr	r3, [r3, #16]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	daf2      	bge.n	800b602 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b61c:	2300      	movs	r3, #0
 800b61e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	019b      	lsls	r3, r3, #6
 800b624:	f043 0220 	orr.w	r2, r3, #32
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	3301      	adds	r3, #1
 800b630:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b638:	d901      	bls.n	800b63e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b63a:	2303      	movs	r3, #3
 800b63c:	e006      	b.n	800b64c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	691b      	ldr	r3, [r3, #16]
 800b642:	f003 0320 	and.w	r3, r3, #32
 800b646:	2b20      	cmp	r3, #32
 800b648:	d0f0      	beq.n	800b62c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3714      	adds	r7, #20
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b658:	b480      	push	{r7}
 800b65a:	b085      	sub	sp, #20
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b660:	2300      	movs	r3, #0
 800b662:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	3301      	adds	r3, #1
 800b668:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b670:	d901      	bls.n	800b676 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b672:	2303      	movs	r3, #3
 800b674:	e018      	b.n	800b6a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	daf2      	bge.n	800b664 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b67e:	2300      	movs	r3, #0
 800b680:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2210      	movs	r2, #16
 800b686:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	3301      	adds	r3, #1
 800b68c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b694:	d901      	bls.n	800b69a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b696:	2303      	movs	r3, #3
 800b698:	e006      	b.n	800b6a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	691b      	ldr	r3, [r3, #16]
 800b69e:	f003 0310 	and.w	r3, r3, #16
 800b6a2:	2b10      	cmp	r3, #16
 800b6a4:	d0f0      	beq.n	800b688 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b6a6:	2300      	movs	r3, #0
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	3714      	adds	r7, #20
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
 800b6bc:	460b      	mov	r3, r1
 800b6be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6ca:	681a      	ldr	r2, [r3, #0]
 800b6cc:	78fb      	ldrb	r3, [r7, #3]
 800b6ce:	68f9      	ldr	r1, [r7, #12]
 800b6d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3714      	adds	r7, #20
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr

0800b6e6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b6e6:	b480      	push	{r7}
 800b6e8:	b087      	sub	sp, #28
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6f8:	689b      	ldr	r3, [r3, #8]
 800b6fa:	f003 0306 	and.w	r3, r3, #6
 800b6fe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d102      	bne.n	800b70c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b706:	2300      	movs	r3, #0
 800b708:	75fb      	strb	r3, [r7, #23]
 800b70a:	e00a      	b.n	800b722 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2b02      	cmp	r3, #2
 800b710:	d002      	beq.n	800b718 <USB_GetDevSpeed+0x32>
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2b06      	cmp	r3, #6
 800b716:	d102      	bne.n	800b71e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b718:	2302      	movs	r3, #2
 800b71a:	75fb      	strb	r3, [r7, #23]
 800b71c:	e001      	b.n	800b722 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b71e:	230f      	movs	r3, #15
 800b720:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b722:	7dfb      	ldrb	r3, [r7, #23]
}
 800b724:	4618      	mov	r0, r3
 800b726:	371c      	adds	r7, #28
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b730:	b480      	push	{r7}
 800b732:	b085      	sub	sp, #20
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	785b      	ldrb	r3, [r3, #1]
 800b748:	2b01      	cmp	r3, #1
 800b74a:	d13a      	bne.n	800b7c2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b752:	69da      	ldr	r2, [r3, #28]
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	f003 030f 	and.w	r3, r3, #15
 800b75c:	2101      	movs	r1, #1
 800b75e:	fa01 f303 	lsl.w	r3, r1, r3
 800b762:	b29b      	uxth	r3, r3
 800b764:	68f9      	ldr	r1, [r7, #12]
 800b766:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b76a:	4313      	orrs	r3, r2
 800b76c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	015a      	lsls	r2, r3, #5
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	4413      	add	r3, r2
 800b776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b780:	2b00      	cmp	r3, #0
 800b782:	d155      	bne.n	800b830 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	015a      	lsls	r2, r3, #5
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	4413      	add	r3, r2
 800b78c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	791b      	ldrb	r3, [r3, #4]
 800b79e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b7a0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	059b      	lsls	r3, r3, #22
 800b7a6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b7a8:	4313      	orrs	r3, r2
 800b7aa:	68ba      	ldr	r2, [r7, #8]
 800b7ac:	0151      	lsls	r1, r2, #5
 800b7ae:	68fa      	ldr	r2, [r7, #12]
 800b7b0:	440a      	add	r2, r1
 800b7b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7be:	6013      	str	r3, [r2, #0]
 800b7c0:	e036      	b.n	800b830 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7c8:	69da      	ldr	r2, [r3, #28]
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	f003 030f 	and.w	r3, r3, #15
 800b7d2:	2101      	movs	r1, #1
 800b7d4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7d8:	041b      	lsls	r3, r3, #16
 800b7da:	68f9      	ldr	r1, [r7, #12]
 800b7dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	015a      	lsls	r2, r3, #5
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d11a      	bne.n	800b830 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	015a      	lsls	r2, r3, #5
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	4413      	add	r3, r2
 800b802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b806:	681a      	ldr	r2, [r3, #0]
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	791b      	ldrb	r3, [r3, #4]
 800b814:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b816:	430b      	orrs	r3, r1
 800b818:	4313      	orrs	r3, r2
 800b81a:	68ba      	ldr	r2, [r7, #8]
 800b81c:	0151      	lsls	r1, r2, #5
 800b81e:	68fa      	ldr	r2, [r7, #12]
 800b820:	440a      	add	r2, r1
 800b822:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b826:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b82a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b82e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b830:	2300      	movs	r3, #0
}
 800b832:	4618      	mov	r0, r3
 800b834:	3714      	adds	r7, #20
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr
	...

0800b840 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	785b      	ldrb	r3, [r3, #1]
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d161      	bne.n	800b920 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	015a      	lsls	r2, r3, #5
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	4413      	add	r3, r2
 800b864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b86e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b872:	d11f      	bne.n	800b8b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	015a      	lsls	r2, r3, #5
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	4413      	add	r3, r2
 800b87c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	68ba      	ldr	r2, [r7, #8]
 800b884:	0151      	lsls	r1, r2, #5
 800b886:	68fa      	ldr	r2, [r7, #12]
 800b888:	440a      	add	r2, r1
 800b88a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b88e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b892:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	015a      	lsls	r2, r3, #5
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	4413      	add	r3, r2
 800b89c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	68ba      	ldr	r2, [r7, #8]
 800b8a4:	0151      	lsls	r1, r2, #5
 800b8a6:	68fa      	ldr	r2, [r7, #12]
 800b8a8:	440a      	add	r2, r1
 800b8aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b8b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	f003 030f 	and.w	r3, r3, #15
 800b8c4:	2101      	movs	r1, #1
 800b8c6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	43db      	mvns	r3, r3
 800b8ce:	68f9      	ldr	r1, [r7, #12]
 800b8d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b8d4:	4013      	ands	r3, r2
 800b8d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8de:	69da      	ldr	r2, [r3, #28]
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	f003 030f 	and.w	r3, r3, #15
 800b8e8:	2101      	movs	r1, #1
 800b8ea:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	43db      	mvns	r3, r3
 800b8f2:	68f9      	ldr	r1, [r7, #12]
 800b8f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b8f8:	4013      	ands	r3, r2
 800b8fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	015a      	lsls	r2, r3, #5
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	4413      	add	r3, r2
 800b904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	0159      	lsls	r1, r3, #5
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	440b      	add	r3, r1
 800b912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b916:	4619      	mov	r1, r3
 800b918:	4b35      	ldr	r3, [pc, #212]	@ (800b9f0 <USB_DeactivateEndpoint+0x1b0>)
 800b91a:	4013      	ands	r3, r2
 800b91c:	600b      	str	r3, [r1, #0]
 800b91e:	e060      	b.n	800b9e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	015a      	lsls	r2, r3, #5
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	4413      	add	r3, r2
 800b928:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b932:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b936:	d11f      	bne.n	800b978 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	015a      	lsls	r2, r3, #5
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	4413      	add	r3, r2
 800b940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	68ba      	ldr	r2, [r7, #8]
 800b948:	0151      	lsls	r1, r2, #5
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	440a      	add	r2, r1
 800b94e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b952:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b956:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	015a      	lsls	r2, r3, #5
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	4413      	add	r3, r2
 800b960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68ba      	ldr	r2, [r7, #8]
 800b968:	0151      	lsls	r1, r2, #5
 800b96a:	68fa      	ldr	r2, [r7, #12]
 800b96c:	440a      	add	r2, r1
 800b96e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b972:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b976:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b97e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	f003 030f 	and.w	r3, r3, #15
 800b988:	2101      	movs	r1, #1
 800b98a:	fa01 f303 	lsl.w	r3, r1, r3
 800b98e:	041b      	lsls	r3, r3, #16
 800b990:	43db      	mvns	r3, r3
 800b992:	68f9      	ldr	r1, [r7, #12]
 800b994:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b998:	4013      	ands	r3, r2
 800b99a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9a2:	69da      	ldr	r2, [r3, #28]
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	f003 030f 	and.w	r3, r3, #15
 800b9ac:	2101      	movs	r1, #1
 800b9ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b9b2:	041b      	lsls	r3, r3, #16
 800b9b4:	43db      	mvns	r3, r3
 800b9b6:	68f9      	ldr	r1, [r7, #12]
 800b9b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9bc:	4013      	ands	r3, r2
 800b9be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	015a      	lsls	r2, r3, #5
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	4413      	add	r3, r2
 800b9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9cc:	681a      	ldr	r2, [r3, #0]
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	0159      	lsls	r1, r3, #5
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	440b      	add	r3, r1
 800b9d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9da:	4619      	mov	r1, r3
 800b9dc:	4b05      	ldr	r3, [pc, #20]	@ (800b9f4 <USB_DeactivateEndpoint+0x1b4>)
 800b9de:	4013      	ands	r3, r2
 800b9e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b9e2:	2300      	movs	r3, #0
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3714      	adds	r7, #20
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr
 800b9f0:	ec337800 	.word	0xec337800
 800b9f4:	eff37800 	.word	0xeff37800

0800b9f8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b08a      	sub	sp, #40	@ 0x28
 800b9fc:	af02      	add	r7, sp, #8
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	4613      	mov	r3, r2
 800ba04:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	785b      	ldrb	r3, [r3, #1]
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	f040 817f 	bne.w	800bd18 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	691b      	ldr	r3, [r3, #16]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d132      	bne.n	800ba88 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ba22:	69bb      	ldr	r3, [r7, #24]
 800ba24:	015a      	lsls	r2, r3, #5
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	4413      	add	r3, r2
 800ba2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba2e:	691b      	ldr	r3, [r3, #16]
 800ba30:	69ba      	ldr	r2, [r7, #24]
 800ba32:	0151      	lsls	r1, r2, #5
 800ba34:	69fa      	ldr	r2, [r7, #28]
 800ba36:	440a      	add	r2, r1
 800ba38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba3c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ba40:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ba44:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ba46:	69bb      	ldr	r3, [r7, #24]
 800ba48:	015a      	lsls	r2, r3, #5
 800ba4a:	69fb      	ldr	r3, [r7, #28]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba52:	691b      	ldr	r3, [r3, #16]
 800ba54:	69ba      	ldr	r2, [r7, #24]
 800ba56:	0151      	lsls	r1, r2, #5
 800ba58:	69fa      	ldr	r2, [r7, #28]
 800ba5a:	440a      	add	r2, r1
 800ba5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ba64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba72:	691b      	ldr	r3, [r3, #16]
 800ba74:	69ba      	ldr	r2, [r7, #24]
 800ba76:	0151      	lsls	r1, r2, #5
 800ba78:	69fa      	ldr	r2, [r7, #28]
 800ba7a:	440a      	add	r2, r1
 800ba7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba80:	0cdb      	lsrs	r3, r3, #19
 800ba82:	04db      	lsls	r3, r3, #19
 800ba84:	6113      	str	r3, [r2, #16]
 800ba86:	e097      	b.n	800bbb8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ba88:	69bb      	ldr	r3, [r7, #24]
 800ba8a:	015a      	lsls	r2, r3, #5
 800ba8c:	69fb      	ldr	r3, [r7, #28]
 800ba8e:	4413      	add	r3, r2
 800ba90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba94:	691b      	ldr	r3, [r3, #16]
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	0151      	lsls	r1, r2, #5
 800ba9a:	69fa      	ldr	r2, [r7, #28]
 800ba9c:	440a      	add	r2, r1
 800ba9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800baa2:	0cdb      	lsrs	r3, r3, #19
 800baa4:	04db      	lsls	r3, r3, #19
 800baa6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	015a      	lsls	r2, r3, #5
 800baac:	69fb      	ldr	r3, [r7, #28]
 800baae:	4413      	add	r3, r2
 800bab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bab4:	691b      	ldr	r3, [r3, #16]
 800bab6:	69ba      	ldr	r2, [r7, #24]
 800bab8:	0151      	lsls	r1, r2, #5
 800baba:	69fa      	ldr	r2, [r7, #28]
 800babc:	440a      	add	r2, r1
 800babe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bac2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bac6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800baca:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d11a      	bne.n	800bb08 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	691a      	ldr	r2, [r3, #16]
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	689b      	ldr	r3, [r3, #8]
 800bada:	429a      	cmp	r2, r3
 800badc:	d903      	bls.n	800bae6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	689a      	ldr	r2, [r3, #8]
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bae6:	69bb      	ldr	r3, [r7, #24]
 800bae8:	015a      	lsls	r2, r3, #5
 800baea:	69fb      	ldr	r3, [r7, #28]
 800baec:	4413      	add	r3, r2
 800baee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baf2:	691b      	ldr	r3, [r3, #16]
 800baf4:	69ba      	ldr	r2, [r7, #24]
 800baf6:	0151      	lsls	r1, r2, #5
 800baf8:	69fa      	ldr	r2, [r7, #28]
 800bafa:	440a      	add	r2, r1
 800bafc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb04:	6113      	str	r3, [r2, #16]
 800bb06:	e044      	b.n	800bb92 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	691a      	ldr	r2, [r3, #16]
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	4413      	add	r3, r2
 800bb12:	1e5a      	subs	r2, r3, #1
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb1c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800bb1e:	69bb      	ldr	r3, [r7, #24]
 800bb20:	015a      	lsls	r2, r3, #5
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	4413      	add	r3, r2
 800bb26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb2a:	691a      	ldr	r2, [r3, #16]
 800bb2c:	8afb      	ldrh	r3, [r7, #22]
 800bb2e:	04d9      	lsls	r1, r3, #19
 800bb30:	4ba4      	ldr	r3, [pc, #656]	@ (800bdc4 <USB_EPStartXfer+0x3cc>)
 800bb32:	400b      	ands	r3, r1
 800bb34:	69b9      	ldr	r1, [r7, #24]
 800bb36:	0148      	lsls	r0, r1, #5
 800bb38:	69f9      	ldr	r1, [r7, #28]
 800bb3a:	4401      	add	r1, r0
 800bb3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bb40:	4313      	orrs	r3, r2
 800bb42:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	791b      	ldrb	r3, [r3, #4]
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d122      	bne.n	800bb92 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bb4c:	69bb      	ldr	r3, [r7, #24]
 800bb4e:	015a      	lsls	r2, r3, #5
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	4413      	add	r3, r2
 800bb54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb58:	691b      	ldr	r3, [r3, #16]
 800bb5a:	69ba      	ldr	r2, [r7, #24]
 800bb5c:	0151      	lsls	r1, r2, #5
 800bb5e:	69fa      	ldr	r2, [r7, #28]
 800bb60:	440a      	add	r2, r1
 800bb62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb66:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800bb6a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	015a      	lsls	r2, r3, #5
 800bb70:	69fb      	ldr	r3, [r7, #28]
 800bb72:	4413      	add	r3, r2
 800bb74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb78:	691a      	ldr	r2, [r3, #16]
 800bb7a:	8afb      	ldrh	r3, [r7, #22]
 800bb7c:	075b      	lsls	r3, r3, #29
 800bb7e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800bb82:	69b9      	ldr	r1, [r7, #24]
 800bb84:	0148      	lsls	r0, r1, #5
 800bb86:	69f9      	ldr	r1, [r7, #28]
 800bb88:	4401      	add	r1, r0
 800bb8a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	015a      	lsls	r2, r3, #5
 800bb96:	69fb      	ldr	r3, [r7, #28]
 800bb98:	4413      	add	r3, r2
 800bb9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb9e:	691a      	ldr	r2, [r3, #16]
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	691b      	ldr	r3, [r3, #16]
 800bba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bba8:	69b9      	ldr	r1, [r7, #24]
 800bbaa:	0148      	lsls	r0, r1, #5
 800bbac:	69f9      	ldr	r1, [r7, #28]
 800bbae:	4401      	add	r1, r0
 800bbb0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bbb8:	79fb      	ldrb	r3, [r7, #7]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d14b      	bne.n	800bc56 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	69db      	ldr	r3, [r3, #28]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d009      	beq.n	800bbda <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bbc6:	69bb      	ldr	r3, [r7, #24]
 800bbc8:	015a      	lsls	r2, r3, #5
 800bbca:	69fb      	ldr	r3, [r7, #28]
 800bbcc:	4413      	add	r3, r2
 800bbce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	69db      	ldr	r3, [r3, #28]
 800bbd8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	791b      	ldrb	r3, [r3, #4]
 800bbde:	2b01      	cmp	r3, #1
 800bbe0:	d128      	bne.n	800bc34 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbe2:	69fb      	ldr	r3, [r7, #28]
 800bbe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbe8:	689b      	ldr	r3, [r3, #8]
 800bbea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d110      	bne.n	800bc14 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	015a      	lsls	r2, r3, #5
 800bbf6:	69fb      	ldr	r3, [r7, #28]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	69ba      	ldr	r2, [r7, #24]
 800bc02:	0151      	lsls	r1, r2, #5
 800bc04:	69fa      	ldr	r2, [r7, #28]
 800bc06:	440a      	add	r2, r1
 800bc08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc0c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bc10:	6013      	str	r3, [r2, #0]
 800bc12:	e00f      	b.n	800bc34 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bc14:	69bb      	ldr	r3, [r7, #24]
 800bc16:	015a      	lsls	r2, r3, #5
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	4413      	add	r3, r2
 800bc1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	69ba      	ldr	r2, [r7, #24]
 800bc24:	0151      	lsls	r1, r2, #5
 800bc26:	69fa      	ldr	r2, [r7, #28]
 800bc28:	440a      	add	r2, r1
 800bc2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc32:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	015a      	lsls	r2, r3, #5
 800bc38:	69fb      	ldr	r3, [r7, #28]
 800bc3a:	4413      	add	r3, r2
 800bc3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	69ba      	ldr	r2, [r7, #24]
 800bc44:	0151      	lsls	r1, r2, #5
 800bc46:	69fa      	ldr	r2, [r7, #28]
 800bc48:	440a      	add	r2, r1
 800bc4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc4e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bc52:	6013      	str	r3, [r2, #0]
 800bc54:	e166      	b.n	800bf24 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bc56:	69bb      	ldr	r3, [r7, #24]
 800bc58:	015a      	lsls	r2, r3, #5
 800bc5a:	69fb      	ldr	r3, [r7, #28]
 800bc5c:	4413      	add	r3, r2
 800bc5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	69ba      	ldr	r2, [r7, #24]
 800bc66:	0151      	lsls	r1, r2, #5
 800bc68:	69fa      	ldr	r2, [r7, #28]
 800bc6a:	440a      	add	r2, r1
 800bc6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc70:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bc74:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	791b      	ldrb	r3, [r3, #4]
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d015      	beq.n	800bcaa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	691b      	ldr	r3, [r3, #16]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	f000 814e 	beq.w	800bf24 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bc88:	69fb      	ldr	r3, [r7, #28]
 800bc8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	f003 030f 	and.w	r3, r3, #15
 800bc98:	2101      	movs	r1, #1
 800bc9a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc9e:	69f9      	ldr	r1, [r7, #28]
 800bca0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bca4:	4313      	orrs	r3, r2
 800bca6:	634b      	str	r3, [r1, #52]	@ 0x34
 800bca8:	e13c      	b.n	800bf24 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d110      	bne.n	800bcdc <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bcba:	69bb      	ldr	r3, [r7, #24]
 800bcbc:	015a      	lsls	r2, r3, #5
 800bcbe:	69fb      	ldr	r3, [r7, #28]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	69ba      	ldr	r2, [r7, #24]
 800bcca:	0151      	lsls	r1, r2, #5
 800bccc:	69fa      	ldr	r2, [r7, #28]
 800bcce:	440a      	add	r2, r1
 800bcd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcd4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bcd8:	6013      	str	r3, [r2, #0]
 800bcda:	e00f      	b.n	800bcfc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bcdc:	69bb      	ldr	r3, [r7, #24]
 800bcde:	015a      	lsls	r2, r3, #5
 800bce0:	69fb      	ldr	r3, [r7, #28]
 800bce2:	4413      	add	r3, r2
 800bce4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	69ba      	ldr	r2, [r7, #24]
 800bcec:	0151      	lsls	r1, r2, #5
 800bcee:	69fa      	ldr	r2, [r7, #28]
 800bcf0:	440a      	add	r2, r1
 800bcf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bcfa:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	68d9      	ldr	r1, [r3, #12]
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	781a      	ldrb	r2, [r3, #0]
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	691b      	ldr	r3, [r3, #16]
 800bd08:	b298      	uxth	r0, r3
 800bd0a:	79fb      	ldrb	r3, [r7, #7]
 800bd0c:	9300      	str	r3, [sp, #0]
 800bd0e:	4603      	mov	r3, r0
 800bd10:	68f8      	ldr	r0, [r7, #12]
 800bd12:	f000 f9b9 	bl	800c088 <USB_WritePacket>
 800bd16:	e105      	b.n	800bf24 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bd18:	69bb      	ldr	r3, [r7, #24]
 800bd1a:	015a      	lsls	r2, r3, #5
 800bd1c:	69fb      	ldr	r3, [r7, #28]
 800bd1e:	4413      	add	r3, r2
 800bd20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd24:	691b      	ldr	r3, [r3, #16]
 800bd26:	69ba      	ldr	r2, [r7, #24]
 800bd28:	0151      	lsls	r1, r2, #5
 800bd2a:	69fa      	ldr	r2, [r7, #28]
 800bd2c:	440a      	add	r2, r1
 800bd2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd32:	0cdb      	lsrs	r3, r3, #19
 800bd34:	04db      	lsls	r3, r3, #19
 800bd36:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bd38:	69bb      	ldr	r3, [r7, #24]
 800bd3a:	015a      	lsls	r2, r3, #5
 800bd3c:	69fb      	ldr	r3, [r7, #28]
 800bd3e:	4413      	add	r3, r2
 800bd40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd44:	691b      	ldr	r3, [r3, #16]
 800bd46:	69ba      	ldr	r2, [r7, #24]
 800bd48:	0151      	lsls	r1, r2, #5
 800bd4a:	69fa      	ldr	r2, [r7, #28]
 800bd4c:	440a      	add	r2, r1
 800bd4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd52:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bd56:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800bd5a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800bd5c:	69bb      	ldr	r3, [r7, #24]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d132      	bne.n	800bdc8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d003      	beq.n	800bd72 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	689a      	ldr	r2, [r3, #8]
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	689a      	ldr	r2, [r3, #8]
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	015a      	lsls	r2, r3, #5
 800bd7e:	69fb      	ldr	r3, [r7, #28]
 800bd80:	4413      	add	r3, r2
 800bd82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd86:	691a      	ldr	r2, [r3, #16]
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	6a1b      	ldr	r3, [r3, #32]
 800bd8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd90:	69b9      	ldr	r1, [r7, #24]
 800bd92:	0148      	lsls	r0, r1, #5
 800bd94:	69f9      	ldr	r1, [r7, #28]
 800bd96:	4401      	add	r1, r0
 800bd98:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bda0:	69bb      	ldr	r3, [r7, #24]
 800bda2:	015a      	lsls	r2, r3, #5
 800bda4:	69fb      	ldr	r3, [r7, #28]
 800bda6:	4413      	add	r3, r2
 800bda8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdac:	691b      	ldr	r3, [r3, #16]
 800bdae:	69ba      	ldr	r2, [r7, #24]
 800bdb0:	0151      	lsls	r1, r2, #5
 800bdb2:	69fa      	ldr	r2, [r7, #28]
 800bdb4:	440a      	add	r2, r1
 800bdb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bdbe:	6113      	str	r3, [r2, #16]
 800bdc0:	e062      	b.n	800be88 <USB_EPStartXfer+0x490>
 800bdc2:	bf00      	nop
 800bdc4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	691b      	ldr	r3, [r3, #16]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d123      	bne.n	800be18 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	015a      	lsls	r2, r3, #5
 800bdd4:	69fb      	ldr	r3, [r7, #28]
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bddc:	691a      	ldr	r2, [r3, #16]
 800bdde:	68bb      	ldr	r3, [r7, #8]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bde6:	69b9      	ldr	r1, [r7, #24]
 800bde8:	0148      	lsls	r0, r1, #5
 800bdea:	69f9      	ldr	r1, [r7, #28]
 800bdec:	4401      	add	r1, r0
 800bdee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bdf2:	4313      	orrs	r3, r2
 800bdf4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bdf6:	69bb      	ldr	r3, [r7, #24]
 800bdf8:	015a      	lsls	r2, r3, #5
 800bdfa:	69fb      	ldr	r3, [r7, #28]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be02:	691b      	ldr	r3, [r3, #16]
 800be04:	69ba      	ldr	r2, [r7, #24]
 800be06:	0151      	lsls	r1, r2, #5
 800be08:	69fa      	ldr	r2, [r7, #28]
 800be0a:	440a      	add	r2, r1
 800be0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be14:	6113      	str	r3, [r2, #16]
 800be16:	e037      	b.n	800be88 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	691a      	ldr	r2, [r3, #16]
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	4413      	add	r3, r2
 800be22:	1e5a      	subs	r2, r3, #1
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	689b      	ldr	r3, [r3, #8]
 800be28:	fbb2 f3f3 	udiv	r3, r2, r3
 800be2c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	689b      	ldr	r3, [r3, #8]
 800be32:	8afa      	ldrh	r2, [r7, #22]
 800be34:	fb03 f202 	mul.w	r2, r3, r2
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800be3c:	69bb      	ldr	r3, [r7, #24]
 800be3e:	015a      	lsls	r2, r3, #5
 800be40:	69fb      	ldr	r3, [r7, #28]
 800be42:	4413      	add	r3, r2
 800be44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be48:	691a      	ldr	r2, [r3, #16]
 800be4a:	8afb      	ldrh	r3, [r7, #22]
 800be4c:	04d9      	lsls	r1, r3, #19
 800be4e:	4b38      	ldr	r3, [pc, #224]	@ (800bf30 <USB_EPStartXfer+0x538>)
 800be50:	400b      	ands	r3, r1
 800be52:	69b9      	ldr	r1, [r7, #24]
 800be54:	0148      	lsls	r0, r1, #5
 800be56:	69f9      	ldr	r1, [r7, #28]
 800be58:	4401      	add	r1, r0
 800be5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be5e:	4313      	orrs	r3, r2
 800be60:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	015a      	lsls	r2, r3, #5
 800be66:	69fb      	ldr	r3, [r7, #28]
 800be68:	4413      	add	r3, r2
 800be6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be6e:	691a      	ldr	r2, [r3, #16]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	6a1b      	ldr	r3, [r3, #32]
 800be74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be78:	69b9      	ldr	r1, [r7, #24]
 800be7a:	0148      	lsls	r0, r1, #5
 800be7c:	69f9      	ldr	r1, [r7, #28]
 800be7e:	4401      	add	r1, r0
 800be80:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be84:	4313      	orrs	r3, r2
 800be86:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800be88:	79fb      	ldrb	r3, [r7, #7]
 800be8a:	2b01      	cmp	r3, #1
 800be8c:	d10d      	bne.n	800beaa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d009      	beq.n	800beaa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	68d9      	ldr	r1, [r3, #12]
 800be9a:	69bb      	ldr	r3, [r7, #24]
 800be9c:	015a      	lsls	r2, r3, #5
 800be9e:	69fb      	ldr	r3, [r7, #28]
 800bea0:	4413      	add	r3, r2
 800bea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bea6:	460a      	mov	r2, r1
 800bea8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	791b      	ldrb	r3, [r3, #4]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d128      	bne.n	800bf04 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800beb8:	689b      	ldr	r3, [r3, #8]
 800beba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d110      	bne.n	800bee4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bec2:	69bb      	ldr	r3, [r7, #24]
 800bec4:	015a      	lsls	r2, r3, #5
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	4413      	add	r3, r2
 800beca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	69ba      	ldr	r2, [r7, #24]
 800bed2:	0151      	lsls	r1, r2, #5
 800bed4:	69fa      	ldr	r2, [r7, #28]
 800bed6:	440a      	add	r2, r1
 800bed8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bedc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bee0:	6013      	str	r3, [r2, #0]
 800bee2:	e00f      	b.n	800bf04 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bee4:	69bb      	ldr	r3, [r7, #24]
 800bee6:	015a      	lsls	r2, r3, #5
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	4413      	add	r3, r2
 800beec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	69ba      	ldr	r2, [r7, #24]
 800bef4:	0151      	lsls	r1, r2, #5
 800bef6:	69fa      	ldr	r2, [r7, #28]
 800bef8:	440a      	add	r2, r1
 800befa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800befe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf02:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bf04:	69bb      	ldr	r3, [r7, #24]
 800bf06:	015a      	lsls	r2, r3, #5
 800bf08:	69fb      	ldr	r3, [r7, #28]
 800bf0a:	4413      	add	r3, r2
 800bf0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	69ba      	ldr	r2, [r7, #24]
 800bf14:	0151      	lsls	r1, r2, #5
 800bf16:	69fa      	ldr	r2, [r7, #28]
 800bf18:	440a      	add	r2, r1
 800bf1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf1e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bf22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bf24:	2300      	movs	r3, #0
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3720      	adds	r7, #32
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	bf00      	nop
 800bf30:	1ff80000 	.word	0x1ff80000

0800bf34 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b087      	sub	sp, #28
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf42:	2300      	movs	r3, #0
 800bf44:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	785b      	ldrb	r3, [r3, #1]
 800bf4e:	2b01      	cmp	r3, #1
 800bf50:	d14a      	bne.n	800bfe8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	015a      	lsls	r2, r3, #5
 800bf58:	693b      	ldr	r3, [r7, #16]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf6a:	f040 8086 	bne.w	800c07a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	015a      	lsls	r2, r3, #5
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	4413      	add	r3, r2
 800bf78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	683a      	ldr	r2, [r7, #0]
 800bf80:	7812      	ldrb	r2, [r2, #0]
 800bf82:	0151      	lsls	r1, r2, #5
 800bf84:	693a      	ldr	r2, [r7, #16]
 800bf86:	440a      	add	r2, r1
 800bf88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bf8c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bf90:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	781b      	ldrb	r3, [r3, #0]
 800bf96:	015a      	lsls	r2, r3, #5
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	683a      	ldr	r2, [r7, #0]
 800bfa4:	7812      	ldrb	r2, [r2, #0]
 800bfa6:	0151      	lsls	r1, r2, #5
 800bfa8:	693a      	ldr	r2, [r7, #16]
 800bfaa:	440a      	add	r2, r1
 800bfac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bfb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bfb4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	3301      	adds	r3, #1
 800bfba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	f242 7210 	movw	r2, #10000	@ 0x2710
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d902      	bls.n	800bfcc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	75fb      	strb	r3, [r7, #23]
          break;
 800bfca:	e056      	b.n	800c07a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	015a      	lsls	r2, r3, #5
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfe0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfe4:	d0e7      	beq.n	800bfb6 <USB_EPStopXfer+0x82>
 800bfe6:	e048      	b.n	800c07a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	015a      	lsls	r2, r3, #5
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	4413      	add	r3, r2
 800bff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bffc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c000:	d13b      	bne.n	800c07a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	015a      	lsls	r2, r3, #5
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	4413      	add	r3, r2
 800c00c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	683a      	ldr	r2, [r7, #0]
 800c014:	7812      	ldrb	r2, [r2, #0]
 800c016:	0151      	lsls	r1, r2, #5
 800c018:	693a      	ldr	r2, [r7, #16]
 800c01a:	440a      	add	r2, r1
 800c01c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c020:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c024:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	015a      	lsls	r2, r3, #5
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	4413      	add	r3, r2
 800c030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	683a      	ldr	r2, [r7, #0]
 800c038:	7812      	ldrb	r2, [r2, #0]
 800c03a:	0151      	lsls	r1, r2, #5
 800c03c:	693a      	ldr	r2, [r7, #16]
 800c03e:	440a      	add	r2, r1
 800c040:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c044:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c048:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	3301      	adds	r3, #1
 800c04e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c056:	4293      	cmp	r3, r2
 800c058:	d902      	bls.n	800c060 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c05a:	2301      	movs	r3, #1
 800c05c:	75fb      	strb	r3, [r7, #23]
          break;
 800c05e:	e00c      	b.n	800c07a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	015a      	lsls	r2, r3, #5
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	4413      	add	r3, r2
 800c06a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c074:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c078:	d0e7      	beq.n	800c04a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c07a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	371c      	adds	r7, #28
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr

0800c088 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c088:	b480      	push	{r7}
 800c08a:	b089      	sub	sp, #36	@ 0x24
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	60f8      	str	r0, [r7, #12]
 800c090:	60b9      	str	r1, [r7, #8]
 800c092:	4611      	mov	r1, r2
 800c094:	461a      	mov	r2, r3
 800c096:	460b      	mov	r3, r1
 800c098:	71fb      	strb	r3, [r7, #7]
 800c09a:	4613      	mov	r3, r2
 800c09c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c0a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d123      	bne.n	800c0f6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c0ae:	88bb      	ldrh	r3, [r7, #4]
 800c0b0:	3303      	adds	r3, #3
 800c0b2:	089b      	lsrs	r3, r3, #2
 800c0b4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	61bb      	str	r3, [r7, #24]
 800c0ba:	e018      	b.n	800c0ee <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c0bc:	79fb      	ldrb	r3, [r7, #7]
 800c0be:	031a      	lsls	r2, r3, #12
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	4413      	add	r3, r2
 800c0c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	69fb      	ldr	r3, [r7, #28]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0d6:	69fb      	ldr	r3, [r7, #28]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0e2:	69fb      	ldr	r3, [r7, #28]
 800c0e4:	3301      	adds	r3, #1
 800c0e6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c0e8:	69bb      	ldr	r3, [r7, #24]
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	61bb      	str	r3, [r7, #24]
 800c0ee:	69ba      	ldr	r2, [r7, #24]
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d3e2      	bcc.n	800c0bc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c0f6:	2300      	movs	r3, #0
}
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3724      	adds	r7, #36	@ 0x24
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr

0800c104 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c104:	b480      	push	{r7}
 800c106:	b08b      	sub	sp, #44	@ 0x2c
 800c108:	af00      	add	r7, sp, #0
 800c10a:	60f8      	str	r0, [r7, #12]
 800c10c:	60b9      	str	r1, [r7, #8]
 800c10e:	4613      	mov	r3, r2
 800c110:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c11a:	88fb      	ldrh	r3, [r7, #6]
 800c11c:	089b      	lsrs	r3, r3, #2
 800c11e:	b29b      	uxth	r3, r3
 800c120:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c122:	88fb      	ldrh	r3, [r7, #6]
 800c124:	f003 0303 	and.w	r3, r3, #3
 800c128:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c12a:	2300      	movs	r3, #0
 800c12c:	623b      	str	r3, [r7, #32]
 800c12e:	e014      	b.n	800c15a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c130:	69bb      	ldr	r3, [r7, #24]
 800c132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c136:	681a      	ldr	r2, [r3, #0]
 800c138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13a:	601a      	str	r2, [r3, #0]
    pDest++;
 800c13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13e:	3301      	adds	r3, #1
 800c140:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c144:	3301      	adds	r3, #1
 800c146:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c14a:	3301      	adds	r3, #1
 800c14c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c150:	3301      	adds	r3, #1
 800c152:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c154:	6a3b      	ldr	r3, [r7, #32]
 800c156:	3301      	adds	r3, #1
 800c158:	623b      	str	r3, [r7, #32]
 800c15a:	6a3a      	ldr	r2, [r7, #32]
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	429a      	cmp	r2, r3
 800c160:	d3e6      	bcc.n	800c130 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c162:	8bfb      	ldrh	r3, [r7, #30]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d01e      	beq.n	800c1a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c168:	2300      	movs	r3, #0
 800c16a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c172:	461a      	mov	r2, r3
 800c174:	f107 0310 	add.w	r3, r7, #16
 800c178:	6812      	ldr	r2, [r2, #0]
 800c17a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c17c:	693a      	ldr	r2, [r7, #16]
 800c17e:	6a3b      	ldr	r3, [r7, #32]
 800c180:	b2db      	uxtb	r3, r3
 800c182:	00db      	lsls	r3, r3, #3
 800c184:	fa22 f303 	lsr.w	r3, r2, r3
 800c188:	b2da      	uxtb	r2, r3
 800c18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18c:	701a      	strb	r2, [r3, #0]
      i++;
 800c18e:	6a3b      	ldr	r3, [r7, #32]
 800c190:	3301      	adds	r3, #1
 800c192:	623b      	str	r3, [r7, #32]
      pDest++;
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	3301      	adds	r3, #1
 800c198:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c19a:	8bfb      	ldrh	r3, [r7, #30]
 800c19c:	3b01      	subs	r3, #1
 800c19e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c1a0:	8bfb      	ldrh	r3, [r7, #30]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d1ea      	bne.n	800c17c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	372c      	adds	r7, #44	@ 0x2c
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b2:	4770      	bx	lr

0800c1b4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b085      	sub	sp, #20
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
 800c1bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	785b      	ldrb	r3, [r3, #1]
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d12c      	bne.n	800c22a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	015a      	lsls	r2, r3, #5
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	4413      	add	r3, r2
 800c1d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	db12      	blt.n	800c208 <USB_EPSetStall+0x54>
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d00f      	beq.n	800c208 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	015a      	lsls	r2, r3, #5
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	4413      	add	r3, r2
 800c1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	68ba      	ldr	r2, [r7, #8]
 800c1f8:	0151      	lsls	r1, r2, #5
 800c1fa:	68fa      	ldr	r2, [r7, #12]
 800c1fc:	440a      	add	r2, r1
 800c1fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c202:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c206:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	015a      	lsls	r2, r3, #5
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	4413      	add	r3, r2
 800c210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	0151      	lsls	r1, r2, #5
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	440a      	add	r2, r1
 800c21e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c222:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c226:	6013      	str	r3, [r2, #0]
 800c228:	e02b      	b.n	800c282 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	015a      	lsls	r2, r3, #5
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	4413      	add	r3, r2
 800c232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	db12      	blt.n	800c262 <USB_EPSetStall+0xae>
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00f      	beq.n	800c262 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	015a      	lsls	r2, r3, #5
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	4413      	add	r3, r2
 800c24a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	68ba      	ldr	r2, [r7, #8]
 800c252:	0151      	lsls	r1, r2, #5
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	440a      	add	r2, r1
 800c258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c25c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c260:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	015a      	lsls	r2, r3, #5
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	4413      	add	r3, r2
 800c26a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	68ba      	ldr	r2, [r7, #8]
 800c272:	0151      	lsls	r1, r2, #5
 800c274:	68fa      	ldr	r2, [r7, #12]
 800c276:	440a      	add	r2, r1
 800c278:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c27c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c280:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c282:	2300      	movs	r3, #0
}
 800c284:	4618      	mov	r0, r3
 800c286:	3714      	adds	r7, #20
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c290:	b480      	push	{r7}
 800c292:	b085      	sub	sp, #20
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
 800c298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	785b      	ldrb	r3, [r3, #1]
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d128      	bne.n	800c2fe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	015a      	lsls	r2, r3, #5
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	4413      	add	r3, r2
 800c2b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	68ba      	ldr	r2, [r7, #8]
 800c2bc:	0151      	lsls	r1, r2, #5
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	440a      	add	r2, r1
 800c2c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c2ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	791b      	ldrb	r3, [r3, #4]
 800c2d0:	2b03      	cmp	r3, #3
 800c2d2:	d003      	beq.n	800c2dc <USB_EPClearStall+0x4c>
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	791b      	ldrb	r3, [r3, #4]
 800c2d8:	2b02      	cmp	r3, #2
 800c2da:	d138      	bne.n	800c34e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	015a      	lsls	r2, r3, #5
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	4413      	add	r3, r2
 800c2e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	68ba      	ldr	r2, [r7, #8]
 800c2ec:	0151      	lsls	r1, r2, #5
 800c2ee:	68fa      	ldr	r2, [r7, #12]
 800c2f0:	440a      	add	r2, r1
 800c2f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2fa:	6013      	str	r3, [r2, #0]
 800c2fc:	e027      	b.n	800c34e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	015a      	lsls	r2, r3, #5
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	4413      	add	r3, r2
 800c306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	68ba      	ldr	r2, [r7, #8]
 800c30e:	0151      	lsls	r1, r2, #5
 800c310:	68fa      	ldr	r2, [r7, #12]
 800c312:	440a      	add	r2, r1
 800c314:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c318:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c31c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	791b      	ldrb	r3, [r3, #4]
 800c322:	2b03      	cmp	r3, #3
 800c324:	d003      	beq.n	800c32e <USB_EPClearStall+0x9e>
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	791b      	ldrb	r3, [r3, #4]
 800c32a:	2b02      	cmp	r3, #2
 800c32c:	d10f      	bne.n	800c34e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	015a      	lsls	r2, r3, #5
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	4413      	add	r3, r2
 800c336:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	68ba      	ldr	r2, [r7, #8]
 800c33e:	0151      	lsls	r1, r2, #5
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	440a      	add	r2, r1
 800c344:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c34c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c34e:	2300      	movs	r3, #0
}
 800c350:	4618      	mov	r0, r3
 800c352:	3714      	adds	r7, #20
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr

0800c35c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b085      	sub	sp, #20
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
 800c364:	460b      	mov	r3, r1
 800c366:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68fa      	ldr	r2, [r7, #12]
 800c376:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c37a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c37e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	78fb      	ldrb	r3, [r7, #3]
 800c38a:	011b      	lsls	r3, r3, #4
 800c38c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c390:	68f9      	ldr	r1, [r7, #12]
 800c392:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c396:	4313      	orrs	r3, r2
 800c398:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr

0800c3a8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b085      	sub	sp, #20
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	68fa      	ldr	r2, [r7, #12]
 800c3be:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c3c2:	f023 0303 	bic.w	r3, r3, #3
 800c3c6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ce:	685b      	ldr	r3, [r3, #4]
 800c3d0:	68fa      	ldr	r2, [r7, #12]
 800c3d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3d6:	f023 0302 	bic.w	r3, r3, #2
 800c3da:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3dc:	2300      	movs	r3, #0
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3714      	adds	r7, #20
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr

0800c3ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b085      	sub	sp, #20
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	68fa      	ldr	r2, [r7, #12]
 800c400:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c404:	f023 0303 	bic.w	r3, r3, #3
 800c408:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	68fa      	ldr	r2, [r7, #12]
 800c414:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c418:	f043 0302 	orr.w	r3, r3, #2
 800c41c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c41e:	2300      	movs	r3, #0
}
 800c420:	4618      	mov	r0, r3
 800c422:	3714      	adds	r7, #20
 800c424:	46bd      	mov	sp, r7
 800c426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42a:	4770      	bx	lr

0800c42c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b085      	sub	sp, #20
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	695b      	ldr	r3, [r3, #20]
 800c438:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	699b      	ldr	r3, [r3, #24]
 800c43e:	68fa      	ldr	r2, [r7, #12]
 800c440:	4013      	ands	r3, r2
 800c442:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c444:	68fb      	ldr	r3, [r7, #12]
}
 800c446:	4618      	mov	r0, r3
 800c448:	3714      	adds	r7, #20
 800c44a:	46bd      	mov	sp, r7
 800c44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c450:	4770      	bx	lr

0800c452 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c452:	b480      	push	{r7}
 800c454:	b085      	sub	sp, #20
 800c456:	af00      	add	r7, sp, #0
 800c458:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c464:	699b      	ldr	r3, [r3, #24]
 800c466:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c46e:	69db      	ldr	r3, [r3, #28]
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	4013      	ands	r3, r2
 800c474:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	0c1b      	lsrs	r3, r3, #16
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3714      	adds	r7, #20
 800c47e:	46bd      	mov	sp, r7
 800c480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c484:	4770      	bx	lr

0800c486 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c486:	b480      	push	{r7}
 800c488:	b085      	sub	sp, #20
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c498:	699b      	ldr	r3, [r3, #24]
 800c49a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4a2:	69db      	ldr	r3, [r3, #28]
 800c4a4:	68ba      	ldr	r2, [r7, #8]
 800c4a6:	4013      	ands	r3, r2
 800c4a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	b29b      	uxth	r3, r3
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3714      	adds	r7, #20
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b8:	4770      	bx	lr

0800c4ba <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c4ba:	b480      	push	{r7}
 800c4bc:	b085      	sub	sp, #20
 800c4be:	af00      	add	r7, sp, #0
 800c4c0:	6078      	str	r0, [r7, #4]
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c4ca:	78fb      	ldrb	r3, [r7, #3]
 800c4cc:	015a      	lsls	r2, r3, #5
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4e0:	695b      	ldr	r3, [r3, #20]
 800c4e2:	68ba      	ldr	r2, [r7, #8]
 800c4e4:	4013      	ands	r3, r2
 800c4e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c4e8:	68bb      	ldr	r3, [r7, #8]
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3714      	adds	r7, #20
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr

0800c4f6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c4f6:	b480      	push	{r7}
 800c4f8:	b087      	sub	sp, #28
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
 800c4fe:	460b      	mov	r3, r1
 800c500:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c506:	697b      	ldr	r3, [r7, #20]
 800c508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c50c:	691b      	ldr	r3, [r3, #16]
 800c50e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c518:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c51a:	78fb      	ldrb	r3, [r7, #3]
 800c51c:	f003 030f 	and.w	r3, r3, #15
 800c520:	68fa      	ldr	r2, [r7, #12]
 800c522:	fa22 f303 	lsr.w	r3, r2, r3
 800c526:	01db      	lsls	r3, r3, #7
 800c528:	b2db      	uxtb	r3, r3
 800c52a:	693a      	ldr	r2, [r7, #16]
 800c52c:	4313      	orrs	r3, r2
 800c52e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c530:	78fb      	ldrb	r3, [r7, #3]
 800c532:	015a      	lsls	r2, r3, #5
 800c534:	697b      	ldr	r3, [r7, #20]
 800c536:	4413      	add	r3, r2
 800c538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c53c:	689b      	ldr	r3, [r3, #8]
 800c53e:	693a      	ldr	r2, [r7, #16]
 800c540:	4013      	ands	r3, r2
 800c542:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c544:	68bb      	ldr	r3, [r7, #8]
}
 800c546:	4618      	mov	r0, r3
 800c548:	371c      	adds	r7, #28
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr

0800c552 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c552:	b480      	push	{r7}
 800c554:	b083      	sub	sp, #12
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	695b      	ldr	r3, [r3, #20]
 800c55e:	f003 0301 	and.w	r3, r3, #1
}
 800c562:	4618      	mov	r0, r3
 800c564:	370c      	adds	r7, #12
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr

0800c56e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c56e:	b480      	push	{r7}
 800c570:	b085      	sub	sp, #20
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	68fa      	ldr	r2, [r7, #12]
 800c584:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c588:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c58c:	f023 0307 	bic.w	r3, r3, #7
 800c590:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	68fa      	ldr	r2, [r7, #12]
 800c59c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c5a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c5a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c5a6:	2300      	movs	r3, #0
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	3714      	adds	r7, #20
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr

0800c5b4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b087      	sub	sp, #28
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	460b      	mov	r3, r1
 800c5be:	607a      	str	r2, [r7, #4]
 800c5c0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	333c      	adds	r3, #60	@ 0x3c
 800c5ca:	3304      	adds	r3, #4
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	4a26      	ldr	r2, [pc, #152]	@ (800c66c <USB_EP0_OutStart+0xb8>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d90a      	bls.n	800c5ee <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c5e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c5e8:	d101      	bne.n	800c5ee <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	e037      	b.n	800c65e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5f4:	461a      	mov	r2, r3
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c600:	691b      	ldr	r3, [r3, #16]
 800c602:	697a      	ldr	r2, [r7, #20]
 800c604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c608:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c60c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c614:	691b      	ldr	r3, [r3, #16]
 800c616:	697a      	ldr	r2, [r7, #20]
 800c618:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c61c:	f043 0318 	orr.w	r3, r3, #24
 800c620:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c628:	691b      	ldr	r3, [r3, #16]
 800c62a:	697a      	ldr	r2, [r7, #20]
 800c62c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c630:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c634:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c636:	7afb      	ldrb	r3, [r7, #11]
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d10f      	bne.n	800c65c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c63c:	697b      	ldr	r3, [r7, #20]
 800c63e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c642:	461a      	mov	r2, r3
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	697a      	ldr	r2, [r7, #20]
 800c652:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c656:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c65a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c65c:	2300      	movs	r3, #0
}
 800c65e:	4618      	mov	r0, r3
 800c660:	371c      	adds	r7, #28
 800c662:	46bd      	mov	sp, r7
 800c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c668:	4770      	bx	lr
 800c66a:	bf00      	nop
 800c66c:	4f54300a 	.word	0x4f54300a

0800c670 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c670:	b480      	push	{r7}
 800c672:	b085      	sub	sp, #20
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c678:	2300      	movs	r3, #0
 800c67a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	3301      	adds	r3, #1
 800c680:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c688:	d901      	bls.n	800c68e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c68a:	2303      	movs	r3, #3
 800c68c:	e01b      	b.n	800c6c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	691b      	ldr	r3, [r3, #16]
 800c692:	2b00      	cmp	r3, #0
 800c694:	daf2      	bge.n	800c67c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c696:	2300      	movs	r3, #0
 800c698:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	691b      	ldr	r3, [r3, #16]
 800c69e:	f043 0201 	orr.w	r2, r3, #1
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c6b2:	d901      	bls.n	800c6b8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c6b4:	2303      	movs	r3, #3
 800c6b6:	e006      	b.n	800c6c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	691b      	ldr	r3, [r3, #16]
 800c6bc:	f003 0301 	and.w	r3, r3, #1
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d0f0      	beq.n	800c6a6 <USB_CoreReset+0x36>

  return HAL_OK;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3714      	adds	r7, #20
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d0:	4770      	bx	lr
	...

0800c6d4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800c6d8:	2200      	movs	r2, #0
 800c6da:	4912      	ldr	r1, [pc, #72]	@ (800c724 <MX_USB_Device_Init+0x50>)
 800c6dc:	4812      	ldr	r0, [pc, #72]	@ (800c728 <MX_USB_Device_Init+0x54>)
 800c6de:	f001 f86f 	bl	800d7c0 <USBD_Init>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d001      	beq.n	800c6ec <MX_USB_Device_Init+0x18>
    Error_Handler();
 800c6e8:	f7f4 fec6 	bl	8001478 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800c6ec:	490f      	ldr	r1, [pc, #60]	@ (800c72c <MX_USB_Device_Init+0x58>)
 800c6ee:	480e      	ldr	r0, [pc, #56]	@ (800c728 <MX_USB_Device_Init+0x54>)
 800c6f0:	f001 f896 	bl	800d820 <USBD_RegisterClass>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d001      	beq.n	800c6fe <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800c6fa:	f7f4 febd 	bl	8001478 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800c6fe:	490c      	ldr	r1, [pc, #48]	@ (800c730 <MX_USB_Device_Init+0x5c>)
 800c700:	4809      	ldr	r0, [pc, #36]	@ (800c728 <MX_USB_Device_Init+0x54>)
 800c702:	f000 ffc1 	bl	800d688 <USBD_CDC_RegisterInterface>
 800c706:	4603      	mov	r3, r0
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d001      	beq.n	800c710 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800c70c:	f7f4 feb4 	bl	8001478 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800c710:	4805      	ldr	r0, [pc, #20]	@ (800c728 <MX_USB_Device_Init+0x54>)
 800c712:	f001 f8ac 	bl	800d86e <USBD_Start>
 800c716:	4603      	mov	r3, r0
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d001      	beq.n	800c720 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800c71c:	f7f4 feac 	bl	8001478 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800c720:	bf00      	nop
 800c722:	bd80      	pop	{r7, pc}
 800c724:	20000094 	.word	0x20000094
 800c728:	2000d004 	.word	0x2000d004
 800c72c:	200000f4 	.word	0x200000f4
 800c730:	20000080 	.word	0x20000080

0800c734 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c738:	2200      	movs	r2, #0
 800c73a:	4905      	ldr	r1, [pc, #20]	@ (800c750 <CDC_Init_FS+0x1c>)
 800c73c:	4805      	ldr	r0, [pc, #20]	@ (800c754 <CDC_Init_FS+0x20>)
 800c73e:	f000 ffb8 	bl	800d6b2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c742:	4905      	ldr	r1, [pc, #20]	@ (800c758 <CDC_Init_FS+0x24>)
 800c744:	4803      	ldr	r0, [pc, #12]	@ (800c754 <CDC_Init_FS+0x20>)
 800c746:	f000 ffcd 	bl	800d6e4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c74a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	2000dad4 	.word	0x2000dad4
 800c754:	2000d004 	.word	0x2000d004
 800c758:	2000d2d4 	.word	0x2000d2d4

0800c75c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c75c:	b480      	push	{r7}
 800c75e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c760:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c762:	4618      	mov	r0, r3
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr

0800c76c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c76c:	b480      	push	{r7}
 800c76e:	b083      	sub	sp, #12
 800c770:	af00      	add	r7, sp, #0
 800c772:	4603      	mov	r3, r0
 800c774:	6039      	str	r1, [r7, #0]
 800c776:	71fb      	strb	r3, [r7, #7]
 800c778:	4613      	mov	r3, r2
 800c77a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c77c:	79fb      	ldrb	r3, [r7, #7]
 800c77e:	2b23      	cmp	r3, #35	@ 0x23
 800c780:	d84a      	bhi.n	800c818 <CDC_Control_FS+0xac>
 800c782:	a201      	add	r2, pc, #4	@ (adr r2, 800c788 <CDC_Control_FS+0x1c>)
 800c784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c788:	0800c819 	.word	0x0800c819
 800c78c:	0800c819 	.word	0x0800c819
 800c790:	0800c819 	.word	0x0800c819
 800c794:	0800c819 	.word	0x0800c819
 800c798:	0800c819 	.word	0x0800c819
 800c79c:	0800c819 	.word	0x0800c819
 800c7a0:	0800c819 	.word	0x0800c819
 800c7a4:	0800c819 	.word	0x0800c819
 800c7a8:	0800c819 	.word	0x0800c819
 800c7ac:	0800c819 	.word	0x0800c819
 800c7b0:	0800c819 	.word	0x0800c819
 800c7b4:	0800c819 	.word	0x0800c819
 800c7b8:	0800c819 	.word	0x0800c819
 800c7bc:	0800c819 	.word	0x0800c819
 800c7c0:	0800c819 	.word	0x0800c819
 800c7c4:	0800c819 	.word	0x0800c819
 800c7c8:	0800c819 	.word	0x0800c819
 800c7cc:	0800c819 	.word	0x0800c819
 800c7d0:	0800c819 	.word	0x0800c819
 800c7d4:	0800c819 	.word	0x0800c819
 800c7d8:	0800c819 	.word	0x0800c819
 800c7dc:	0800c819 	.word	0x0800c819
 800c7e0:	0800c819 	.word	0x0800c819
 800c7e4:	0800c819 	.word	0x0800c819
 800c7e8:	0800c819 	.word	0x0800c819
 800c7ec:	0800c819 	.word	0x0800c819
 800c7f0:	0800c819 	.word	0x0800c819
 800c7f4:	0800c819 	.word	0x0800c819
 800c7f8:	0800c819 	.word	0x0800c819
 800c7fc:	0800c819 	.word	0x0800c819
 800c800:	0800c819 	.word	0x0800c819
 800c804:	0800c819 	.word	0x0800c819
 800c808:	0800c819 	.word	0x0800c819
 800c80c:	0800c819 	.word	0x0800c819
 800c810:	0800c819 	.word	0x0800c819
 800c814:	0800c819 	.word	0x0800c819
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c818:	bf00      	nop
  }

  return (USBD_OK);
 800c81a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	370c      	adds	r7, #12
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b086      	sub	sp, #24
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c832:	6879      	ldr	r1, [r7, #4]
 800c834:	4834      	ldr	r0, [pc, #208]	@ (800c908 <CDC_Receive_FS+0xe0>)
 800c836:	f000 ff55 	bl	800d6e4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c83a:	4833      	ldr	r0, [pc, #204]	@ (800c908 <CDC_Receive_FS+0xe0>)
 800c83c:	f000 ff96 	bl	800d76c <USBD_CDC_ReceivePacket>

  uint32_t msg_rx = (Buf[3]<<24)|(Buf[2]<<16)|(Buf[1]<<8)|(Buf[0]);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	3303      	adds	r3, #3
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	061a      	lsls	r2, r3, #24
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	3302      	adds	r3, #2
 800c84c:	781b      	ldrb	r3, [r3, #0]
 800c84e:	041b      	lsls	r3, r3, #16
 800c850:	431a      	orrs	r2, r3
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	3301      	adds	r3, #1
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	021b      	lsls	r3, r3, #8
 800c85a:	4313      	orrs	r3, r2
 800c85c:	687a      	ldr	r2, [r7, #4]
 800c85e:	7812      	ldrb	r2, [r2, #0]
 800c860:	4313      	orrs	r3, r2
 800c862:	617b      	str	r3, [r7, #20]

  uint32_t addr = (msg_rx&0x7F000000)>>24;
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	0e1b      	lsrs	r3, r3, #24
 800c868:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c86c:	613b      	str	r3, [r7, #16]
  uint32_t data = (msg_rx&0x00FFFFFF);
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c874:	60fb      	str	r3, [r7, #12]
  uint32_t msg_tx = 0xdeadbeef;
 800c876:	4b25      	ldr	r3, [pc, #148]	@ (800c90c <CDC_Receive_FS+0xe4>)
 800c878:	60bb      	str	r3, [r7, #8]

  if(msg_rx&0x80000000){
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	da05      	bge.n	800c88c <CDC_Receive_FS+0x64>
	  set_register(&device_registers,addr,data);
 800c880:	68fa      	ldr	r2, [r7, #12]
 800c882:	6939      	ldr	r1, [r7, #16]
 800c884:	4822      	ldr	r0, [pc, #136]	@ (800c910 <CDC_Receive_FS+0xe8>)
 800c886:	f7f5 fb77 	bl	8001f78 <set_register>
 800c88a:	e037      	b.n	800c8fc <CDC_Receive_FS+0xd4>
  }
  else{
	  if(addr == DVC_FLUSH_SAMPLE_DATA_1){
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	2b64      	cmp	r3, #100	@ 0x64
 800c890:	d108      	bne.n	800c8a4 <CDC_Receive_FS+0x7c>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_1, sizeof(adc_samples_1));
 800c892:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c896:	481f      	ldr	r0, [pc, #124]	@ (800c914 <CDC_Receive_FS+0xec>)
 800c898:	f000 f848 	bl	800c92c <CDC_Transmit_FS>
		  adc_1_full = 0;
 800c89c:	4b1e      	ldr	r3, [pc, #120]	@ (800c918 <CDC_Receive_FS+0xf0>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	701a      	strb	r2, [r3, #0]
 800c8a2:	e02b      	b.n	800c8fc <CDC_Receive_FS+0xd4>
	  }
	  else if(addr == DVC_FLUSH_SAMPLE_DATA_2){
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	2b65      	cmp	r3, #101	@ 0x65
 800c8a8:	d108      	bne.n	800c8bc <CDC_Receive_FS+0x94>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_2, sizeof(adc_samples_2));
 800c8aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c8ae:	481b      	ldr	r0, [pc, #108]	@ (800c91c <CDC_Receive_FS+0xf4>)
 800c8b0:	f000 f83c 	bl	800c92c <CDC_Transmit_FS>
		  adc_2_full = 0;
 800c8b4:	4b1a      	ldr	r3, [pc, #104]	@ (800c920 <CDC_Receive_FS+0xf8>)
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	701a      	strb	r2, [r3, #0]
 800c8ba:	e01f      	b.n	800c8fc <CDC_Receive_FS+0xd4>
	  }
	  else if(addr == DVC_FLUSH_SAMPLE_DATA_3){
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	2b66      	cmp	r3, #102	@ 0x66
 800c8c0:	d108      	bne.n	800c8d4 <CDC_Receive_FS+0xac>
		  CDC_Transmit_FS((uint8_t*)&adc_samples_3, sizeof(adc_samples_3));
 800c8c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c8c6:	4817      	ldr	r0, [pc, #92]	@ (800c924 <CDC_Receive_FS+0xfc>)
 800c8c8:	f000 f830 	bl	800c92c <CDC_Transmit_FS>
		  adc_3_full = 0;
 800c8cc:	4b16      	ldr	r3, [pc, #88]	@ (800c928 <CDC_Receive_FS+0x100>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	701a      	strb	r2, [r3, #0]
 800c8d2:	e013      	b.n	800c8fc <CDC_Receive_FS+0xd4>
	  }
	  else{
		  data = get_register(&device_registers,addr);
 800c8d4:	6939      	ldr	r1, [r7, #16]
 800c8d6:	480e      	ldr	r0, [pc, #56]	@ (800c910 <CDC_Receive_FS+0xe8>)
 800c8d8:	f7f5 fb3d 	bl	8001f56 <get_register>
 800c8dc:	60f8      	str	r0, [r7, #12]
		  msg_tx = ((addr << 24)&0x7F000000) | (data&0x00FFFFFF);
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	061b      	lsls	r3, r3, #24
 800c8e2:	f003 42fe 	and.w	r2, r3, #2130706432	@ 0x7f000000
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	60bb      	str	r3, [r7, #8]
		  CDC_Transmit_FS((uint8_t*)&msg_tx, sizeof(msg_tx));
 800c8f0:	f107 0308 	add.w	r3, r7, #8
 800c8f4:	2104      	movs	r1, #4
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f000 f818 	bl	800c92c <CDC_Transmit_FS>
	  }
  }

  return (USBD_OK);
 800c8fc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3718      	adds	r7, #24
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	2000d004 	.word	0x2000d004
 800c90c:	deadbeef 	.word	0xdeadbeef
 800c910:	2000cadc 	.word	0x2000cadc
 800c914:	20000adc 	.word	0x20000adc
 800c918:	20000ad7 	.word	0x20000ad7
 800c91c:	20004adc 	.word	0x20004adc
 800c920:	20000ad8 	.word	0x20000ad8
 800c924:	20008adc 	.word	0x20008adc
 800c928:	20000ad9 	.word	0x20000ad9

0800c92c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b084      	sub	sp, #16
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
 800c934:	460b      	mov	r3, r1
 800c936:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c938:	2300      	movs	r3, #0
 800c93a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c93c:	4b0d      	ldr	r3, [pc, #52]	@ (800c974 <CDC_Transmit_FS+0x48>)
 800c93e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c942:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d001      	beq.n	800c952 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c94e:	2301      	movs	r3, #1
 800c950:	e00b      	b.n	800c96a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c952:	887b      	ldrh	r3, [r7, #2]
 800c954:	461a      	mov	r2, r3
 800c956:	6879      	ldr	r1, [r7, #4]
 800c958:	4806      	ldr	r0, [pc, #24]	@ (800c974 <CDC_Transmit_FS+0x48>)
 800c95a:	f000 feaa 	bl	800d6b2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c95e:	4805      	ldr	r0, [pc, #20]	@ (800c974 <CDC_Transmit_FS+0x48>)
 800c960:	f000 fed4 	bl	800d70c <USBD_CDC_TransmitPacket>
 800c964:	4603      	mov	r3, r0
 800c966:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c968:	7bfb      	ldrb	r3, [r7, #15]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop
 800c974:	2000d004 	.word	0x2000d004

0800c978 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c978:	b480      	push	{r7}
 800c97a:	b087      	sub	sp, #28
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	4613      	mov	r3, r2
 800c984:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c986:	2300      	movs	r3, #0
 800c988:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c98a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c98e:	4618      	mov	r0, r3
 800c990:	371c      	adds	r7, #28
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
	...

0800c99c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	6039      	str	r1, [r7, #0]
 800c9a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	2212      	movs	r2, #18
 800c9ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c9ae:	4b03      	ldr	r3, [pc, #12]	@ (800c9bc <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	370c      	adds	r7, #12
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ba:	4770      	bx	lr
 800c9bc:	200000b4 	.word	0x200000b4

0800c9c0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	6039      	str	r1, [r7, #0]
 800c9ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	2204      	movs	r2, #4
 800c9d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c9d2:	4b03      	ldr	r3, [pc, #12]	@ (800c9e0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr
 800c9e0:	200000c8 	.word	0x200000c8

0800c9e4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	6039      	str	r1, [r7, #0]
 800c9ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c9f0:	79fb      	ldrb	r3, [r7, #7]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d105      	bne.n	800ca02 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c9f6:	683a      	ldr	r2, [r7, #0]
 800c9f8:	4907      	ldr	r1, [pc, #28]	@ (800ca18 <USBD_CDC_ProductStrDescriptor+0x34>)
 800c9fa:	4808      	ldr	r0, [pc, #32]	@ (800ca1c <USBD_CDC_ProductStrDescriptor+0x38>)
 800c9fc:	f001 ff40 	bl	800e880 <USBD_GetString>
 800ca00:	e004      	b.n	800ca0c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	4904      	ldr	r1, [pc, #16]	@ (800ca18 <USBD_CDC_ProductStrDescriptor+0x34>)
 800ca06:	4805      	ldr	r0, [pc, #20]	@ (800ca1c <USBD_CDC_ProductStrDescriptor+0x38>)
 800ca08:	f001 ff3a 	bl	800e880 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca0c:	4b02      	ldr	r3, [pc, #8]	@ (800ca18 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3708      	adds	r7, #8
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	2000e2d4 	.word	0x2000e2d4
 800ca1c:	0800fa08 	.word	0x0800fa08

0800ca20 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b082      	sub	sp, #8
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	4603      	mov	r3, r0
 800ca28:	6039      	str	r1, [r7, #0]
 800ca2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ca2c:	683a      	ldr	r2, [r7, #0]
 800ca2e:	4904      	ldr	r1, [pc, #16]	@ (800ca40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ca30:	4804      	ldr	r0, [pc, #16]	@ (800ca44 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ca32:	f001 ff25 	bl	800e880 <USBD_GetString>
  return USBD_StrDesc;
 800ca36:	4b02      	ldr	r3, [pc, #8]	@ (800ca40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3708      	adds	r7, #8
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd80      	pop	{r7, pc}
 800ca40:	2000e2d4 	.word	0x2000e2d4
 800ca44:	0800fa20 	.word	0x0800fa20

0800ca48 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	4603      	mov	r3, r0
 800ca50:	6039      	str	r1, [r7, #0]
 800ca52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	221a      	movs	r2, #26
 800ca58:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ca5a:	f000 f843 	bl	800cae4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ca5e:	4b02      	ldr	r3, [pc, #8]	@ (800ca68 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3708      	adds	r7, #8
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}
 800ca68:	200000cc 	.word	0x200000cc

0800ca6c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b082      	sub	sp, #8
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	4603      	mov	r3, r0
 800ca74:	6039      	str	r1, [r7, #0]
 800ca76:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ca78:	79fb      	ldrb	r3, [r7, #7]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d105      	bne.n	800ca8a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ca7e:	683a      	ldr	r2, [r7, #0]
 800ca80:	4907      	ldr	r1, [pc, #28]	@ (800caa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800ca82:	4808      	ldr	r0, [pc, #32]	@ (800caa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800ca84:	f001 fefc 	bl	800e880 <USBD_GetString>
 800ca88:	e004      	b.n	800ca94 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ca8a:	683a      	ldr	r2, [r7, #0]
 800ca8c:	4904      	ldr	r1, [pc, #16]	@ (800caa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800ca8e:	4805      	ldr	r0, [pc, #20]	@ (800caa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800ca90:	f001 fef6 	bl	800e880 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca94:	4b02      	ldr	r3, [pc, #8]	@ (800caa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3708      	adds	r7, #8
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop
 800caa0:	2000e2d4 	.word	0x2000e2d4
 800caa4:	0800fa34 	.word	0x0800fa34

0800caa8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b082      	sub	sp, #8
 800caac:	af00      	add	r7, sp, #0
 800caae:	4603      	mov	r3, r0
 800cab0:	6039      	str	r1, [r7, #0]
 800cab2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cab4:	79fb      	ldrb	r3, [r7, #7]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d105      	bne.n	800cac6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800caba:	683a      	ldr	r2, [r7, #0]
 800cabc:	4907      	ldr	r1, [pc, #28]	@ (800cadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800cabe:	4808      	ldr	r0, [pc, #32]	@ (800cae0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800cac0:	f001 fede 	bl	800e880 <USBD_GetString>
 800cac4:	e004      	b.n	800cad0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800cac6:	683a      	ldr	r2, [r7, #0]
 800cac8:	4904      	ldr	r1, [pc, #16]	@ (800cadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800caca:	4805      	ldr	r0, [pc, #20]	@ (800cae0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800cacc:	f001 fed8 	bl	800e880 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cad0:	4b02      	ldr	r3, [pc, #8]	@ (800cadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
 800cada:	bf00      	nop
 800cadc:	2000e2d4 	.word	0x2000e2d4
 800cae0:	0800fa40 	.word	0x0800fa40

0800cae4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b084      	sub	sp, #16
 800cae8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800caea:	4b0f      	ldr	r3, [pc, #60]	@ (800cb28 <Get_SerialNum+0x44>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800caf0:	4b0e      	ldr	r3, [pc, #56]	@ (800cb2c <Get_SerialNum+0x48>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800caf6:	4b0e      	ldr	r3, [pc, #56]	@ (800cb30 <Get_SerialNum+0x4c>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	4413      	add	r3, r2
 800cb02:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d009      	beq.n	800cb1e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cb0a:	2208      	movs	r2, #8
 800cb0c:	4909      	ldr	r1, [pc, #36]	@ (800cb34 <Get_SerialNum+0x50>)
 800cb0e:	68f8      	ldr	r0, [r7, #12]
 800cb10:	f000 f814 	bl	800cb3c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cb14:	2204      	movs	r2, #4
 800cb16:	4908      	ldr	r1, [pc, #32]	@ (800cb38 <Get_SerialNum+0x54>)
 800cb18:	68b8      	ldr	r0, [r7, #8]
 800cb1a:	f000 f80f 	bl	800cb3c <IntToUnicode>
  }
}
 800cb1e:	bf00      	nop
 800cb20:	3710      	adds	r7, #16
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	0bfa0700 	.word	0x0bfa0700
 800cb2c:	0bfa0704 	.word	0x0bfa0704
 800cb30:	0bfa0708 	.word	0x0bfa0708
 800cb34:	200000ce 	.word	0x200000ce
 800cb38:	200000de 	.word	0x200000de

0800cb3c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b087      	sub	sp, #28
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	60f8      	str	r0, [r7, #12]
 800cb44:	60b9      	str	r1, [r7, #8]
 800cb46:	4613      	mov	r3, r2
 800cb48:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cb4e:	2300      	movs	r3, #0
 800cb50:	75fb      	strb	r3, [r7, #23]
 800cb52:	e027      	b.n	800cba4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	0f1b      	lsrs	r3, r3, #28
 800cb58:	2b09      	cmp	r3, #9
 800cb5a:	d80b      	bhi.n	800cb74 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	0f1b      	lsrs	r3, r3, #28
 800cb60:	b2da      	uxtb	r2, r3
 800cb62:	7dfb      	ldrb	r3, [r7, #23]
 800cb64:	005b      	lsls	r3, r3, #1
 800cb66:	4619      	mov	r1, r3
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	440b      	add	r3, r1
 800cb6c:	3230      	adds	r2, #48	@ 0x30
 800cb6e:	b2d2      	uxtb	r2, r2
 800cb70:	701a      	strb	r2, [r3, #0]
 800cb72:	e00a      	b.n	800cb8a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	0f1b      	lsrs	r3, r3, #28
 800cb78:	b2da      	uxtb	r2, r3
 800cb7a:	7dfb      	ldrb	r3, [r7, #23]
 800cb7c:	005b      	lsls	r3, r3, #1
 800cb7e:	4619      	mov	r1, r3
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	440b      	add	r3, r1
 800cb84:	3237      	adds	r2, #55	@ 0x37
 800cb86:	b2d2      	uxtb	r2, r2
 800cb88:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	011b      	lsls	r3, r3, #4
 800cb8e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cb90:	7dfb      	ldrb	r3, [r7, #23]
 800cb92:	005b      	lsls	r3, r3, #1
 800cb94:	3301      	adds	r3, #1
 800cb96:	68ba      	ldr	r2, [r7, #8]
 800cb98:	4413      	add	r3, r2
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cb9e:	7dfb      	ldrb	r3, [r7, #23]
 800cba0:	3301      	adds	r3, #1
 800cba2:	75fb      	strb	r3, [r7, #23]
 800cba4:	7dfa      	ldrb	r2, [r7, #23]
 800cba6:	79fb      	ldrb	r3, [r7, #7]
 800cba8:	429a      	cmp	r2, r3
 800cbaa:	d3d3      	bcc.n	800cb54 <IntToUnicode+0x18>
  }
}
 800cbac:	bf00      	nop
 800cbae:	bf00      	nop
 800cbb0:	371c      	adds	r7, #28
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb8:	4770      	bx	lr

0800cbba <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbba:	b580      	push	{r7, lr}
 800cbbc:	b082      	sub	sp, #8
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cbce:	4619      	mov	r1, r3
 800cbd0:	4610      	mov	r0, r2
 800cbd2:	f000 fe97 	bl	800d904 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800cbd6:	bf00      	nop
 800cbd8:	3708      	adds	r7, #8
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}

0800cbde <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbde:	b580      	push	{r7, lr}
 800cbe0:	b082      	sub	sp, #8
 800cbe2:	af00      	add	r7, sp, #0
 800cbe4:	6078      	str	r0, [r7, #4]
 800cbe6:	460b      	mov	r3, r1
 800cbe8:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cbf0:	78fa      	ldrb	r2, [r7, #3]
 800cbf2:	6879      	ldr	r1, [r7, #4]
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	00db      	lsls	r3, r3, #3
 800cbf8:	4413      	add	r3, r2
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	440b      	add	r3, r1
 800cbfe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cc02:	681a      	ldr	r2, [r3, #0]
 800cc04:	78fb      	ldrb	r3, [r7, #3]
 800cc06:	4619      	mov	r1, r3
 800cc08:	f000 fed1 	bl	800d9ae <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800cc0c:	bf00      	nop
 800cc0e:	3708      	adds	r7, #8
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}

0800cc14 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
 800cc1c:	460b      	mov	r3, r1
 800cc1e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cc26:	78fa      	ldrb	r2, [r7, #3]
 800cc28:	6879      	ldr	r1, [r7, #4]
 800cc2a:	4613      	mov	r3, r2
 800cc2c:	00db      	lsls	r3, r3, #3
 800cc2e:	4413      	add	r3, r2
 800cc30:	009b      	lsls	r3, r3, #2
 800cc32:	440b      	add	r3, r1
 800cc34:	3320      	adds	r3, #32
 800cc36:	681a      	ldr	r2, [r3, #0]
 800cc38:	78fb      	ldrb	r3, [r7, #3]
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	f000 ff1a 	bl	800da74 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800cc40:	bf00      	nop
 800cc42:	3708      	adds	r7, #8
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}

0800cc48 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b082      	sub	sp, #8
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc56:	4618      	mov	r0, r3
 800cc58:	f001 f81e 	bl	800dc98 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800cc5c:	bf00      	nop
 800cc5e:	3708      	adds	r7, #8
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	79db      	ldrb	r3, [r3, #7]
 800cc74:	2b02      	cmp	r3, #2
 800cc76:	d001      	beq.n	800cc7c <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cc78:	f7f4 fbfe 	bl	8001478 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc82:	7bfa      	ldrb	r2, [r7, #15]
 800cc84:	4611      	mov	r1, r2
 800cc86:	4618      	mov	r0, r3
 800cc88:	f000 ffcb 	bl	800dc22 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc92:	4618      	mov	r0, r3
 800cc94:	f000 ff84 	bl	800dba0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800cc98:	bf00      	nop
 800cc9a:	3710      	adds	r7, #16
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b082      	sub	sp, #8
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f000 ffc7 	bl	800dc42 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	7adb      	ldrb	r3, [r3, #11]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d005      	beq.n	800ccc8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ccbc:	4b04      	ldr	r3, [pc, #16]	@ (800ccd0 <HAL_PCD_SuspendCallback+0x30>)
 800ccbe:	691b      	ldr	r3, [r3, #16]
 800ccc0:	4a03      	ldr	r2, [pc, #12]	@ (800ccd0 <HAL_PCD_SuspendCallback+0x30>)
 800ccc2:	f043 0306 	orr.w	r3, r3, #6
 800ccc6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800ccc8:	bf00      	nop
 800ccca:	3708      	adds	r7, #8
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}
 800ccd0:	e000ed00 	.word	0xe000ed00

0800ccd4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b082      	sub	sp, #8
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	7adb      	ldrb	r3, [r3, #11]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d007      	beq.n	800ccf4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cce4:	4b08      	ldr	r3, [pc, #32]	@ (800cd08 <HAL_PCD_ResumeCallback+0x34>)
 800cce6:	691b      	ldr	r3, [r3, #16]
 800cce8:	4a07      	ldr	r2, [pc, #28]	@ (800cd08 <HAL_PCD_ResumeCallback+0x34>)
 800ccea:	f023 0306 	bic.w	r3, r3, #6
 800ccee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ccf0:	f000 fa2a 	bl	800d148 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f000 ffb6 	bl	800dc6c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800cd00:	bf00      	nop
 800cd02:	3708      	adds	r7, #8
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}
 800cd08:	e000ed00 	.word	0xe000ed00

0800cd0c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b082      	sub	sp, #8
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
 800cd14:	460b      	mov	r3, r1
 800cd16:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd1e:	78fa      	ldrb	r2, [r7, #3]
 800cd20:	4611      	mov	r1, r2
 800cd22:	4618      	mov	r0, r3
 800cd24:	f000 ffdf 	bl	800dce6 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */
}
 800cd28:	bf00      	nop
 800cd2a:	3708      	adds	r7, #8
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}

0800cd30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	460b      	mov	r3, r1
 800cd3a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd42:	78fa      	ldrb	r2, [r7, #3]
 800cd44:	4611      	mov	r1, r2
 800cd46:	4618      	mov	r0, r3
 800cd48:	f000 ffc0 	bl	800dccc <USBD_LL_IsoINIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
 800cd4c:	bf00      	nop
 800cd4e:	3708      	adds	r7, #8
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}

0800cd54 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd62:	4618      	mov	r0, r3
 800cd64:	f000 ffcc 	bl	800dd00 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
 800cd68:	bf00      	nop
 800cd6a:	3708      	adds	r7, #8
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}

0800cd70 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b082      	sub	sp, #8
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f000 ffc9 	bl	800dd16 <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
 800cd84:	bf00      	nop
 800cd86:	3708      	adds	r7, #8
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}

0800cd8c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800cd94:	4a24      	ldr	r2, [pc, #144]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	4a22      	ldr	r2, [pc, #136]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cda0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800cda4:	f7f9 fe6e 	bl	8006a84 <HAL_PWREx_EnableVddUSB>
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
  {
    Error_Handler( );
  }
#else
  hpcd_USB_FS.Instance = USB_OTG_FS;
 800cda8:	4b1f      	ldr	r3, [pc, #124]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdaa:	4a20      	ldr	r2, [pc, #128]	@ (800ce2c <USBD_LL_Init+0xa0>)
 800cdac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 6;
 800cdae:	4b1e      	ldr	r3, [pc, #120]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdb0:	2206      	movs	r2, #6
 800cdb2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cdb4:	4b1c      	ldr	r3, [pc, #112]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdb6:	2202      	movs	r2, #2
 800cdb8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800cdba:	4b1b      	ldr	r3, [pc, #108]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cdc0:	4b19      	ldr	r3, [pc, #100]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cdc6:	4b18      	ldr	r3, [pc, #96]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdc8:	2200      	movs	r2, #0
 800cdca:	731a      	strb	r2, [r3, #12]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cdcc:	4b16      	ldr	r3, [pc, #88]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdce:	2200      	movs	r2, #0
 800cdd0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_FS.Init.use_dedicated_ep1 = DISABLE;
 800cdd2:	4b15      	ldr	r3, [pc, #84]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_FS.Init.vbus_sensing_enable = DISABLE;
 800cdd8:	4b13      	ldr	r3, [pc, #76]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cdda:	2200      	movs	r2, #0
 800cddc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cdde:	4812      	ldr	r0, [pc, #72]	@ (800ce28 <USBD_LL_Init+0x9c>)
 800cde0:	f7f8 fb2a 	bl	8005438 <HAL_PCD_Init>
 800cde4:	4603      	mov	r3, r0
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d001      	beq.n	800cdee <USBD_LL_Init+0x62>
  {
    Error_Handler();
 800cdea:	f7f4 fb45 	bl	8001478 <Error_Handler>
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , 0, 0xC0);
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , 0, 0x110);
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , 0, 0x100);
#else
  HAL_PCDEx_SetRxFiFo((PCD_HandleTypeDef*)pdev->pData, 0x80);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cdf4:	2180      	movs	r1, #128	@ 0x80
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7f9 fd83 	bl	8006902 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo((PCD_HandleTypeDef*)pdev->pData, 0, 0x40);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ce02:	2240      	movs	r2, #64	@ 0x40
 800ce04:	2100      	movs	r1, #0
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7f9 fd34 	bl	8006874 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo((PCD_HandleTypeDef*)pdev->pData, 1, 0x80);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ce12:	2280      	movs	r2, #128	@ 0x80
 800ce14:	2101      	movs	r1, #1
 800ce16:	4618      	mov	r0, r3
 800ce18:	f7f9 fd2c 	bl	8006874 <HAL_PCDEx_SetTxFiFo>
#endif
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3708      	adds	r7, #8
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
 800ce26:	bf00      	nop
 800ce28:	2000e4d4 	.word	0x2000e4d4
 800ce2c:	42040000 	.word	0x42040000

0800ce30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b084      	sub	sp, #16
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7f8 fc0e 	bl	8005668 <HAL_PCD_Start>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce50:	7bfb      	ldrb	r3, [r7, #15]
 800ce52:	4618      	mov	r0, r3
 800ce54:	f000 f97e 	bl	800d154 <USBD_Get_USB_Status>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3710      	adds	r7, #16
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}

0800ce66 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b084      	sub	sp, #16
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	6078      	str	r0, [r7, #4]
 800ce6e:	4608      	mov	r0, r1
 800ce70:	4611      	mov	r1, r2
 800ce72:	461a      	mov	r2, r3
 800ce74:	4603      	mov	r3, r0
 800ce76:	70fb      	strb	r3, [r7, #3]
 800ce78:	460b      	mov	r3, r1
 800ce7a:	70bb      	strb	r3, [r7, #2]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce80:	2300      	movs	r3, #0
 800ce82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce84:	2300      	movs	r3, #0
 800ce86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ce8e:	78bb      	ldrb	r3, [r7, #2]
 800ce90:	883a      	ldrh	r2, [r7, #0]
 800ce92:	78f9      	ldrb	r1, [r7, #3]
 800ce94:	f7f9 f909 	bl	80060aa <HAL_PCD_EP_Open>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce9c:	7bfb      	ldrb	r3, [r7, #15]
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f000 f958 	bl	800d154 <USBD_Get_USB_Status>
 800cea4:	4603      	mov	r3, r0
 800cea6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cea8:	7bbb      	ldrb	r3, [r7, #14]
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3710      	adds	r7, #16
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}

0800ceb2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ceb2:	b580      	push	{r7, lr}
 800ceb4:	b084      	sub	sp, #16
 800ceb6:	af00      	add	r7, sp, #0
 800ceb8:	6078      	str	r0, [r7, #4]
 800ceba:	460b      	mov	r3, r1
 800cebc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cebe:	2300      	movs	r3, #0
 800cec0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cec2:	2300      	movs	r3, #0
 800cec4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cecc:	78fa      	ldrb	r2, [r7, #3]
 800cece:	4611      	mov	r1, r2
 800ced0:	4618      	mov	r0, r3
 800ced2:	f7f9 f954 	bl	800617e <HAL_PCD_EP_Close>
 800ced6:	4603      	mov	r3, r0
 800ced8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ceda:	7bfb      	ldrb	r3, [r7, #15]
 800cedc:	4618      	mov	r0, r3
 800cede:	f000 f939 	bl	800d154 <USBD_Get_USB_Status>
 800cee2:	4603      	mov	r3, r0
 800cee4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cee6:	7bbb      	ldrb	r3, [r7, #14]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3710      	adds	r7, #16
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}

0800cef0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b084      	sub	sp, #16
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
 800cef8:	460b      	mov	r3, r1
 800cefa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cefc:	2300      	movs	r3, #0
 800cefe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf00:	2300      	movs	r3, #0
 800cf02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cf0a:	78fa      	ldrb	r2, [r7, #3]
 800cf0c:	4611      	mov	r1, r2
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f7f9 fa0c 	bl	800632c <HAL_PCD_EP_SetStall>
 800cf14:	4603      	mov	r3, r0
 800cf16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf18:	7bfb      	ldrb	r3, [r7, #15]
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f000 f91a 	bl	800d154 <USBD_Get_USB_Status>
 800cf20:	4603      	mov	r3, r0
 800cf22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf24:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3710      	adds	r7, #16
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}

0800cf2e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf2e:	b580      	push	{r7, lr}
 800cf30:	b084      	sub	sp, #16
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	6078      	str	r0, [r7, #4]
 800cf36:	460b      	mov	r3, r1
 800cf38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cf48:	78fa      	ldrb	r2, [r7, #3]
 800cf4a:	4611      	mov	r1, r2
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f7f9 fa50 	bl	80063f2 <HAL_PCD_EP_ClrStall>
 800cf52:	4603      	mov	r3, r0
 800cf54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf56:	7bfb      	ldrb	r3, [r7, #15]
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f000 f8fb 	bl	800d154 <USBD_Get_USB_Status>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf62:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3710      	adds	r7, #16
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	bd80      	pop	{r7, pc}

0800cf6c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b085      	sub	sp, #20
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
 800cf74:	460b      	mov	r3, r1
 800cf76:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cf7e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cf80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	da0b      	bge.n	800cfa0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cf88:	78fb      	ldrb	r3, [r7, #3]
 800cf8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cf8e:	68f9      	ldr	r1, [r7, #12]
 800cf90:	4613      	mov	r3, r2
 800cf92:	00db      	lsls	r3, r3, #3
 800cf94:	4413      	add	r3, r2
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	440b      	add	r3, r1
 800cf9a:	3316      	adds	r3, #22
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	e00b      	b.n	800cfb8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cfa0:	78fb      	ldrb	r3, [r7, #3]
 800cfa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cfa6:	68f9      	ldr	r1, [r7, #12]
 800cfa8:	4613      	mov	r3, r2
 800cfaa:	00db      	lsls	r3, r3, #3
 800cfac:	4413      	add	r3, r2
 800cfae:	009b      	lsls	r3, r3, #2
 800cfb0:	440b      	add	r3, r1
 800cfb2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cfb6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3714      	adds	r7, #20
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b084      	sub	sp, #16
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	460b      	mov	r3, r1
 800cfce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cfde:	78fa      	ldrb	r2, [r7, #3]
 800cfe0:	4611      	mov	r1, r2
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7f9 f83d 	bl	8006062 <HAL_PCD_SetAddress>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfec:	7bfb      	ldrb	r3, [r7, #15]
 800cfee:	4618      	mov	r0, r3
 800cff0:	f000 f8b0 	bl	800d154 <USBD_Get_USB_Status>
 800cff4:	4603      	mov	r3, r0
 800cff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cff8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3710      	adds	r7, #16
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b086      	sub	sp, #24
 800d006:	af00      	add	r7, sp, #0
 800d008:	60f8      	str	r0, [r7, #12]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	603b      	str	r3, [r7, #0]
 800d00e:	460b      	mov	r3, r1
 800d010:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d012:	2300      	movs	r3, #0
 800d014:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d016:	2300      	movs	r3, #0
 800d018:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d020:	7af9      	ldrb	r1, [r7, #11]
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	687a      	ldr	r2, [r7, #4]
 800d026:	f7f9 f947 	bl	80062b8 <HAL_PCD_EP_Transmit>
 800d02a:	4603      	mov	r3, r0
 800d02c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d02e:	7dfb      	ldrb	r3, [r7, #23]
 800d030:	4618      	mov	r0, r3
 800d032:	f000 f88f 	bl	800d154 <USBD_Get_USB_Status>
 800d036:	4603      	mov	r3, r0
 800d038:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d03a:	7dbb      	ldrb	r3, [r7, #22]
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3718      	adds	r7, #24
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b086      	sub	sp, #24
 800d048:	af00      	add	r7, sp, #0
 800d04a:	60f8      	str	r0, [r7, #12]
 800d04c:	607a      	str	r2, [r7, #4]
 800d04e:	603b      	str	r3, [r7, #0]
 800d050:	460b      	mov	r3, r1
 800d052:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d054:	2300      	movs	r3, #0
 800d056:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d058:	2300      	movs	r3, #0
 800d05a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d062:	7af9      	ldrb	r1, [r7, #11]
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	687a      	ldr	r2, [r7, #4]
 800d068:	f7f9 f8d3 	bl	8006212 <HAL_PCD_EP_Receive>
 800d06c:	4603      	mov	r3, r0
 800d06e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d070:	7dfb      	ldrb	r3, [r7, #23]
 800d072:	4618      	mov	r0, r3
 800d074:	f000 f86e 	bl	800d154 <USBD_Get_USB_Status>
 800d078:	4603      	mov	r3, r0
 800d07a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d07c:	7dbb      	ldrb	r3, [r7, #22]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3718      	adds	r7, #24
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b082      	sub	sp, #8
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	460b      	mov	r3, r1
 800d090:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d098:	78fa      	ldrb	r2, [r7, #3]
 800d09a:	4611      	mov	r1, r2
 800d09c:	4618      	mov	r0, r3
 800d09e:	f7f9 f8f3 	bl	8006288 <HAL_PCD_EP_GetRxCount>
 800d0a2:	4603      	mov	r3, r0
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3708      	adds	r7, #8
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}

0800d0ac <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b082      	sub	sp, #8
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800d0b8:	78fb      	ldrb	r3, [r7, #3]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d002      	beq.n	800d0c4 <HAL_PCDEx_LPM_Callback+0x18>
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d013      	beq.n	800d0ea <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800d0c2:	e023      	b.n	800d10c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	7adb      	ldrb	r3, [r3, #11]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d007      	beq.n	800d0dc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d0cc:	f000 f83c 	bl	800d148 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d0d0:	4b10      	ldr	r3, [pc, #64]	@ (800d114 <HAL_PCDEx_LPM_Callback+0x68>)
 800d0d2:	691b      	ldr	r3, [r3, #16]
 800d0d4:	4a0f      	ldr	r2, [pc, #60]	@ (800d114 <HAL_PCDEx_LPM_Callback+0x68>)
 800d0d6:	f023 0306 	bic.w	r3, r3, #6
 800d0da:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f000 fdc2 	bl	800dc6c <USBD_LL_Resume>
    break;
 800d0e8:	e010      	b.n	800d10c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 fda6 	bl	800dc42 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	7adb      	ldrb	r3, [r3, #11]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d005      	beq.n	800d10a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d0fe:	4b05      	ldr	r3, [pc, #20]	@ (800d114 <HAL_PCDEx_LPM_Callback+0x68>)
 800d100:	691b      	ldr	r3, [r3, #16]
 800d102:	4a04      	ldr	r2, [pc, #16]	@ (800d114 <HAL_PCDEx_LPM_Callback+0x68>)
 800d104:	f043 0306 	orr.w	r3, r3, #6
 800d108:	6113      	str	r3, [r2, #16]
    break;
 800d10a:	bf00      	nop
}
 800d10c:	bf00      	nop
 800d10e:	3708      	adds	r7, #8
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}
 800d114:	e000ed00 	.word	0xe000ed00

0800d118 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d118:	b480      	push	{r7}
 800d11a:	b083      	sub	sp, #12
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d120:	4b03      	ldr	r3, [pc, #12]	@ (800d130 <USBD_static_malloc+0x18>)
}
 800d122:	4618      	mov	r0, r3
 800d124:	370c      	adds	r7, #12
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr
 800d12e:	bf00      	nop
 800d130:	2000e9b8 	.word	0x2000e9b8

0800d134 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d134:	b480      	push	{r7}
 800d136:	b083      	sub	sp, #12
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]

}
 800d13c:	bf00      	nop
 800d13e:	370c      	adds	r7, #12
 800d140:	46bd      	mov	sp, r7
 800d142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d146:	4770      	bx	lr

0800d148 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800d14c:	f7f3 fd9a 	bl	8000c84 <SystemClock_Config>
}
 800d150:	bf00      	nop
 800d152:	bd80      	pop	{r7, pc}

0800d154 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d154:	b480      	push	{r7}
 800d156:	b085      	sub	sp, #20
 800d158:	af00      	add	r7, sp, #0
 800d15a:	4603      	mov	r3, r0
 800d15c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d15e:	2300      	movs	r3, #0
 800d160:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d162:	79fb      	ldrb	r3, [r7, #7]
 800d164:	2b03      	cmp	r3, #3
 800d166:	d817      	bhi.n	800d198 <USBD_Get_USB_Status+0x44>
 800d168:	a201      	add	r2, pc, #4	@ (adr r2, 800d170 <USBD_Get_USB_Status+0x1c>)
 800d16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d16e:	bf00      	nop
 800d170:	0800d181 	.word	0x0800d181
 800d174:	0800d187 	.word	0x0800d187
 800d178:	0800d18d 	.word	0x0800d18d
 800d17c:	0800d193 	.word	0x0800d193
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d180:	2300      	movs	r3, #0
 800d182:	73fb      	strb	r3, [r7, #15]
    break;
 800d184:	e00b      	b.n	800d19e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d186:	2303      	movs	r3, #3
 800d188:	73fb      	strb	r3, [r7, #15]
    break;
 800d18a:	e008      	b.n	800d19e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d18c:	2301      	movs	r3, #1
 800d18e:	73fb      	strb	r3, [r7, #15]
    break;
 800d190:	e005      	b.n	800d19e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d192:	2303      	movs	r3, #3
 800d194:	73fb      	strb	r3, [r7, #15]
    break;
 800d196:	e002      	b.n	800d19e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d198:	2303      	movs	r3, #3
 800d19a:	73fb      	strb	r3, [r7, #15]
    break;
 800d19c:	bf00      	nop
  }
  return usb_status;
 800d19e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3714      	adds	r7, #20
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b084      	sub	sp, #16
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d1b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d1bc:	f7ff ffac 	bl	800d118 <USBD_static_malloc>
 800d1c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d105      	bne.n	800d1d4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800d1d0:	2302      	movs	r3, #2
 800d1d2:	e066      	b.n	800d2a2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	7c1b      	ldrb	r3, [r3, #16]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d119      	bne.n	800d218 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d1e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d1e8:	2202      	movs	r2, #2
 800d1ea:	2181      	movs	r1, #129	@ 0x81
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7ff fe3a 	bl	800ce66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d1f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d1fc:	2202      	movs	r2, #2
 800d1fe:	2101      	movs	r1, #1
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f7ff fe30 	bl	800ce66 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2201      	movs	r2, #1
 800d20a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2210      	movs	r2, #16
 800d212:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800d216:	e016      	b.n	800d246 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d218:	2340      	movs	r3, #64	@ 0x40
 800d21a:	2202      	movs	r2, #2
 800d21c:	2181      	movs	r1, #129	@ 0x81
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f7ff fe21 	bl	800ce66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2201      	movs	r2, #1
 800d228:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d22a:	2340      	movs	r3, #64	@ 0x40
 800d22c:	2202      	movs	r2, #2
 800d22e:	2101      	movs	r1, #1
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f7ff fe18 	bl	800ce66 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2201      	movs	r2, #1
 800d23a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2210      	movs	r2, #16
 800d242:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d246:	2308      	movs	r3, #8
 800d248:	2203      	movs	r2, #3
 800d24a:	2182      	movs	r1, #130	@ 0x82
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f7ff fe0a 	bl	800ce66 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2201      	movs	r2, #1
 800d256:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2200      	movs	r2, #0
 800d268:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2200      	movs	r2, #0
 800d270:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	7c1b      	ldrb	r3, [r3, #16]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d109      	bne.n	800d290 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d282:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d286:	2101      	movs	r1, #1
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f7ff fedb 	bl	800d044 <USBD_LL_PrepareReceive>
 800d28e:	e007      	b.n	800d2a0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d296:	2340      	movs	r3, #64	@ 0x40
 800d298:	2101      	movs	r1, #1
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7ff fed2 	bl	800d044 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d2a0:	2300      	movs	r3, #0
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b082      	sub	sp, #8
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d2b6:	2181      	movs	r1, #129	@ 0x81
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f7ff fdfa 	bl	800ceb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d2c4:	2101      	movs	r1, #1
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f7ff fdf3 	bl	800ceb2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d2d4:	2182      	movs	r1, #130	@ 0x82
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f7ff fdeb 	bl	800ceb2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d00e      	beq.n	800d314 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d2fc:	685b      	ldr	r3, [r3, #4]
 800d2fe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d306:	4618      	mov	r0, r3
 800d308:	f7ff ff14 	bl	800d134 <USBD_static_free>
    pdev->pClassData = NULL;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	2200      	movs	r2, #0
 800d310:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d314:	2300      	movs	r3, #0
}
 800d316:	4618      	mov	r0, r3
 800d318:	3708      	adds	r7, #8
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}
	...

0800d320 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b086      	sub	sp, #24
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d330:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d332:	2300      	movs	r3, #0
 800d334:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d336:	2300      	movs	r3, #0
 800d338:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800d33a:	2300      	movs	r3, #0
 800d33c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d346:	2b00      	cmp	r3, #0
 800d348:	d03a      	beq.n	800d3c0 <USBD_CDC_Setup+0xa0>
 800d34a:	2b20      	cmp	r3, #32
 800d34c:	f040 8097 	bne.w	800d47e <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	88db      	ldrh	r3, [r3, #6]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d029      	beq.n	800d3ac <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	781b      	ldrb	r3, [r3, #0]
 800d35c:	b25b      	sxtb	r3, r3
 800d35e:	2b00      	cmp	r3, #0
 800d360:	da11      	bge.n	800d386 <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d368:	689b      	ldr	r3, [r3, #8]
 800d36a:	683a      	ldr	r2, [r7, #0]
 800d36c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800d36e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d370:	683a      	ldr	r2, [r7, #0]
 800d372:	88d2      	ldrh	r2, [r2, #6]
 800d374:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d376:	6939      	ldr	r1, [r7, #16]
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	88db      	ldrh	r3, [r3, #6]
 800d37c:	461a      	mov	r2, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f001 fade 	bl	800e940 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800d384:	e082      	b.n	800d48c <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	785a      	ldrb	r2, [r3, #1]
 800d38a:	693b      	ldr	r3, [r7, #16]
 800d38c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	88db      	ldrh	r3, [r3, #6]
 800d394:	b2da      	uxtb	r2, r3
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800d39c:	6939      	ldr	r1, [r7, #16]
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	88db      	ldrh	r3, [r3, #6]
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f001 faf7 	bl	800e998 <USBD_CtlPrepareRx>
      break;
 800d3aa:	e06f      	b.n	800d48c <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d3b2:	689b      	ldr	r3, [r3, #8]
 800d3b4:	683a      	ldr	r2, [r7, #0]
 800d3b6:	7850      	ldrb	r0, [r2, #1]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	6839      	ldr	r1, [r7, #0]
 800d3bc:	4798      	blx	r3
      break;
 800d3be:	e065      	b.n	800d48c <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	785b      	ldrb	r3, [r3, #1]
 800d3c4:	2b0b      	cmp	r3, #11
 800d3c6:	d84f      	bhi.n	800d468 <USBD_CDC_Setup+0x148>
 800d3c8:	a201      	add	r2, pc, #4	@ (adr r2, 800d3d0 <USBD_CDC_Setup+0xb0>)
 800d3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ce:	bf00      	nop
 800d3d0:	0800d401 	.word	0x0800d401
 800d3d4:	0800d477 	.word	0x0800d477
 800d3d8:	0800d469 	.word	0x0800d469
 800d3dc:	0800d469 	.word	0x0800d469
 800d3e0:	0800d469 	.word	0x0800d469
 800d3e4:	0800d469 	.word	0x0800d469
 800d3e8:	0800d469 	.word	0x0800d469
 800d3ec:	0800d469 	.word	0x0800d469
 800d3f0:	0800d469 	.word	0x0800d469
 800d3f4:	0800d469 	.word	0x0800d469
 800d3f8:	0800d429 	.word	0x0800d429
 800d3fc:	0800d451 	.word	0x0800d451
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d406:	2b03      	cmp	r3, #3
 800d408:	d107      	bne.n	800d41a <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d40a:	f107 030c 	add.w	r3, r7, #12
 800d40e:	2202      	movs	r2, #2
 800d410:	4619      	mov	r1, r3
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f001 fa94 	bl	800e940 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d418:	e030      	b.n	800d47c <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 800d41a:	6839      	ldr	r1, [r7, #0]
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f001 fa1e 	bl	800e85e <USBD_CtlError>
            ret = USBD_FAIL;
 800d422:	2303      	movs	r3, #3
 800d424:	75fb      	strb	r3, [r7, #23]
          break;
 800d426:	e029      	b.n	800d47c <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d42e:	2b03      	cmp	r3, #3
 800d430:	d107      	bne.n	800d442 <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d432:	f107 030f 	add.w	r3, r7, #15
 800d436:	2201      	movs	r2, #1
 800d438:	4619      	mov	r1, r3
 800d43a:	6878      	ldr	r0, [r7, #4]
 800d43c:	f001 fa80 	bl	800e940 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d440:	e01c      	b.n	800d47c <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 800d442:	6839      	ldr	r1, [r7, #0]
 800d444:	6878      	ldr	r0, [r7, #4]
 800d446:	f001 fa0a 	bl	800e85e <USBD_CtlError>
            ret = USBD_FAIL;
 800d44a:	2303      	movs	r3, #3
 800d44c:	75fb      	strb	r3, [r7, #23]
          break;
 800d44e:	e015      	b.n	800d47c <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d456:	2b03      	cmp	r3, #3
 800d458:	d00f      	beq.n	800d47a <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 800d45a:	6839      	ldr	r1, [r7, #0]
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f001 f9fe 	bl	800e85e <USBD_CtlError>
            ret = USBD_FAIL;
 800d462:	2303      	movs	r3, #3
 800d464:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d466:	e008      	b.n	800d47a <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d468:	6839      	ldr	r1, [r7, #0]
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f001 f9f7 	bl	800e85e <USBD_CtlError>
          ret = USBD_FAIL;
 800d470:	2303      	movs	r3, #3
 800d472:	75fb      	strb	r3, [r7, #23]
          break;
 800d474:	e002      	b.n	800d47c <USBD_CDC_Setup+0x15c>
          break;
 800d476:	bf00      	nop
 800d478:	e008      	b.n	800d48c <USBD_CDC_Setup+0x16c>
          break;
 800d47a:	bf00      	nop
      }
      break;
 800d47c:	e006      	b.n	800d48c <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f001 f9ec 	bl	800e85e <USBD_CtlError>
      ret = USBD_FAIL;
 800d486:	2303      	movs	r3, #3
 800d488:	75fb      	strb	r3, [r7, #23]
      break;
 800d48a:	bf00      	nop
  }

  return (uint8_t)ret;
 800d48c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3718      	adds	r7, #24
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	bf00      	nop

0800d498 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800d4aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d101      	bne.n	800d4ba <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d4b6:	2303      	movs	r3, #3
 800d4b8:	e04f      	b.n	800d55a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d4c0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d4c2:	78fa      	ldrb	r2, [r7, #3]
 800d4c4:	6879      	ldr	r1, [r7, #4]
 800d4c6:	4613      	mov	r3, r2
 800d4c8:	009b      	lsls	r3, r3, #2
 800d4ca:	4413      	add	r3, r2
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	440b      	add	r3, r1
 800d4d0:	3318      	adds	r3, #24
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d029      	beq.n	800d52c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d4d8:	78fa      	ldrb	r2, [r7, #3]
 800d4da:	6879      	ldr	r1, [r7, #4]
 800d4dc:	4613      	mov	r3, r2
 800d4de:	009b      	lsls	r3, r3, #2
 800d4e0:	4413      	add	r3, r2
 800d4e2:	009b      	lsls	r3, r3, #2
 800d4e4:	440b      	add	r3, r1
 800d4e6:	3318      	adds	r3, #24
 800d4e8:	681a      	ldr	r2, [r3, #0]
 800d4ea:	78f9      	ldrb	r1, [r7, #3]
 800d4ec:	68f8      	ldr	r0, [r7, #12]
 800d4ee:	460b      	mov	r3, r1
 800d4f0:	00db      	lsls	r3, r3, #3
 800d4f2:	440b      	add	r3, r1
 800d4f4:	009b      	lsls	r3, r3, #2
 800d4f6:	4403      	add	r3, r0
 800d4f8:	331c      	adds	r3, #28
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	fbb2 f1f3 	udiv	r1, r2, r3
 800d500:	fb01 f303 	mul.w	r3, r1, r3
 800d504:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d506:	2b00      	cmp	r3, #0
 800d508:	d110      	bne.n	800d52c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d50a:	78fa      	ldrb	r2, [r7, #3]
 800d50c:	6879      	ldr	r1, [r7, #4]
 800d50e:	4613      	mov	r3, r2
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	4413      	add	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	440b      	add	r3, r1
 800d518:	3318      	adds	r3, #24
 800d51a:	2200      	movs	r2, #0
 800d51c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d51e:	78f9      	ldrb	r1, [r7, #3]
 800d520:	2300      	movs	r3, #0
 800d522:	2200      	movs	r2, #0
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f7ff fd6c 	bl	800d002 <USBD_LL_Transmit>
 800d52a:	e015      	b.n	800d558 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d52c:	68bb      	ldr	r3, [r7, #8]
 800d52e:	2200      	movs	r2, #0
 800d530:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d53a:	691b      	ldr	r3, [r3, #16]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d00b      	beq.n	800d558 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d546:	691b      	ldr	r3, [r3, #16]
 800d548:	68ba      	ldr	r2, [r7, #8]
 800d54a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d54e:	68ba      	ldr	r2, [r7, #8]
 800d550:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d554:	78fa      	ldrb	r2, [r7, #3]
 800d556:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d558:	2300      	movs	r3, #0
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3710      	adds	r7, #16
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}

0800d562 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d562:	b580      	push	{r7, lr}
 800d564:	b084      	sub	sp, #16
 800d566:	af00      	add	r7, sp, #0
 800d568:	6078      	str	r0, [r7, #4]
 800d56a:	460b      	mov	r3, r1
 800d56c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d574:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d101      	bne.n	800d584 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d580:	2303      	movs	r3, #3
 800d582:	e015      	b.n	800d5b0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d584:	78fb      	ldrb	r3, [r7, #3]
 800d586:	4619      	mov	r1, r3
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f7ff fd7c 	bl	800d086 <USBD_LL_GetRxDataSize>
 800d58e:	4602      	mov	r2, r0
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d59c:	68db      	ldr	r3, [r3, #12]
 800d59e:	68fa      	ldr	r2, [r7, #12]
 800d5a0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d5a4:	68fa      	ldr	r2, [r7, #12]
 800d5a6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d5aa:	4611      	mov	r1, r2
 800d5ac:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d5ae:	2300      	movs	r3, #0
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3710      	adds	r7, #16
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d5c6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d014      	beq.n	800d5fc <USBD_CDC_EP0_RxReady+0x44>
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d5d8:	2bff      	cmp	r3, #255	@ 0xff
 800d5da:	d00f      	beq.n	800d5fc <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d5e2:	689b      	ldr	r3, [r3, #8]
 800d5e4:	68fa      	ldr	r2, [r7, #12]
 800d5e6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800d5ea:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d5ec:	68fa      	ldr	r2, [r7, #12]
 800d5ee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d5f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	22ff      	movs	r2, #255	@ 0xff
 800d5f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d5fc:	2300      	movs	r3, #0
}
 800d5fe:	4618      	mov	r0, r3
 800d600:	3710      	adds	r7, #16
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
	...

0800d608 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d608:	b480      	push	{r7}
 800d60a:	b083      	sub	sp, #12
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2243      	movs	r2, #67	@ 0x43
 800d614:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d616:	4b03      	ldr	r3, [pc, #12]	@ (800d624 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d618:	4618      	mov	r0, r3
 800d61a:	370c      	adds	r7, #12
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr
 800d624:	20000170 	.word	0x20000170

0800d628 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d628:	b480      	push	{r7}
 800d62a:	b083      	sub	sp, #12
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2243      	movs	r2, #67	@ 0x43
 800d634:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d636:	4b03      	ldr	r3, [pc, #12]	@ (800d644 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d638:	4618      	mov	r0, r3
 800d63a:	370c      	adds	r7, #12
 800d63c:	46bd      	mov	sp, r7
 800d63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d642:	4770      	bx	lr
 800d644:	2000012c 	.word	0x2000012c

0800d648 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d648:	b480      	push	{r7}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2243      	movs	r2, #67	@ 0x43
 800d654:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d656:	4b03      	ldr	r3, [pc, #12]	@ (800d664 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d658:	4618      	mov	r0, r3
 800d65a:	370c      	adds	r7, #12
 800d65c:	46bd      	mov	sp, r7
 800d65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d662:	4770      	bx	lr
 800d664:	200001b4 	.word	0x200001b4

0800d668 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d668:	b480      	push	{r7}
 800d66a:	b083      	sub	sp, #12
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	220a      	movs	r2, #10
 800d674:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d676:	4b03      	ldr	r3, [pc, #12]	@ (800d684 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d678:	4618      	mov	r0, r3
 800d67a:	370c      	adds	r7, #12
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr
 800d684:	200000e8 	.word	0x200000e8

0800d688 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d688:	b480      	push	{r7}
 800d68a:	b083      	sub	sp, #12
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
 800d690:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d101      	bne.n	800d69c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d698:	2303      	movs	r3, #3
 800d69a:	e004      	b.n	800d6a6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	683a      	ldr	r2, [r7, #0]
 800d6a0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800d6a4:	2300      	movs	r3, #0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	370c      	adds	r7, #12
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr

0800d6b2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d6b2:	b480      	push	{r7}
 800d6b4:	b087      	sub	sp, #28
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	60f8      	str	r0, [r7, #12]
 800d6ba:	60b9      	str	r1, [r7, #8]
 800d6bc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d6c4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d6c6:	697b      	ldr	r3, [r7, #20]
 800d6c8:	68ba      	ldr	r2, [r7, #8]
 800d6ca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	687a      	ldr	r2, [r7, #4]
 800d6d2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d6d6:	2300      	movs	r3, #0
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	371c      	adds	r7, #28
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr

0800d6e4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b085      	sub	sp, #20
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d6f4:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	683a      	ldr	r2, [r7, #0]
 800d6fa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d6fe:	2300      	movs	r3, #0
}
 800d700:	4618      	mov	r0, r3
 800d702:	3714      	adds	r7, #20
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr

0800d70c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b084      	sub	sp, #16
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d71a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d71c:	2301      	movs	r3, #1
 800d71e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d726:	2b00      	cmp	r3, #0
 800d728:	d101      	bne.n	800d72e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d72a:	2303      	movs	r3, #3
 800d72c:	e01a      	b.n	800d764 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800d72e:	68bb      	ldr	r3, [r7, #8]
 800d730:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d734:	2b00      	cmp	r3, #0
 800d736:	d114      	bne.n	800d762 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	2201      	movs	r2, #1
 800d73c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d756:	2181      	movs	r1, #129	@ 0x81
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f7ff fc52 	bl	800d002 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d75e:	2300      	movs	r3, #0
 800d760:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d762:	7bfb      	ldrb	r3, [r7, #15]
}
 800d764:	4618      	mov	r0, r3
 800d766:	3710      	adds	r7, #16
 800d768:	46bd      	mov	sp, r7
 800d76a:	bd80      	pop	{r7, pc}

0800d76c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b084      	sub	sp, #16
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d77a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d782:	2b00      	cmp	r3, #0
 800d784:	d101      	bne.n	800d78a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d786:	2303      	movs	r3, #3
 800d788:	e016      	b.n	800d7b8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	7c1b      	ldrb	r3, [r3, #16]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d109      	bne.n	800d7a6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d79c:	2101      	movs	r1, #1
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f7ff fc50 	bl	800d044 <USBD_LL_PrepareReceive>
 800d7a4:	e007      	b.n	800d7b6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d7ac:	2340      	movs	r3, #64	@ 0x40
 800d7ae:	2101      	movs	r1, #1
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f7ff fc47 	bl	800d044 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d7b6:	2300      	movs	r3, #0
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3710      	adds	r7, #16
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b086      	sub	sp, #24
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	60f8      	str	r0, [r7, #12]
 800d7c8:	60b9      	str	r1, [r7, #8]
 800d7ca:	4613      	mov	r3, r2
 800d7cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d101      	bne.n	800d7d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d7d4:	2303      	movs	r3, #3
 800d7d6:	e01f      	b.n	800d818 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	2200      	movs	r2, #0
 800d7dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d003      	beq.n	800d7fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	68ba      	ldr	r2, [r7, #8]
 800d7fa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	2201      	movs	r2, #1
 800d802:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	79fa      	ldrb	r2, [r7, #7]
 800d80a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d80c:	68f8      	ldr	r0, [r7, #12]
 800d80e:	f7ff fabd 	bl	800cd8c <USBD_LL_Init>
 800d812:	4603      	mov	r3, r0
 800d814:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d816:	7dfb      	ldrb	r3, [r7, #23]
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3718      	adds	r7, #24
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd80      	pop	{r7, pc}

0800d820 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b084      	sub	sp, #16
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
 800d828:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d82a:	2300      	movs	r3, #0
 800d82c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d101      	bne.n	800d838 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d834:	2303      	movs	r3, #3
 800d836:	e016      	b.n	800d866 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	683a      	ldr	r2, [r7, #0]
 800d83c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d00b      	beq.n	800d864 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d854:	f107 020e 	add.w	r2, r7, #14
 800d858:	4610      	mov	r0, r2
 800d85a:	4798      	blx	r3
 800d85c:	4602      	mov	r2, r0
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d864:	2300      	movs	r3, #0
}
 800d866:	4618      	mov	r0, r3
 800d868:	3710      	adds	r7, #16
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}

0800d86e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d86e:	b580      	push	{r7, lr}
 800d870:	b082      	sub	sp, #8
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d876:	6878      	ldr	r0, [r7, #4]
 800d878:	f7ff fada 	bl	800ce30 <USBD_LL_Start>
 800d87c:	4603      	mov	r3, r0
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3708      	adds	r7, #8
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}

0800d886 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d886:	b480      	push	{r7}
 800d888:	b083      	sub	sp, #12
 800d88a:	af00      	add	r7, sp, #0
 800d88c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d88e:	2300      	movs	r3, #0
}
 800d890:	4618      	mov	r0, r3
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b084      	sub	sp, #16
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d009      	beq.n	800d8ca <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	78fa      	ldrb	r2, [r7, #3]
 800d8c0:	4611      	mov	r1, r2
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	4798      	blx	r3
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	3710      	adds	r7, #16
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b082      	sub	sp, #8
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	460b      	mov	r3, r1
 800d8de:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d007      	beq.n	800d8fa <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	78fa      	ldrb	r2, [r7, #3]
 800d8f4:	4611      	mov	r1, r2
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	4798      	blx	r3
  }

  return USBD_OK;
 800d8fa:	2300      	movs	r3, #0
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3708      	adds	r7, #8
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b084      	sub	sp, #16
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d914:	6839      	ldr	r1, [r7, #0]
 800d916:	4618      	mov	r0, r3
 800d918:	f000 ff67 	bl	800e7ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2201      	movs	r2, #1
 800d920:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d92a:	461a      	mov	r2, r3
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d938:	f003 031f 	and.w	r3, r3, #31
 800d93c:	2b02      	cmp	r3, #2
 800d93e:	d01a      	beq.n	800d976 <USBD_LL_SetupStage+0x72>
 800d940:	2b02      	cmp	r3, #2
 800d942:	d822      	bhi.n	800d98a <USBD_LL_SetupStage+0x86>
 800d944:	2b00      	cmp	r3, #0
 800d946:	d002      	beq.n	800d94e <USBD_LL_SetupStage+0x4a>
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d00a      	beq.n	800d962 <USBD_LL_SetupStage+0x5e>
 800d94c:	e01d      	b.n	800d98a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d954:	4619      	mov	r1, r3
 800d956:	6878      	ldr	r0, [r7, #4]
 800d958:	f000 fa18 	bl	800dd8c <USBD_StdDevReq>
 800d95c:	4603      	mov	r3, r0
 800d95e:	73fb      	strb	r3, [r7, #15]
      break;
 800d960:	e020      	b.n	800d9a4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d968:	4619      	mov	r1, r3
 800d96a:	6878      	ldr	r0, [r7, #4]
 800d96c:	f000 fa7c 	bl	800de68 <USBD_StdItfReq>
 800d970:	4603      	mov	r3, r0
 800d972:	73fb      	strb	r3, [r7, #15]
      break;
 800d974:	e016      	b.n	800d9a4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d97c:	4619      	mov	r1, r3
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f000 faba 	bl	800def8 <USBD_StdEPReq>
 800d984:	4603      	mov	r3, r0
 800d986:	73fb      	strb	r3, [r7, #15]
      break;
 800d988:	e00c      	b.n	800d9a4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d990:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d994:	b2db      	uxtb	r3, r3
 800d996:	4619      	mov	r1, r3
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f7ff faa9 	bl	800cef0 <USBD_LL_StallEP>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	73fb      	strb	r3, [r7, #15]
      break;
 800d9a2:	bf00      	nop
  }

  return ret;
 800d9a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	3710      	adds	r7, #16
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	bd80      	pop	{r7, pc}

0800d9ae <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d9ae:	b580      	push	{r7, lr}
 800d9b0:	b086      	sub	sp, #24
 800d9b2:	af00      	add	r7, sp, #0
 800d9b4:	60f8      	str	r0, [r7, #12]
 800d9b6:	460b      	mov	r3, r1
 800d9b8:	607a      	str	r2, [r7, #4]
 800d9ba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d9bc:	7afb      	ldrb	r3, [r7, #11]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d137      	bne.n	800da32 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d9c8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d9d0:	2b03      	cmp	r3, #3
 800d9d2:	d14a      	bne.n	800da6a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d9d4:	693b      	ldr	r3, [r7, #16]
 800d9d6:	689a      	ldr	r2, [r3, #8]
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	68db      	ldr	r3, [r3, #12]
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d913      	bls.n	800da08 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	689a      	ldr	r2, [r3, #8]
 800d9e4:	693b      	ldr	r3, [r7, #16]
 800d9e6:	68db      	ldr	r3, [r3, #12]
 800d9e8:	1ad2      	subs	r2, r2, r3
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	68da      	ldr	r2, [r3, #12]
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	bf28      	it	cs
 800d9fa:	4613      	movcs	r3, r2
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	6879      	ldr	r1, [r7, #4]
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f000 ffe6 	bl	800e9d2 <USBD_CtlContinueRx>
 800da06:	e030      	b.n	800da6a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da0e:	691b      	ldr	r3, [r3, #16]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d00a      	beq.n	800da2a <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800da1a:	2b03      	cmp	r3, #3
 800da1c:	d105      	bne.n	800da2a <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da24:	691b      	ldr	r3, [r3, #16]
 800da26:	68f8      	ldr	r0, [r7, #12]
 800da28:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800da2a:	68f8      	ldr	r0, [r7, #12]
 800da2c:	f000 ffe2 	bl	800e9f4 <USBD_CtlSendStatus>
 800da30:	e01b      	b.n	800da6a <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da38:	699b      	ldr	r3, [r3, #24]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d013      	beq.n	800da66 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800da44:	2b03      	cmp	r3, #3
 800da46:	d10e      	bne.n	800da66 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da4e:	699b      	ldr	r3, [r3, #24]
 800da50:	7afa      	ldrb	r2, [r7, #11]
 800da52:	4611      	mov	r1, r2
 800da54:	68f8      	ldr	r0, [r7, #12]
 800da56:	4798      	blx	r3
 800da58:	4603      	mov	r3, r0
 800da5a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800da5c:	7dfb      	ldrb	r3, [r7, #23]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d003      	beq.n	800da6a <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800da62:	7dfb      	ldrb	r3, [r7, #23]
 800da64:	e002      	b.n	800da6c <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800da66:	2303      	movs	r3, #3
 800da68:	e000      	b.n	800da6c <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800da6a:	2300      	movs	r3, #0
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3718      	adds	r7, #24
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}

0800da74 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b086      	sub	sp, #24
 800da78:	af00      	add	r7, sp, #0
 800da7a:	60f8      	str	r0, [r7, #12]
 800da7c:	460b      	mov	r3, r1
 800da7e:	607a      	str	r2, [r7, #4]
 800da80:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800da82:	7afb      	ldrb	r3, [r7, #11]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d16a      	bne.n	800db5e <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	3314      	adds	r3, #20
 800da8c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800da94:	2b02      	cmp	r3, #2
 800da96:	d155      	bne.n	800db44 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	689a      	ldr	r2, [r3, #8]
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	68db      	ldr	r3, [r3, #12]
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d914      	bls.n	800dace <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	689a      	ldr	r2, [r3, #8]
 800daa8:	693b      	ldr	r3, [r7, #16]
 800daaa:	68db      	ldr	r3, [r3, #12]
 800daac:	1ad2      	subs	r2, r2, r3
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	689b      	ldr	r3, [r3, #8]
 800dab6:	461a      	mov	r2, r3
 800dab8:	6879      	ldr	r1, [r7, #4]
 800daba:	68f8      	ldr	r0, [r7, #12]
 800dabc:	f000 ff5b 	bl	800e976 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dac0:	2300      	movs	r3, #0
 800dac2:	2200      	movs	r2, #0
 800dac4:	2100      	movs	r1, #0
 800dac6:	68f8      	ldr	r0, [r7, #12]
 800dac8:	f7ff fabc 	bl	800d044 <USBD_LL_PrepareReceive>
 800dacc:	e03a      	b.n	800db44 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dace:	693b      	ldr	r3, [r7, #16]
 800dad0:	68da      	ldr	r2, [r3, #12]
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	689b      	ldr	r3, [r3, #8]
 800dad6:	429a      	cmp	r2, r3
 800dad8:	d11c      	bne.n	800db14 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	685a      	ldr	r2, [r3, #4]
 800dade:	693b      	ldr	r3, [r7, #16]
 800dae0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dae2:	429a      	cmp	r2, r3
 800dae4:	d316      	bcc.n	800db14 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	685a      	ldr	r2, [r3, #4]
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d20f      	bcs.n	800db14 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800daf4:	2200      	movs	r2, #0
 800daf6:	2100      	movs	r1, #0
 800daf8:	68f8      	ldr	r0, [r7, #12]
 800dafa:	f000 ff3c 	bl	800e976 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2200      	movs	r2, #0
 800db02:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db06:	2300      	movs	r3, #0
 800db08:	2200      	movs	r2, #0
 800db0a:	2100      	movs	r1, #0
 800db0c:	68f8      	ldr	r0, [r7, #12]
 800db0e:	f7ff fa99 	bl	800d044 <USBD_LL_PrepareReceive>
 800db12:	e017      	b.n	800db44 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db1a:	68db      	ldr	r3, [r3, #12]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d00a      	beq.n	800db36 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800db26:	2b03      	cmp	r3, #3
 800db28:	d105      	bne.n	800db36 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db30:	68db      	ldr	r3, [r3, #12]
 800db32:	68f8      	ldr	r0, [r7, #12]
 800db34:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800db36:	2180      	movs	r1, #128	@ 0x80
 800db38:	68f8      	ldr	r0, [r7, #12]
 800db3a:	f7ff f9d9 	bl	800cef0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800db3e:	68f8      	ldr	r0, [r7, #12]
 800db40:	f000 ff6b 	bl	800ea1a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d123      	bne.n	800db96 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800db4e:	68f8      	ldr	r0, [r7, #12]
 800db50:	f7ff fe99 	bl	800d886 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	2200      	movs	r2, #0
 800db58:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800db5c:	e01b      	b.n	800db96 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db64:	695b      	ldr	r3, [r3, #20]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d013      	beq.n	800db92 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800db70:	2b03      	cmp	r3, #3
 800db72:	d10e      	bne.n	800db92 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db7a:	695b      	ldr	r3, [r3, #20]
 800db7c:	7afa      	ldrb	r2, [r7, #11]
 800db7e:	4611      	mov	r1, r2
 800db80:	68f8      	ldr	r0, [r7, #12]
 800db82:	4798      	blx	r3
 800db84:	4603      	mov	r3, r0
 800db86:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800db88:	7dfb      	ldrb	r3, [r7, #23]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d003      	beq.n	800db96 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800db8e:	7dfb      	ldrb	r3, [r7, #23]
 800db90:	e002      	b.n	800db98 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800db92:	2303      	movs	r3, #3
 800db94:	e000      	b.n	800db98 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3718      	adds	r7, #24
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}

0800dba0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2201      	movs	r2, #1
 800dbac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData != NULL)
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d009      	beq.n	800dbe4 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbd6:	685b      	ldr	r3, [r3, #4]
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	6852      	ldr	r2, [r2, #4]
 800dbdc:	b2d2      	uxtb	r2, r2
 800dbde:	4611      	mov	r1, r2
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dbe4:	2340      	movs	r3, #64	@ 0x40
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2100      	movs	r1, #0
 800dbea:	6878      	ldr	r0, [r7, #4]
 800dbec:	f7ff f93b 	bl	800ce66 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2240      	movs	r2, #64	@ 0x40
 800dbfc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dc00:	2340      	movs	r3, #64	@ 0x40
 800dc02:	2200      	movs	r2, #0
 800dc04:	2180      	movs	r1, #128	@ 0x80
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f7ff f92d 	bl	800ce66 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2240      	movs	r2, #64	@ 0x40
 800dc16:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800dc18:	2300      	movs	r3, #0
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3708      	adds	r7, #8
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dc22:	b480      	push	{r7}
 800dc24:	b083      	sub	sp, #12
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	6078      	str	r0, [r7, #4]
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	78fa      	ldrb	r2, [r7, #3]
 800dc32:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dc34:	2300      	movs	r3, #0
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	370c      	adds	r7, #12
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc40:	4770      	bx	lr

0800dc42 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dc42:	b480      	push	{r7}
 800dc44:	b083      	sub	sp, #12
 800dc46:	af00      	add	r7, sp, #0
 800dc48:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2204      	movs	r2, #4
 800dc5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800dc5e:	2300      	movs	r3, #0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	370c      	adds	r7, #12
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr

0800dc6c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	b083      	sub	sp, #12
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc7a:	2b04      	cmp	r3, #4
 800dc7c:	d105      	bne.n	800dc8a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dc8a:	2300      	movs	r3, #0
}
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	370c      	adds	r7, #12
 800dc90:	46bd      	mov	sp, r7
 800dc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc96:	4770      	bx	lr

0800dc98 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b082      	sub	sp, #8
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dca6:	2b03      	cmp	r3, #3
 800dca8:	d10b      	bne.n	800dcc2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcb0:	69db      	ldr	r3, [r3, #28]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d005      	beq.n	800dcc2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dcbc:	69db      	ldr	r3, [r3, #28]
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dcc2:	2300      	movs	r3, #0
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3708      	adds	r7, #8
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dccc:	b480      	push	{r7}
 800dcce:	b083      	sub	sp, #12
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
 800dcd4:	460b      	mov	r3, r1
 800dcd6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800dcd8:	2300      	movs	r3, #0
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	370c      	adds	r7, #12
 800dcde:	46bd      	mov	sp, r7
 800dce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce4:	4770      	bx	lr

0800dce6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800dce6:	b480      	push	{r7}
 800dce8:	b083      	sub	sp, #12
 800dcea:	af00      	add	r7, sp, #0
 800dcec:	6078      	str	r0, [r7, #4]
 800dcee:	460b      	mov	r3, r1
 800dcf0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800dcf2:	2300      	movs	r3, #0
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	370c      	adds	r7, #12
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr

0800dd00 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dd00:	b480      	push	{r7}
 800dd02:	b083      	sub	sp, #12
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dd08:	2300      	movs	r3, #0
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	370c      	adds	r7, #12
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr

0800dd16 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b082      	sub	sp, #8
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2201      	movs	r2, #1
 800dd22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d009      	beq.n	800dd44 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd36:	685b      	ldr	r3, [r3, #4]
 800dd38:	687a      	ldr	r2, [r7, #4]
 800dd3a:	6852      	ldr	r2, [r2, #4]
 800dd3c:	b2d2      	uxtb	r2, r2
 800dd3e:	4611      	mov	r1, r2
 800dd40:	6878      	ldr	r0, [r7, #4]
 800dd42:	4798      	blx	r3
  }

  return USBD_OK;
 800dd44:	2300      	movs	r3, #0
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3708      	adds	r7, #8
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}

0800dd4e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800dd4e:	b480      	push	{r7}
 800dd50:	b087      	sub	sp, #28
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	3301      	adds	r3, #1
 800dd64:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dd66:	697b      	ldr	r3, [r7, #20]
 800dd68:	781b      	ldrb	r3, [r3, #0]
 800dd6a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dd6c:	8a3b      	ldrh	r3, [r7, #16]
 800dd6e:	021b      	lsls	r3, r3, #8
 800dd70:	b21a      	sxth	r2, r3
 800dd72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dd76:	4313      	orrs	r3, r2
 800dd78:	b21b      	sxth	r3, r3
 800dd7a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800dd7c:	89fb      	ldrh	r3, [r7, #14]
}
 800dd7e:	4618      	mov	r0, r3
 800dd80:	371c      	adds	r7, #28
 800dd82:	46bd      	mov	sp, r7
 800dd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd88:	4770      	bx	lr
	...

0800dd8c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b084      	sub	sp, #16
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
 800dd94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd96:	2300      	movs	r3, #0
 800dd98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dda2:	2b40      	cmp	r3, #64	@ 0x40
 800dda4:	d005      	beq.n	800ddb2 <USBD_StdDevReq+0x26>
 800dda6:	2b40      	cmp	r3, #64	@ 0x40
 800dda8:	d853      	bhi.n	800de52 <USBD_StdDevReq+0xc6>
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d00b      	beq.n	800ddc6 <USBD_StdDevReq+0x3a>
 800ddae:	2b20      	cmp	r3, #32
 800ddb0:	d14f      	bne.n	800de52 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddb8:	689b      	ldr	r3, [r3, #8]
 800ddba:	6839      	ldr	r1, [r7, #0]
 800ddbc:	6878      	ldr	r0, [r7, #4]
 800ddbe:	4798      	blx	r3
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	73fb      	strb	r3, [r7, #15]
    break;
 800ddc4:	e04a      	b.n	800de5c <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	785b      	ldrb	r3, [r3, #1]
 800ddca:	2b09      	cmp	r3, #9
 800ddcc:	d83b      	bhi.n	800de46 <USBD_StdDevReq+0xba>
 800ddce:	a201      	add	r2, pc, #4	@ (adr r2, 800ddd4 <USBD_StdDevReq+0x48>)
 800ddd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddd4:	0800de29 	.word	0x0800de29
 800ddd8:	0800de3d 	.word	0x0800de3d
 800dddc:	0800de47 	.word	0x0800de47
 800dde0:	0800de33 	.word	0x0800de33
 800dde4:	0800de47 	.word	0x0800de47
 800dde8:	0800de07 	.word	0x0800de07
 800ddec:	0800ddfd 	.word	0x0800ddfd
 800ddf0:	0800de47 	.word	0x0800de47
 800ddf4:	0800de1f 	.word	0x0800de1f
 800ddf8:	0800de11 	.word	0x0800de11
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800ddfc:	6839      	ldr	r1, [r7, #0]
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 f9da 	bl	800e1b8 <USBD_GetDescriptor>
      break;
 800de04:	e024      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800de06:	6839      	ldr	r1, [r7, #0]
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f000 fb69 	bl	800e4e0 <USBD_SetAddress>
      break;
 800de0e:	e01f      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800de10:	6839      	ldr	r1, [r7, #0]
 800de12:	6878      	ldr	r0, [r7, #4]
 800de14:	f000 fba8 	bl	800e568 <USBD_SetConfig>
 800de18:	4603      	mov	r3, r0
 800de1a:	73fb      	strb	r3, [r7, #15]
      break;
 800de1c:	e018      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800de1e:	6839      	ldr	r1, [r7, #0]
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f000 fc45 	bl	800e6b0 <USBD_GetConfig>
      break;
 800de26:	e013      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 fc75 	bl	800e71a <USBD_GetStatus>
      break;
 800de30:	e00e      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800de32:	6839      	ldr	r1, [r7, #0]
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	f000 fca3 	bl	800e780 <USBD_SetFeature>
      break;
 800de3a:	e009      	b.n	800de50 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800de3c:	6839      	ldr	r1, [r7, #0]
 800de3e:	6878      	ldr	r0, [r7, #4]
 800de40:	f000 fcb2 	bl	800e7a8 <USBD_ClrFeature>
      break;
 800de44:	e004      	b.n	800de50 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800de46:	6839      	ldr	r1, [r7, #0]
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f000 fd08 	bl	800e85e <USBD_CtlError>
      break;
 800de4e:	bf00      	nop
    }
    break;
 800de50:	e004      	b.n	800de5c <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800de52:	6839      	ldr	r1, [r7, #0]
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f000 fd02 	bl	800e85e <USBD_CtlError>
    break;
 800de5a:	bf00      	nop
  }

  return ret;
 800de5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3710      	adds	r7, #16
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop

0800de68 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b084      	sub	sp, #16
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
 800de70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800de72:	2300      	movs	r3, #0
 800de74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de7e:	2b40      	cmp	r3, #64	@ 0x40
 800de80:	d005      	beq.n	800de8e <USBD_StdItfReq+0x26>
 800de82:	2b40      	cmp	r3, #64	@ 0x40
 800de84:	d82e      	bhi.n	800dee4 <USBD_StdItfReq+0x7c>
 800de86:	2b00      	cmp	r3, #0
 800de88:	d001      	beq.n	800de8e <USBD_StdItfReq+0x26>
 800de8a:	2b20      	cmp	r3, #32
 800de8c:	d12a      	bne.n	800dee4 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de94:	3b01      	subs	r3, #1
 800de96:	2b02      	cmp	r3, #2
 800de98:	d81d      	bhi.n	800ded6 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	889b      	ldrh	r3, [r3, #4]
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d813      	bhi.n	800decc <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800deaa:	689b      	ldr	r3, [r3, #8]
 800deac:	6839      	ldr	r1, [r7, #0]
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	4798      	blx	r3
 800deb2:	4603      	mov	r3, r0
 800deb4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	88db      	ldrh	r3, [r3, #6]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d110      	bne.n	800dee0 <USBD_StdItfReq+0x78>
 800debe:	7bfb      	ldrb	r3, [r7, #15]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d10d      	bne.n	800dee0 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 fd95 	bl	800e9f4 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800deca:	e009      	b.n	800dee0 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800decc:	6839      	ldr	r1, [r7, #0]
 800dece:	6878      	ldr	r0, [r7, #4]
 800ded0:	f000 fcc5 	bl	800e85e <USBD_CtlError>
      break;
 800ded4:	e004      	b.n	800dee0 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800ded6:	6839      	ldr	r1, [r7, #0]
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f000 fcc0 	bl	800e85e <USBD_CtlError>
      break;
 800dede:	e000      	b.n	800dee2 <USBD_StdItfReq+0x7a>
      break;
 800dee0:	bf00      	nop
    }
    break;
 800dee2:	e004      	b.n	800deee <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800dee4:	6839      	ldr	r1, [r7, #0]
 800dee6:	6878      	ldr	r0, [r7, #4]
 800dee8:	f000 fcb9 	bl	800e85e <USBD_CtlError>
    break;
 800deec:	bf00      	nop
  }

  return ret;
 800deee:	7bfb      	ldrb	r3, [r7, #15]
}
 800def0:	4618      	mov	r0, r3
 800def2:	3710      	adds	r7, #16
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b084      	sub	sp, #16
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
 800df00:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800df02:	2300      	movs	r3, #0
 800df04:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	889b      	ldrh	r3, [r3, #4]
 800df0a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	781b      	ldrb	r3, [r3, #0]
 800df10:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800df14:	2b40      	cmp	r3, #64	@ 0x40
 800df16:	d007      	beq.n	800df28 <USBD_StdEPReq+0x30>
 800df18:	2b40      	cmp	r3, #64	@ 0x40
 800df1a:	f200 8142 	bhi.w	800e1a2 <USBD_StdEPReq+0x2aa>
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d00c      	beq.n	800df3c <USBD_StdEPReq+0x44>
 800df22:	2b20      	cmp	r3, #32
 800df24:	f040 813d 	bne.w	800e1a2 <USBD_StdEPReq+0x2aa>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df2e:	689b      	ldr	r3, [r3, #8]
 800df30:	6839      	ldr	r1, [r7, #0]
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	4798      	blx	r3
 800df36:	4603      	mov	r3, r0
 800df38:	73fb      	strb	r3, [r7, #15]
    break;
 800df3a:	e137      	b.n	800e1ac <USBD_StdEPReq+0x2b4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800df3c:	683b      	ldr	r3, [r7, #0]
 800df3e:	785b      	ldrb	r3, [r3, #1]
 800df40:	2b03      	cmp	r3, #3
 800df42:	d007      	beq.n	800df54 <USBD_StdEPReq+0x5c>
 800df44:	2b03      	cmp	r3, #3
 800df46:	f300 8126 	bgt.w	800e196 <USBD_StdEPReq+0x29e>
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d07d      	beq.n	800e04a <USBD_StdEPReq+0x152>
 800df4e:	2b01      	cmp	r3, #1
 800df50:	d03b      	beq.n	800dfca <USBD_StdEPReq+0xd2>
 800df52:	e120      	b.n	800e196 <USBD_StdEPReq+0x29e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df5a:	2b02      	cmp	r3, #2
 800df5c:	d002      	beq.n	800df64 <USBD_StdEPReq+0x6c>
 800df5e:	2b03      	cmp	r3, #3
 800df60:	d016      	beq.n	800df90 <USBD_StdEPReq+0x98>
 800df62:	e02c      	b.n	800dfbe <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df64:	7bbb      	ldrb	r3, [r7, #14]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d00d      	beq.n	800df86 <USBD_StdEPReq+0x8e>
 800df6a:	7bbb      	ldrb	r3, [r7, #14]
 800df6c:	2b80      	cmp	r3, #128	@ 0x80
 800df6e:	d00a      	beq.n	800df86 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800df70:	7bbb      	ldrb	r3, [r7, #14]
 800df72:	4619      	mov	r1, r3
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f7fe ffbb 	bl	800cef0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800df7a:	2180      	movs	r1, #128	@ 0x80
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f7fe ffb7 	bl	800cef0 <USBD_LL_StallEP>
 800df82:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800df84:	e020      	b.n	800dfc8 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 800df86:	6839      	ldr	r1, [r7, #0]
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f000 fc68 	bl	800e85e <USBD_CtlError>
        break;
 800df8e:	e01b      	b.n	800dfc8 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	885b      	ldrh	r3, [r3, #2]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d10e      	bne.n	800dfb6 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800df98:	7bbb      	ldrb	r3, [r7, #14]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d00b      	beq.n	800dfb6 <USBD_StdEPReq+0xbe>
 800df9e:	7bbb      	ldrb	r3, [r7, #14]
 800dfa0:	2b80      	cmp	r3, #128	@ 0x80
 800dfa2:	d008      	beq.n	800dfb6 <USBD_StdEPReq+0xbe>
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	88db      	ldrh	r3, [r3, #6]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d104      	bne.n	800dfb6 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800dfac:	7bbb      	ldrb	r3, [r7, #14]
 800dfae:	4619      	mov	r1, r3
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f7fe ff9d 	bl	800cef0 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f000 fd1c 	bl	800e9f4 <USBD_CtlSendStatus>

        break;
 800dfbc:	e004      	b.n	800dfc8 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 800dfbe:	6839      	ldr	r1, [r7, #0]
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f000 fc4c 	bl	800e85e <USBD_CtlError>
        break;
 800dfc6:	bf00      	nop
      }
      break;
 800dfc8:	e0ea      	b.n	800e1a0 <USBD_StdEPReq+0x2a8>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfd0:	2b02      	cmp	r3, #2
 800dfd2:	d002      	beq.n	800dfda <USBD_StdEPReq+0xe2>
 800dfd4:	2b03      	cmp	r3, #3
 800dfd6:	d016      	beq.n	800e006 <USBD_StdEPReq+0x10e>
 800dfd8:	e030      	b.n	800e03c <USBD_StdEPReq+0x144>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dfda:	7bbb      	ldrb	r3, [r7, #14]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d00d      	beq.n	800dffc <USBD_StdEPReq+0x104>
 800dfe0:	7bbb      	ldrb	r3, [r7, #14]
 800dfe2:	2b80      	cmp	r3, #128	@ 0x80
 800dfe4:	d00a      	beq.n	800dffc <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800dfe6:	7bbb      	ldrb	r3, [r7, #14]
 800dfe8:	4619      	mov	r1, r3
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f7fe ff80 	bl	800cef0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dff0:	2180      	movs	r1, #128	@ 0x80
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f7fe ff7c 	bl	800cef0 <USBD_LL_StallEP>
 800dff8:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800dffa:	e025      	b.n	800e048 <USBD_StdEPReq+0x150>
          USBD_CtlError(pdev, req);
 800dffc:	6839      	ldr	r1, [r7, #0]
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f000 fc2d 	bl	800e85e <USBD_CtlError>
        break;
 800e004:	e020      	b.n	800e048 <USBD_StdEPReq+0x150>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	885b      	ldrh	r3, [r3, #2]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d11b      	bne.n	800e046 <USBD_StdEPReq+0x14e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e00e:	7bbb      	ldrb	r3, [r7, #14]
 800e010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e014:	2b00      	cmp	r3, #0
 800e016:	d004      	beq.n	800e022 <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e018:	7bbb      	ldrb	r3, [r7, #14]
 800e01a:	4619      	mov	r1, r3
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f7fe ff86 	bl	800cf2e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f000 fce6 	bl	800e9f4 <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e02e:	689b      	ldr	r3, [r3, #8]
 800e030:	6839      	ldr	r1, [r7, #0]
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	4798      	blx	r3
 800e036:	4603      	mov	r3, r0
 800e038:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800e03a:	e004      	b.n	800e046 <USBD_StdEPReq+0x14e>

      default:
        USBD_CtlError(pdev, req);
 800e03c:	6839      	ldr	r1, [r7, #0]
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f000 fc0d 	bl	800e85e <USBD_CtlError>
        break;
 800e044:	e000      	b.n	800e048 <USBD_StdEPReq+0x150>
        break;
 800e046:	bf00      	nop
      }
      break;
 800e048:	e0aa      	b.n	800e1a0 <USBD_StdEPReq+0x2a8>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e050:	2b02      	cmp	r3, #2
 800e052:	d002      	beq.n	800e05a <USBD_StdEPReq+0x162>
 800e054:	2b03      	cmp	r3, #3
 800e056:	d032      	beq.n	800e0be <USBD_StdEPReq+0x1c6>
 800e058:	e097      	b.n	800e18a <USBD_StdEPReq+0x292>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e05a:	7bbb      	ldrb	r3, [r7, #14]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d007      	beq.n	800e070 <USBD_StdEPReq+0x178>
 800e060:	7bbb      	ldrb	r3, [r7, #14]
 800e062:	2b80      	cmp	r3, #128	@ 0x80
 800e064:	d004      	beq.n	800e070 <USBD_StdEPReq+0x178>
        {
          USBD_CtlError(pdev, req);
 800e066:	6839      	ldr	r1, [r7, #0]
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	f000 fbf8 	bl	800e85e <USBD_CtlError>
          break;
 800e06e:	e091      	b.n	800e194 <USBD_StdEPReq+0x29c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e070:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e074:	2b00      	cmp	r3, #0
 800e076:	da0b      	bge.n	800e090 <USBD_StdEPReq+0x198>
 800e078:	7bbb      	ldrb	r3, [r7, #14]
 800e07a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e07e:	4613      	mov	r3, r2
 800e080:	009b      	lsls	r3, r3, #2
 800e082:	4413      	add	r3, r2
 800e084:	009b      	lsls	r3, r3, #2
 800e086:	3310      	adds	r3, #16
 800e088:	687a      	ldr	r2, [r7, #4]
 800e08a:	4413      	add	r3, r2
 800e08c:	3304      	adds	r3, #4
 800e08e:	e00b      	b.n	800e0a8 <USBD_StdEPReq+0x1b0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800e090:	7bbb      	ldrb	r3, [r7, #14]
 800e092:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e096:	4613      	mov	r3, r2
 800e098:	009b      	lsls	r3, r3, #2
 800e09a:	4413      	add	r3, r2
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	4413      	add	r3, r2
 800e0a6:	3304      	adds	r3, #4
 800e0a8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	2202      	movs	r2, #2
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	6878      	ldr	r0, [r7, #4]
 800e0b8:	f000 fc42 	bl	800e940 <USBD_CtlSendData>
        break;
 800e0bc:	e06a      	b.n	800e194 <USBD_StdEPReq+0x29c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800e0be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	da11      	bge.n	800e0ea <USBD_StdEPReq+0x1f2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e0c6:	7bbb      	ldrb	r3, [r7, #14]
 800e0c8:	f003 020f 	and.w	r2, r3, #15
 800e0cc:	6879      	ldr	r1, [r7, #4]
 800e0ce:	4613      	mov	r3, r2
 800e0d0:	009b      	lsls	r3, r3, #2
 800e0d2:	4413      	add	r3, r2
 800e0d4:	009b      	lsls	r3, r3, #2
 800e0d6:	440b      	add	r3, r1
 800e0d8:	3324      	adds	r3, #36	@ 0x24
 800e0da:	881b      	ldrh	r3, [r3, #0]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d117      	bne.n	800e110 <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 800e0e0:	6839      	ldr	r1, [r7, #0]
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f000 fbbb 	bl	800e85e <USBD_CtlError>
            break;
 800e0e8:	e054      	b.n	800e194 <USBD_StdEPReq+0x29c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e0ea:	7bbb      	ldrb	r3, [r7, #14]
 800e0ec:	f003 020f 	and.w	r2, r3, #15
 800e0f0:	6879      	ldr	r1, [r7, #4]
 800e0f2:	4613      	mov	r3, r2
 800e0f4:	009b      	lsls	r3, r3, #2
 800e0f6:	4413      	add	r3, r2
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	440b      	add	r3, r1
 800e0fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e100:	881b      	ldrh	r3, [r3, #0]
 800e102:	2b00      	cmp	r3, #0
 800e104:	d104      	bne.n	800e110 <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 800e106:	6839      	ldr	r1, [r7, #0]
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fba8 	bl	800e85e <USBD_CtlError>
            break;
 800e10e:	e041      	b.n	800e194 <USBD_StdEPReq+0x29c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e110:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e114:	2b00      	cmp	r3, #0
 800e116:	da0b      	bge.n	800e130 <USBD_StdEPReq+0x238>
 800e118:	7bbb      	ldrb	r3, [r7, #14]
 800e11a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e11e:	4613      	mov	r3, r2
 800e120:	009b      	lsls	r3, r3, #2
 800e122:	4413      	add	r3, r2
 800e124:	009b      	lsls	r3, r3, #2
 800e126:	3310      	adds	r3, #16
 800e128:	687a      	ldr	r2, [r7, #4]
 800e12a:	4413      	add	r3, r2
 800e12c:	3304      	adds	r3, #4
 800e12e:	e00b      	b.n	800e148 <USBD_StdEPReq+0x250>
              &pdev->ep_out[ep_addr & 0x7FU];
 800e130:	7bbb      	ldrb	r3, [r7, #14]
 800e132:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e136:	4613      	mov	r3, r2
 800e138:	009b      	lsls	r3, r3, #2
 800e13a:	4413      	add	r3, r2
 800e13c:	009b      	lsls	r3, r3, #2
 800e13e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e142:	687a      	ldr	r2, [r7, #4]
 800e144:	4413      	add	r3, r2
 800e146:	3304      	adds	r3, #4
 800e148:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e14a:	7bbb      	ldrb	r3, [r7, #14]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d002      	beq.n	800e156 <USBD_StdEPReq+0x25e>
 800e150:	7bbb      	ldrb	r3, [r7, #14]
 800e152:	2b80      	cmp	r3, #128	@ 0x80
 800e154:	d103      	bne.n	800e15e <USBD_StdEPReq+0x266>
          {
            pep->status = 0x0000U;
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	2200      	movs	r2, #0
 800e15a:	601a      	str	r2, [r3, #0]
 800e15c:	e00e      	b.n	800e17c <USBD_StdEPReq+0x284>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e15e:	7bbb      	ldrb	r3, [r7, #14]
 800e160:	4619      	mov	r1, r3
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7fe ff02 	bl	800cf6c <USBD_LL_IsStallEP>
 800e168:	4603      	mov	r3, r0
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d003      	beq.n	800e176 <USBD_StdEPReq+0x27e>
          {
            pep->status = 0x0001U;
 800e16e:	68bb      	ldr	r3, [r7, #8]
 800e170:	2201      	movs	r2, #1
 800e172:	601a      	str	r2, [r3, #0]
 800e174:	e002      	b.n	800e17c <USBD_StdEPReq+0x284>
          }
          else
          {
            pep->status = 0x0000U;
 800e176:	68bb      	ldr	r3, [r7, #8]
 800e178:	2200      	movs	r2, #0
 800e17a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e17c:	68bb      	ldr	r3, [r7, #8]
 800e17e:	2202      	movs	r2, #2
 800e180:	4619      	mov	r1, r3
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f000 fbdc 	bl	800e940 <USBD_CtlSendData>
          break;
 800e188:	e004      	b.n	800e194 <USBD_StdEPReq+0x29c>

      default:
        USBD_CtlError(pdev, req);
 800e18a:	6839      	ldr	r1, [r7, #0]
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f000 fb66 	bl	800e85e <USBD_CtlError>
        break;
 800e192:	bf00      	nop
      }
      break;
 800e194:	e004      	b.n	800e1a0 <USBD_StdEPReq+0x2a8>

    default:
      USBD_CtlError(pdev, req);
 800e196:	6839      	ldr	r1, [r7, #0]
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f000 fb60 	bl	800e85e <USBD_CtlError>
      break;
 800e19e:	bf00      	nop
    }
    break;
 800e1a0:	e004      	b.n	800e1ac <USBD_StdEPReq+0x2b4>

  default:
    USBD_CtlError(pdev, req);
 800e1a2:	6839      	ldr	r1, [r7, #0]
 800e1a4:	6878      	ldr	r0, [r7, #4]
 800e1a6:	f000 fb5a 	bl	800e85e <USBD_CtlError>
    break;
 800e1aa:	bf00      	nop
  }

  return ret;
 800e1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	3710      	adds	r7, #16
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	bd80      	pop	{r7, pc}
	...

0800e1b8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b084      	sub	sp, #16
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	885b      	ldrh	r3, [r3, #2]
 800e1d2:	0a1b      	lsrs	r3, r3, #8
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	3b01      	subs	r3, #1
 800e1d8:	2b0e      	cmp	r3, #14
 800e1da:	f200 8152 	bhi.w	800e482 <USBD_GetDescriptor+0x2ca>
 800e1de:	a201      	add	r2, pc, #4	@ (adr r2, 800e1e4 <USBD_GetDescriptor+0x2c>)
 800e1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e4:	0800e255 	.word	0x0800e255
 800e1e8:	0800e26d 	.word	0x0800e26d
 800e1ec:	0800e2ad 	.word	0x0800e2ad
 800e1f0:	0800e483 	.word	0x0800e483
 800e1f4:	0800e483 	.word	0x0800e483
 800e1f8:	0800e423 	.word	0x0800e423
 800e1fc:	0800e44f 	.word	0x0800e44f
 800e200:	0800e483 	.word	0x0800e483
 800e204:	0800e483 	.word	0x0800e483
 800e208:	0800e483 	.word	0x0800e483
 800e20c:	0800e483 	.word	0x0800e483
 800e210:	0800e483 	.word	0x0800e483
 800e214:	0800e483 	.word	0x0800e483
 800e218:	0800e483 	.word	0x0800e483
 800e21c:	0800e221 	.word	0x0800e221
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e226:	69db      	ldr	r3, [r3, #28]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d00b      	beq.n	800e244 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e232:	69db      	ldr	r3, [r3, #28]
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	7c12      	ldrb	r2, [r2, #16]
 800e238:	f107 0108 	add.w	r1, r7, #8
 800e23c:	4610      	mov	r0, r2
 800e23e:	4798      	blx	r3
 800e240:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800e242:	e126      	b.n	800e492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800e244:	6839      	ldr	r1, [r7, #0]
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f000 fb09 	bl	800e85e <USBD_CtlError>
      err++;
 800e24c:	7afb      	ldrb	r3, [r7, #11]
 800e24e:	3301      	adds	r3, #1
 800e250:	72fb      	strb	r3, [r7, #11]
    break;
 800e252:	e11e      	b.n	800e492 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	687a      	ldr	r2, [r7, #4]
 800e25e:	7c12      	ldrb	r2, [r2, #16]
 800e260:	f107 0108 	add.w	r1, r7, #8
 800e264:	4610      	mov	r0, r2
 800e266:	4798      	blx	r3
 800e268:	60f8      	str	r0, [r7, #12]
    break;
 800e26a:	e112      	b.n	800e492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	7c1b      	ldrb	r3, [r3, #16]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d10d      	bne.n	800e290 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e27a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e27c:	f107 0208 	add.w	r2, r7, #8
 800e280:	4610      	mov	r0, r2
 800e282:	4798      	blx	r3
 800e284:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	3301      	adds	r3, #1
 800e28a:	2202      	movs	r2, #2
 800e28c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e28e:	e100      	b.n	800e492 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e298:	f107 0208 	add.w	r2, r7, #8
 800e29c:	4610      	mov	r0, r2
 800e29e:	4798      	blx	r3
 800e2a0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	2202      	movs	r2, #2
 800e2a8:	701a      	strb	r2, [r3, #0]
    break;
 800e2aa:	e0f2      	b.n	800e492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	885b      	ldrh	r3, [r3, #2]
 800e2b0:	b2db      	uxtb	r3, r3
 800e2b2:	2b05      	cmp	r3, #5
 800e2b4:	f200 80ac 	bhi.w	800e410 <USBD_GetDescriptor+0x258>
 800e2b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e2c0 <USBD_GetDescriptor+0x108>)
 800e2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2be:	bf00      	nop
 800e2c0:	0800e2d9 	.word	0x0800e2d9
 800e2c4:	0800e30d 	.word	0x0800e30d
 800e2c8:	0800e341 	.word	0x0800e341
 800e2cc:	0800e375 	.word	0x0800e375
 800e2d0:	0800e3a9 	.word	0x0800e3a9
 800e2d4:	0800e3dd 	.word	0x0800e3dd
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d00b      	beq.n	800e2fc <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	7c12      	ldrb	r2, [r2, #16]
 800e2f0:	f107 0108 	add.w	r1, r7, #8
 800e2f4:	4610      	mov	r0, r2
 800e2f6:	4798      	blx	r3
 800e2f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e2fa:	e091      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e2fc:	6839      	ldr	r1, [r7, #0]
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 faad 	bl	800e85e <USBD_CtlError>
        err++;
 800e304:	7afb      	ldrb	r3, [r7, #11]
 800e306:	3301      	adds	r3, #1
 800e308:	72fb      	strb	r3, [r7, #11]
      break;
 800e30a:	e089      	b.n	800e420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e312:	689b      	ldr	r3, [r3, #8]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d00b      	beq.n	800e330 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e31e:	689b      	ldr	r3, [r3, #8]
 800e320:	687a      	ldr	r2, [r7, #4]
 800e322:	7c12      	ldrb	r2, [r2, #16]
 800e324:	f107 0108 	add.w	r1, r7, #8
 800e328:	4610      	mov	r0, r2
 800e32a:	4798      	blx	r3
 800e32c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e32e:	e077      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e330:	6839      	ldr	r1, [r7, #0]
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f000 fa93 	bl	800e85e <USBD_CtlError>
        err++;
 800e338:	7afb      	ldrb	r3, [r7, #11]
 800e33a:	3301      	adds	r3, #1
 800e33c:	72fb      	strb	r3, [r7, #11]
      break;
 800e33e:	e06f      	b.n	800e420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d00b      	beq.n	800e364 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e352:	68db      	ldr	r3, [r3, #12]
 800e354:	687a      	ldr	r2, [r7, #4]
 800e356:	7c12      	ldrb	r2, [r2, #16]
 800e358:	f107 0108 	add.w	r1, r7, #8
 800e35c:	4610      	mov	r0, r2
 800e35e:	4798      	blx	r3
 800e360:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e362:	e05d      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e364:	6839      	ldr	r1, [r7, #0]
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f000 fa79 	bl	800e85e <USBD_CtlError>
        err++;
 800e36c:	7afb      	ldrb	r3, [r7, #11]
 800e36e:	3301      	adds	r3, #1
 800e370:	72fb      	strb	r3, [r7, #11]
      break;
 800e372:	e055      	b.n	800e420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e37a:	691b      	ldr	r3, [r3, #16]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d00b      	beq.n	800e398 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e386:	691b      	ldr	r3, [r3, #16]
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	7c12      	ldrb	r2, [r2, #16]
 800e38c:	f107 0108 	add.w	r1, r7, #8
 800e390:	4610      	mov	r0, r2
 800e392:	4798      	blx	r3
 800e394:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e396:	e043      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e398:	6839      	ldr	r1, [r7, #0]
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 fa5f 	bl	800e85e <USBD_CtlError>
        err++;
 800e3a0:	7afb      	ldrb	r3, [r7, #11]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	72fb      	strb	r3, [r7, #11]
      break;
 800e3a6:	e03b      	b.n	800e420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3ae:	695b      	ldr	r3, [r3, #20]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d00b      	beq.n	800e3cc <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3ba:	695b      	ldr	r3, [r3, #20]
 800e3bc:	687a      	ldr	r2, [r7, #4]
 800e3be:	7c12      	ldrb	r2, [r2, #16]
 800e3c0:	f107 0108 	add.w	r1, r7, #8
 800e3c4:	4610      	mov	r0, r2
 800e3c6:	4798      	blx	r3
 800e3c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e3ca:	e029      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e3cc:	6839      	ldr	r1, [r7, #0]
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f000 fa45 	bl	800e85e <USBD_CtlError>
        err++;
 800e3d4:	7afb      	ldrb	r3, [r7, #11]
 800e3d6:	3301      	adds	r3, #1
 800e3d8:	72fb      	strb	r3, [r7, #11]
      break;
 800e3da:	e021      	b.n	800e420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3e2:	699b      	ldr	r3, [r3, #24]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d00b      	beq.n	800e400 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3ee:	699b      	ldr	r3, [r3, #24]
 800e3f0:	687a      	ldr	r2, [r7, #4]
 800e3f2:	7c12      	ldrb	r2, [r2, #16]
 800e3f4:	f107 0108 	add.w	r1, r7, #8
 800e3f8:	4610      	mov	r0, r2
 800e3fa:	4798      	blx	r3
 800e3fc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e3fe:	e00f      	b.n	800e420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800e400:	6839      	ldr	r1, [r7, #0]
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 fa2b 	bl	800e85e <USBD_CtlError>
        err++;
 800e408:	7afb      	ldrb	r3, [r7, #11]
 800e40a:	3301      	adds	r3, #1
 800e40c:	72fb      	strb	r3, [r7, #11]
      break;
 800e40e:	e007      	b.n	800e420 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800e410:	6839      	ldr	r1, [r7, #0]
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f000 fa23 	bl	800e85e <USBD_CtlError>
      err++;
 800e418:	7afb      	ldrb	r3, [r7, #11]
 800e41a:	3301      	adds	r3, #1
 800e41c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800e41e:	bf00      	nop
    }
    break;
 800e420:	e037      	b.n	800e492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	7c1b      	ldrb	r3, [r3, #16]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d109      	bne.n	800e43e <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e432:	f107 0208 	add.w	r2, r7, #8
 800e436:	4610      	mov	r0, r2
 800e438:	4798      	blx	r3
 800e43a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800e43c:	e029      	b.n	800e492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800e43e:	6839      	ldr	r1, [r7, #0]
 800e440:	6878      	ldr	r0, [r7, #4]
 800e442:	f000 fa0c 	bl	800e85e <USBD_CtlError>
      err++;
 800e446:	7afb      	ldrb	r3, [r7, #11]
 800e448:	3301      	adds	r3, #1
 800e44a:	72fb      	strb	r3, [r7, #11]
    break;
 800e44c:	e021      	b.n	800e492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	7c1b      	ldrb	r3, [r3, #16]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d10d      	bne.n	800e472 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e45c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e45e:	f107 0208 	add.w	r2, r7, #8
 800e462:	4610      	mov	r0, r2
 800e464:	4798      	blx	r3
 800e466:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	3301      	adds	r3, #1
 800e46c:	2207      	movs	r2, #7
 800e46e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800e470:	e00f      	b.n	800e492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800e472:	6839      	ldr	r1, [r7, #0]
 800e474:	6878      	ldr	r0, [r7, #4]
 800e476:	f000 f9f2 	bl	800e85e <USBD_CtlError>
      err++;
 800e47a:	7afb      	ldrb	r3, [r7, #11]
 800e47c:	3301      	adds	r3, #1
 800e47e:	72fb      	strb	r3, [r7, #11]
    break;
 800e480:	e007      	b.n	800e492 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800e482:	6839      	ldr	r1, [r7, #0]
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f000 f9ea 	bl	800e85e <USBD_CtlError>
    err++;
 800e48a:	7afb      	ldrb	r3, [r7, #11]
 800e48c:	3301      	adds	r3, #1
 800e48e:	72fb      	strb	r3, [r7, #11]
    break;
 800e490:	bf00      	nop
  }

  if (err != 0U)
 800e492:	7afb      	ldrb	r3, [r7, #11]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d11e      	bne.n	800e4d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	88db      	ldrh	r3, [r3, #6]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d016      	beq.n	800e4ce <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800e4a0:	893b      	ldrh	r3, [r7, #8]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d00e      	beq.n	800e4c4 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	88da      	ldrh	r2, [r3, #6]
 800e4aa:	893b      	ldrh	r3, [r7, #8]
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	bf28      	it	cs
 800e4b0:	4613      	movcs	r3, r2
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800e4b6:	893b      	ldrh	r3, [r7, #8]
 800e4b8:	461a      	mov	r2, r3
 800e4ba:	68f9      	ldr	r1, [r7, #12]
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f000 fa3f 	bl	800e940 <USBD_CtlSendData>
 800e4c2:	e009      	b.n	800e4d8 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800e4c4:	6839      	ldr	r1, [r7, #0]
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f000 f9c9 	bl	800e85e <USBD_CtlError>
 800e4cc:	e004      	b.n	800e4d8 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800e4ce:	6878      	ldr	r0, [r7, #4]
 800e4d0:	f000 fa90 	bl	800e9f4 <USBD_CtlSendStatus>
 800e4d4:	e000      	b.n	800e4d8 <USBD_GetDescriptor+0x320>
    return;
 800e4d6:	bf00      	nop
    }
  }
}
 800e4d8:	3710      	adds	r7, #16
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	bd80      	pop	{r7, pc}
 800e4de:	bf00      	nop

0800e4e0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b084      	sub	sp, #16
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e4ea:	683b      	ldr	r3, [r7, #0]
 800e4ec:	889b      	ldrh	r3, [r3, #4]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d130      	bne.n	800e554 <USBD_SetAddress+0x74>
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	88db      	ldrh	r3, [r3, #6]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d12c      	bne.n	800e554 <USBD_SetAddress+0x74>
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	885b      	ldrh	r3, [r3, #2]
 800e4fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800e500:	d828      	bhi.n	800e554 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e502:	683b      	ldr	r3, [r7, #0]
 800e504:	885b      	ldrh	r3, [r3, #2]
 800e506:	b2db      	uxtb	r3, r3
 800e508:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e50c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e514:	2b03      	cmp	r3, #3
 800e516:	d104      	bne.n	800e522 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e518:	6839      	ldr	r1, [r7, #0]
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f000 f99f 	bl	800e85e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e520:	e01d      	b.n	800e55e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	7bfa      	ldrb	r2, [r7, #15]
 800e526:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e52a:	7bfb      	ldrb	r3, [r7, #15]
 800e52c:	4619      	mov	r1, r3
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f7fe fd48 	bl	800cfc4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e534:	6878      	ldr	r0, [r7, #4]
 800e536:	f000 fa5d 	bl	800e9f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e53a:	7bfb      	ldrb	r3, [r7, #15]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d004      	beq.n	800e54a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2202      	movs	r2, #2
 800e544:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e548:	e009      	b.n	800e55e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2201      	movs	r2, #1
 800e54e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e552:	e004      	b.n	800e55e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e554:	6839      	ldr	r1, [r7, #0]
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f000 f981 	bl	800e85e <USBD_CtlError>
  }
}
 800e55c:	bf00      	nop
 800e55e:	bf00      	nop
 800e560:	3710      	adds	r7, #16
 800e562:	46bd      	mov	sp, r7
 800e564:	bd80      	pop	{r7, pc}
	...

0800e568 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b084      	sub	sp, #16
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
 800e570:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e572:	2300      	movs	r3, #0
 800e574:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	885b      	ldrh	r3, [r3, #2]
 800e57a:	b2da      	uxtb	r2, r3
 800e57c:	4b4b      	ldr	r3, [pc, #300]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e57e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e580:	4b4a      	ldr	r3, [pc, #296]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	2b01      	cmp	r3, #1
 800e586:	d905      	bls.n	800e594 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e588:	6839      	ldr	r1, [r7, #0]
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f000 f967 	bl	800e85e <USBD_CtlError>
    return USBD_FAIL;
 800e590:	2303      	movs	r3, #3
 800e592:	e087      	b.n	800e6a4 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e59a:	2b02      	cmp	r3, #2
 800e59c:	d002      	beq.n	800e5a4 <USBD_SetConfig+0x3c>
 800e59e:	2b03      	cmp	r3, #3
 800e5a0:	d025      	beq.n	800e5ee <USBD_SetConfig+0x86>
 800e5a2:	e071      	b.n	800e688 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800e5a4:	4b41      	ldr	r3, [pc, #260]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d01c      	beq.n	800e5e6 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800e5ac:	4b3f      	ldr	r3, [pc, #252]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e5ae:	781b      	ldrb	r3, [r3, #0]
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800e5b6:	4b3d      	ldr	r3, [pc, #244]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff f96d 	bl	800d89c <USBD_SetClassConfig>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800e5c6:	7bfb      	ldrb	r3, [r7, #15]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d004      	beq.n	800e5d6 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800e5cc:	6839      	ldr	r1, [r7, #0]
 800e5ce:	6878      	ldr	r0, [r7, #4]
 800e5d0:	f000 f945 	bl	800e85e <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800e5d4:	e065      	b.n	800e6a2 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f000 fa0c 	bl	800e9f4 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2203      	movs	r2, #3
 800e5e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 800e5e4:	e05d      	b.n	800e6a2 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 fa04 	bl	800e9f4 <USBD_CtlSendStatus>
    break;
 800e5ec:	e059      	b.n	800e6a2 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800e5ee:	4b2f      	ldr	r3, [pc, #188]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d112      	bne.n	800e61c <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2202      	movs	r2, #2
 800e5fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      pdev->dev_config = cfgidx;
 800e5fe:	4b2b      	ldr	r3, [pc, #172]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e600:	781b      	ldrb	r3, [r3, #0]
 800e602:	461a      	mov	r2, r3
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e608:	4b28      	ldr	r3, [pc, #160]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e60a:	781b      	ldrb	r3, [r3, #0]
 800e60c:	4619      	mov	r1, r3
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f7ff f960 	bl	800d8d4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	f000 f9ed 	bl	800e9f4 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800e61a:	e042      	b.n	800e6a2 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800e61c:	4b23      	ldr	r3, [pc, #140]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e61e:	781b      	ldrb	r3, [r3, #0]
 800e620:	461a      	mov	r2, r3
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	429a      	cmp	r2, r3
 800e628:	d02a      	beq.n	800e680 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	685b      	ldr	r3, [r3, #4]
 800e62e:	b2db      	uxtb	r3, r3
 800e630:	4619      	mov	r1, r3
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f7ff f94e 	bl	800d8d4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800e638:	4b1c      	ldr	r3, [pc, #112]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	461a      	mov	r2, r3
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800e642:	4b1a      	ldr	r3, [pc, #104]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	4619      	mov	r1, r3
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f7ff f927 	bl	800d89c <USBD_SetClassConfig>
 800e64e:	4603      	mov	r3, r0
 800e650:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800e652:	7bfb      	ldrb	r3, [r7, #15]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00f      	beq.n	800e678 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800e658:	6839      	ldr	r1, [r7, #0]
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f000 f8ff 	bl	800e85e <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	b2db      	uxtb	r3, r3
 800e666:	4619      	mov	r1, r3
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f7ff f933 	bl	800d8d4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2202      	movs	r2, #2
 800e672:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 800e676:	e014      	b.n	800e6a2 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f000 f9bb 	bl	800e9f4 <USBD_CtlSendStatus>
    break;
 800e67e:	e010      	b.n	800e6a2 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f000 f9b7 	bl	800e9f4 <USBD_CtlSendStatus>
    break;
 800e686:	e00c      	b.n	800e6a2 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800e688:	6839      	ldr	r1, [r7, #0]
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 f8e7 	bl	800e85e <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e690:	4b06      	ldr	r3, [pc, #24]	@ (800e6ac <USBD_SetConfig+0x144>)
 800e692:	781b      	ldrb	r3, [r3, #0]
 800e694:	4619      	mov	r1, r3
 800e696:	6878      	ldr	r0, [r7, #4]
 800e698:	f7ff f91c 	bl	800d8d4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800e69c:	2303      	movs	r3, #3
 800e69e:	73fb      	strb	r3, [r7, #15]
    break;
 800e6a0:	bf00      	nop
  }

  return ret;
 800e6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	3710      	adds	r7, #16
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}
 800e6ac:	2000ebd8 	.word	0x2000ebd8

0800e6b0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b082      	sub	sp, #8
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	88db      	ldrh	r3, [r3, #6]
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	d004      	beq.n	800e6cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e6c2:	6839      	ldr	r1, [r7, #0]
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f000 f8ca 	bl	800e85e <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800e6ca:	e022      	b.n	800e712 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6d2:	2b02      	cmp	r3, #2
 800e6d4:	dc02      	bgt.n	800e6dc <USBD_GetConfig+0x2c>
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	dc03      	bgt.n	800e6e2 <USBD_GetConfig+0x32>
 800e6da:	e015      	b.n	800e708 <USBD_GetConfig+0x58>
 800e6dc:	2b03      	cmp	r3, #3
 800e6de:	d00b      	beq.n	800e6f8 <USBD_GetConfig+0x48>
 800e6e0:	e012      	b.n	800e708 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	3308      	adds	r3, #8
 800e6ec:	2201      	movs	r2, #1
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f000 f925 	bl	800e940 <USBD_CtlSendData>
      break;
 800e6f6:	e00c      	b.n	800e712 <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	3304      	adds	r3, #4
 800e6fc:	2201      	movs	r2, #1
 800e6fe:	4619      	mov	r1, r3
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f000 f91d 	bl	800e940 <USBD_CtlSendData>
      break;
 800e706:	e004      	b.n	800e712 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 f8a7 	bl	800e85e <USBD_CtlError>
      break;
 800e710:	bf00      	nop
}
 800e712:	bf00      	nop
 800e714:	3708      	adds	r7, #8
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}

0800e71a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e71a:	b580      	push	{r7, lr}
 800e71c:	b082      	sub	sp, #8
 800e71e:	af00      	add	r7, sp, #0
 800e720:	6078      	str	r0, [r7, #4]
 800e722:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e72a:	3b01      	subs	r3, #1
 800e72c:	2b02      	cmp	r3, #2
 800e72e:	d81e      	bhi.n	800e76e <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	88db      	ldrh	r3, [r3, #6]
 800e734:	2b02      	cmp	r3, #2
 800e736:	d004      	beq.n	800e742 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800e738:	6839      	ldr	r1, [r7, #0]
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f000 f88f 	bl	800e85e <USBD_CtlError>
      break;
 800e740:	e01a      	b.n	800e778 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	2201      	movs	r2, #1
 800e746:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d005      	beq.n	800e75e <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	68db      	ldr	r3, [r3, #12]
 800e756:	f043 0202 	orr.w	r2, r3, #2
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	330c      	adds	r3, #12
 800e762:	2202      	movs	r2, #2
 800e764:	4619      	mov	r1, r3
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	f000 f8ea 	bl	800e940 <USBD_CtlSendData>
    break;
 800e76c:	e004      	b.n	800e778 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800e76e:	6839      	ldr	r1, [r7, #0]
 800e770:	6878      	ldr	r0, [r7, #4]
 800e772:	f000 f874 	bl	800e85e <USBD_CtlError>
    break;
 800e776:	bf00      	nop
  }
}
 800e778:	bf00      	nop
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b082      	sub	sp, #8
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	885b      	ldrh	r3, [r3, #2]
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d106      	bne.n	800e7a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	2201      	movs	r2, #1
 800e796:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f000 f92a 	bl	800e9f4 <USBD_CtlSendStatus>
  }
}
 800e7a0:	bf00      	nop
 800e7a2:	3708      	adds	r7, #8
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	bd80      	pop	{r7, pc}

0800e7a8 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
 800e7b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7b8:	3b01      	subs	r3, #1
 800e7ba:	2b02      	cmp	r3, #2
 800e7bc:	d80b      	bhi.n	800e7d6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	885b      	ldrh	r3, [r3, #2]
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d10c      	bne.n	800e7e0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 f910 	bl	800e9f4 <USBD_CtlSendStatus>
      }
      break;
 800e7d4:	e004      	b.n	800e7e0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800e7d6:	6839      	ldr	r1, [r7, #0]
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f000 f840 	bl	800e85e <USBD_CtlError>
      break;
 800e7de:	e000      	b.n	800e7e2 <USBD_ClrFeature+0x3a>
      break;
 800e7e0:	bf00      	nop
  }
}
 800e7e2:	bf00      	nop
 800e7e4:	3708      	adds	r7, #8
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	bd80      	pop	{r7, pc}

0800e7ea <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e7ea:	b580      	push	{r7, lr}
 800e7ec:	b084      	sub	sp, #16
 800e7ee:	af00      	add	r7, sp, #0
 800e7f0:	6078      	str	r0, [r7, #4]
 800e7f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	781a      	ldrb	r2, [r3, #0]
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	3301      	adds	r3, #1
 800e804:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	781a      	ldrb	r2, [r3, #0]
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	3301      	adds	r3, #1
 800e812:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e814:	68f8      	ldr	r0, [r7, #12]
 800e816:	f7ff fa9a 	bl	800dd4e <SWAPBYTE>
 800e81a:	4603      	mov	r3, r0
 800e81c:	461a      	mov	r2, r3
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	3301      	adds	r3, #1
 800e826:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	3301      	adds	r3, #1
 800e82c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e82e:	68f8      	ldr	r0, [r7, #12]
 800e830:	f7ff fa8d 	bl	800dd4e <SWAPBYTE>
 800e834:	4603      	mov	r3, r0
 800e836:	461a      	mov	r2, r3
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	3301      	adds	r3, #1
 800e840:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	3301      	adds	r3, #1
 800e846:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e848:	68f8      	ldr	r0, [r7, #12]
 800e84a:	f7ff fa80 	bl	800dd4e <SWAPBYTE>
 800e84e:	4603      	mov	r3, r0
 800e850:	461a      	mov	r2, r3
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	80da      	strh	r2, [r3, #6]
}
 800e856:	bf00      	nop
 800e858:	3710      	adds	r7, #16
 800e85a:	46bd      	mov	sp, r7
 800e85c:	bd80      	pop	{r7, pc}

0800e85e <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e85e:	b580      	push	{r7, lr}
 800e860:	b082      	sub	sp, #8
 800e862:	af00      	add	r7, sp, #0
 800e864:	6078      	str	r0, [r7, #4]
 800e866:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e868:	2180      	movs	r1, #128	@ 0x80
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7fe fb40 	bl	800cef0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e870:	2100      	movs	r1, #0
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f7fe fb3c 	bl	800cef0 <USBD_LL_StallEP>
}
 800e878:	bf00      	nop
 800e87a:	3708      	adds	r7, #8
 800e87c:	46bd      	mov	sp, r7
 800e87e:	bd80      	pop	{r7, pc}

0800e880 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b086      	sub	sp, #24
 800e884:	af00      	add	r7, sp, #0
 800e886:	60f8      	str	r0, [r7, #12]
 800e888:	60b9      	str	r1, [r7, #8]
 800e88a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e88c:	2300      	movs	r3, #0
 800e88e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d036      	beq.n	800e904 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e89a:	6938      	ldr	r0, [r7, #16]
 800e89c:	f000 f836 	bl	800e90c <USBD_GetLen>
 800e8a0:	4603      	mov	r3, r0
 800e8a2:	3301      	adds	r3, #1
 800e8a4:	b29b      	uxth	r3, r3
 800e8a6:	005b      	lsls	r3, r3, #1
 800e8a8:	b29a      	uxth	r2, r3
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e8ae:	7dfb      	ldrb	r3, [r7, #23]
 800e8b0:	68ba      	ldr	r2, [r7, #8]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	687a      	ldr	r2, [r7, #4]
 800e8b6:	7812      	ldrb	r2, [r2, #0]
 800e8b8:	701a      	strb	r2, [r3, #0]
  idx++;
 800e8ba:	7dfb      	ldrb	r3, [r7, #23]
 800e8bc:	3301      	adds	r3, #1
 800e8be:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e8c0:	7dfb      	ldrb	r3, [r7, #23]
 800e8c2:	68ba      	ldr	r2, [r7, #8]
 800e8c4:	4413      	add	r3, r2
 800e8c6:	2203      	movs	r2, #3
 800e8c8:	701a      	strb	r2, [r3, #0]
  idx++;
 800e8ca:	7dfb      	ldrb	r3, [r7, #23]
 800e8cc:	3301      	adds	r3, #1
 800e8ce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e8d0:	e013      	b.n	800e8fa <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e8d2:	7dfb      	ldrb	r3, [r7, #23]
 800e8d4:	68ba      	ldr	r2, [r7, #8]
 800e8d6:	4413      	add	r3, r2
 800e8d8:	693a      	ldr	r2, [r7, #16]
 800e8da:	7812      	ldrb	r2, [r2, #0]
 800e8dc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e8de:	693b      	ldr	r3, [r7, #16]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	613b      	str	r3, [r7, #16]
    idx++;
 800e8e4:	7dfb      	ldrb	r3, [r7, #23]
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e8ea:	7dfb      	ldrb	r3, [r7, #23]
 800e8ec:	68ba      	ldr	r2, [r7, #8]
 800e8ee:	4413      	add	r3, r2
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	701a      	strb	r2, [r3, #0]
    idx++;
 800e8f4:	7dfb      	ldrb	r3, [r7, #23]
 800e8f6:	3301      	adds	r3, #1
 800e8f8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e8fa:	693b      	ldr	r3, [r7, #16]
 800e8fc:	781b      	ldrb	r3, [r3, #0]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1e7      	bne.n	800e8d2 <USBD_GetString+0x52>
 800e902:	e000      	b.n	800e906 <USBD_GetString+0x86>
    return;
 800e904:	bf00      	nop
  }
}
 800e906:	3718      	adds	r7, #24
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e90c:	b480      	push	{r7}
 800e90e:	b085      	sub	sp, #20
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e914:	2300      	movs	r3, #0
 800e916:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e91c:	e005      	b.n	800e92a <USBD_GetLen+0x1e>
  {
    len++;
 800e91e:	7bfb      	ldrb	r3, [r7, #15]
 800e920:	3301      	adds	r3, #1
 800e922:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	3301      	adds	r3, #1
 800e928:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e92a:	68bb      	ldr	r3, [r7, #8]
 800e92c:	781b      	ldrb	r3, [r3, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1f5      	bne.n	800e91e <USBD_GetLen+0x12>
  }

  return len;
 800e932:	7bfb      	ldrb	r3, [r7, #15]
}
 800e934:	4618      	mov	r0, r3
 800e936:	3714      	adds	r7, #20
 800e938:	46bd      	mov	sp, r7
 800e93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93e:	4770      	bx	lr

0800e940 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b084      	sub	sp, #16
 800e944:	af00      	add	r7, sp, #0
 800e946:	60f8      	str	r0, [r7, #12]
 800e948:	60b9      	str	r1, [r7, #8]
 800e94a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	2202      	movs	r2, #2
 800e950:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	687a      	ldr	r2, [r7, #4]
 800e958:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	687a      	ldr	r2, [r7, #4]
 800e95e:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	68ba      	ldr	r2, [r7, #8]
 800e964:	2100      	movs	r1, #0
 800e966:	68f8      	ldr	r0, [r7, #12]
 800e968:	f7fe fb4b 	bl	800d002 <USBD_LL_Transmit>

  return USBD_OK;
 800e96c:	2300      	movs	r3, #0
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3710      	adds	r7, #16
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}

0800e976 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e976:	b580      	push	{r7, lr}
 800e978:	b084      	sub	sp, #16
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	60f8      	str	r0, [r7, #12]
 800e97e:	60b9      	str	r1, [r7, #8]
 800e980:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	68ba      	ldr	r2, [r7, #8]
 800e986:	2100      	movs	r1, #0
 800e988:	68f8      	ldr	r0, [r7, #12]
 800e98a:	f7fe fb3a 	bl	800d002 <USBD_LL_Transmit>

  return USBD_OK;
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	3710      	adds	r7, #16
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}

0800e998 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b084      	sub	sp, #16
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	60f8      	str	r0, [r7, #12]
 800e9a0:	60b9      	str	r1, [r7, #8]
 800e9a2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	2203      	movs	r2, #3
 800e9a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	687a      	ldr	r2, [r7, #4]
 800e9b0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  pdev->ep_out[0].rem_length = len;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	687a      	ldr	r2, [r7, #4]
 800e9b8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	68ba      	ldr	r2, [r7, #8]
 800e9c0:	2100      	movs	r1, #0
 800e9c2:	68f8      	ldr	r0, [r7, #12]
 800e9c4:	f7fe fb3e 	bl	800d044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3710      	adds	r7, #16
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}

0800e9d2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e9d2:	b580      	push	{r7, lr}
 800e9d4:	b084      	sub	sp, #16
 800e9d6:	af00      	add	r7, sp, #0
 800e9d8:	60f8      	str	r0, [r7, #12]
 800e9da:	60b9      	str	r1, [r7, #8]
 800e9dc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	68ba      	ldr	r2, [r7, #8]
 800e9e2:	2100      	movs	r1, #0
 800e9e4:	68f8      	ldr	r0, [r7, #12]
 800e9e6:	f7fe fb2d 	bl	800d044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e9ea:	2300      	movs	r3, #0
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3710      	adds	r7, #16
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}

0800e9f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b082      	sub	sp, #8
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2204      	movs	r2, #4
 800ea00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ea04:	2300      	movs	r3, #0
 800ea06:	2200      	movs	r2, #0
 800ea08:	2100      	movs	r1, #0
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f7fe faf9 	bl	800d002 <USBD_LL_Transmit>

  return USBD_OK;
 800ea10:	2300      	movs	r3, #0
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3708      	adds	r7, #8
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}

0800ea1a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b082      	sub	sp, #8
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2205      	movs	r2, #5
 800ea26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	2100      	movs	r1, #0
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f7fe fb07 	bl	800d044 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ea36:	2300      	movs	r3, #0
}
 800ea38:	4618      	mov	r0, r3
 800ea3a:	3708      	adds	r7, #8
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}

0800ea40 <memset>:
 800ea40:	4402      	add	r2, r0
 800ea42:	4603      	mov	r3, r0
 800ea44:	4293      	cmp	r3, r2
 800ea46:	d100      	bne.n	800ea4a <memset+0xa>
 800ea48:	4770      	bx	lr
 800ea4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ea4e:	e7f9      	b.n	800ea44 <memset+0x4>

0800ea50 <__errno>:
 800ea50:	4b01      	ldr	r3, [pc, #4]	@ (800ea58 <__errno+0x8>)
 800ea52:	6818      	ldr	r0, [r3, #0]
 800ea54:	4770      	bx	lr
 800ea56:	bf00      	nop
 800ea58:	200001f8 	.word	0x200001f8

0800ea5c <__libc_init_array>:
 800ea5c:	b570      	push	{r4, r5, r6, lr}
 800ea5e:	4d0d      	ldr	r5, [pc, #52]	@ (800ea94 <__libc_init_array+0x38>)
 800ea60:	2600      	movs	r6, #0
 800ea62:	4c0d      	ldr	r4, [pc, #52]	@ (800ea98 <__libc_init_array+0x3c>)
 800ea64:	1b64      	subs	r4, r4, r5
 800ea66:	10a4      	asrs	r4, r4, #2
 800ea68:	42a6      	cmp	r6, r4
 800ea6a:	d109      	bne.n	800ea80 <__libc_init_array+0x24>
 800ea6c:	4d0b      	ldr	r5, [pc, #44]	@ (800ea9c <__libc_init_array+0x40>)
 800ea6e:	2600      	movs	r6, #0
 800ea70:	4c0b      	ldr	r4, [pc, #44]	@ (800eaa0 <__libc_init_array+0x44>)
 800ea72:	f000 ffbb 	bl	800f9ec <_init>
 800ea76:	1b64      	subs	r4, r4, r5
 800ea78:	10a4      	asrs	r4, r4, #2
 800ea7a:	42a6      	cmp	r6, r4
 800ea7c:	d105      	bne.n	800ea8a <__libc_init_array+0x2e>
 800ea7e:	bd70      	pop	{r4, r5, r6, pc}
 800ea80:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea84:	3601      	adds	r6, #1
 800ea86:	4798      	blx	r3
 800ea88:	e7ee      	b.n	800ea68 <__libc_init_array+0xc>
 800ea8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea8e:	3601      	adds	r6, #1
 800ea90:	4798      	blx	r3
 800ea92:	e7f2      	b.n	800ea7a <__libc_init_array+0x1e>
 800ea94:	0800fb50 	.word	0x0800fb50
 800ea98:	0800fb50 	.word	0x0800fb50
 800ea9c:	0800fb50 	.word	0x0800fb50
 800eaa0:	0800fb54 	.word	0x0800fb54

0800eaa4 <pow>:
 800eaa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaa6:	ec55 4b11 	vmov	r4, r5, d1
 800eaaa:	ed2d 8b02 	vpush	{d8}
 800eaae:	eeb0 8a40 	vmov.f32	s16, s0
 800eab2:	eef0 8a60 	vmov.f32	s17, s1
 800eab6:	f000 f8b7 	bl	800ec28 <__ieee754_pow>
 800eaba:	4622      	mov	r2, r4
 800eabc:	462b      	mov	r3, r5
 800eabe:	4620      	mov	r0, r4
 800eac0:	4629      	mov	r1, r5
 800eac2:	ec57 6b10 	vmov	r6, r7, d0
 800eac6:	f7f2 f82d 	bl	8000b24 <__aeabi_dcmpun>
 800eaca:	2800      	cmp	r0, #0
 800eacc:	d13b      	bne.n	800eb46 <pow+0xa2>
 800eace:	2200      	movs	r2, #0
 800ead0:	2300      	movs	r3, #0
 800ead2:	ec51 0b18 	vmov	r0, r1, d8
 800ead6:	f7f1 fff3 	bl	8000ac0 <__aeabi_dcmpeq>
 800eada:	b1b8      	cbz	r0, 800eb0c <pow+0x68>
 800eadc:	2200      	movs	r2, #0
 800eade:	2300      	movs	r3, #0
 800eae0:	4620      	mov	r0, r4
 800eae2:	4629      	mov	r1, r5
 800eae4:	f7f1 ffec 	bl	8000ac0 <__aeabi_dcmpeq>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	d146      	bne.n	800eb7a <pow+0xd6>
 800eaec:	ec45 4b10 	vmov	d0, r4, r5
 800eaf0:	f000 f848 	bl	800eb84 <finite>
 800eaf4:	b338      	cbz	r0, 800eb46 <pow+0xa2>
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	2300      	movs	r3, #0
 800eafa:	4620      	mov	r0, r4
 800eafc:	4629      	mov	r1, r5
 800eafe:	f7f1 ffe9 	bl	8000ad4 <__aeabi_dcmplt>
 800eb02:	b300      	cbz	r0, 800eb46 <pow+0xa2>
 800eb04:	f7ff ffa4 	bl	800ea50 <__errno>
 800eb08:	2322      	movs	r3, #34	@ 0x22
 800eb0a:	e01b      	b.n	800eb44 <pow+0xa0>
 800eb0c:	ec47 6b10 	vmov	d0, r6, r7
 800eb10:	f000 f838 	bl	800eb84 <finite>
 800eb14:	b9e0      	cbnz	r0, 800eb50 <pow+0xac>
 800eb16:	eeb0 0a48 	vmov.f32	s0, s16
 800eb1a:	eef0 0a68 	vmov.f32	s1, s17
 800eb1e:	f000 f831 	bl	800eb84 <finite>
 800eb22:	b1a8      	cbz	r0, 800eb50 <pow+0xac>
 800eb24:	ec45 4b10 	vmov	d0, r4, r5
 800eb28:	f000 f82c 	bl	800eb84 <finite>
 800eb2c:	b180      	cbz	r0, 800eb50 <pow+0xac>
 800eb2e:	4632      	mov	r2, r6
 800eb30:	463b      	mov	r3, r7
 800eb32:	4630      	mov	r0, r6
 800eb34:	4639      	mov	r1, r7
 800eb36:	f7f1 fff5 	bl	8000b24 <__aeabi_dcmpun>
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	d0e2      	beq.n	800eb04 <pow+0x60>
 800eb3e:	f7ff ff87 	bl	800ea50 <__errno>
 800eb42:	2321      	movs	r3, #33	@ 0x21
 800eb44:	6003      	str	r3, [r0, #0]
 800eb46:	ecbd 8b02 	vpop	{d8}
 800eb4a:	ec47 6b10 	vmov	d0, r6, r7
 800eb4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb50:	2200      	movs	r2, #0
 800eb52:	2300      	movs	r3, #0
 800eb54:	4630      	mov	r0, r6
 800eb56:	4639      	mov	r1, r7
 800eb58:	f7f1 ffb2 	bl	8000ac0 <__aeabi_dcmpeq>
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	d0f2      	beq.n	800eb46 <pow+0xa2>
 800eb60:	eeb0 0a48 	vmov.f32	s0, s16
 800eb64:	eef0 0a68 	vmov.f32	s1, s17
 800eb68:	f000 f80c 	bl	800eb84 <finite>
 800eb6c:	2800      	cmp	r0, #0
 800eb6e:	d0ea      	beq.n	800eb46 <pow+0xa2>
 800eb70:	ec45 4b10 	vmov	d0, r4, r5
 800eb74:	f000 f806 	bl	800eb84 <finite>
 800eb78:	e7c3      	b.n	800eb02 <pow+0x5e>
 800eb7a:	2600      	movs	r6, #0
 800eb7c:	4f00      	ldr	r7, [pc, #0]	@ (800eb80 <pow+0xdc>)
 800eb7e:	e7e2      	b.n	800eb46 <pow+0xa2>
 800eb80:	3ff00000 	.word	0x3ff00000

0800eb84 <finite>:
 800eb84:	b082      	sub	sp, #8
 800eb86:	ed8d 0b00 	vstr	d0, [sp]
 800eb8a:	9801      	ldr	r0, [sp, #4]
 800eb8c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800eb90:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800eb94:	0fc0      	lsrs	r0, r0, #31
 800eb96:	b002      	add	sp, #8
 800eb98:	4770      	bx	lr
	...

0800eb9c <round>:
 800eb9c:	ec51 0b10 	vmov	r0, r1, d0
 800eba0:	b570      	push	{r4, r5, r6, lr}
 800eba2:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800eba6:	460b      	mov	r3, r1
 800eba8:	4605      	mov	r5, r0
 800ebaa:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800ebae:	2a13      	cmp	r2, #19
 800ebb0:	dc1b      	bgt.n	800ebea <round+0x4e>
 800ebb2:	2a00      	cmp	r2, #0
 800ebb4:	da0b      	bge.n	800ebce <round+0x32>
 800ebb6:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800ebba:	3201      	adds	r2, #1
 800ebbc:	bf04      	itt	eq
 800ebbe:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800ebc2:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	4619      	mov	r1, r3
 800ebca:	4610      	mov	r0, r2
 800ebcc:	e015      	b.n	800ebfa <round+0x5e>
 800ebce:	4c15      	ldr	r4, [pc, #84]	@ (800ec24 <round+0x88>)
 800ebd0:	4114      	asrs	r4, r2
 800ebd2:	ea04 0601 	and.w	r6, r4, r1
 800ebd6:	4306      	orrs	r6, r0
 800ebd8:	d00f      	beq.n	800ebfa <round+0x5e>
 800ebda:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800ebde:	fa41 f202 	asr.w	r2, r1, r2
 800ebe2:	4413      	add	r3, r2
 800ebe4:	ea23 0304 	bic.w	r3, r3, r4
 800ebe8:	e7ed      	b.n	800ebc6 <round+0x2a>
 800ebea:	2a33      	cmp	r2, #51	@ 0x33
 800ebec:	dd08      	ble.n	800ec00 <round+0x64>
 800ebee:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800ebf2:	d102      	bne.n	800ebfa <round+0x5e>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	f7f1 fb45 	bl	8000284 <__adddf3>
 800ebfa:	ec41 0b10 	vmov	d0, r0, r1
 800ebfe:	bd70      	pop	{r4, r5, r6, pc}
 800ec00:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800ec04:	f04f 34ff 	mov.w	r4, #4294967295
 800ec08:	40f4      	lsrs	r4, r6
 800ec0a:	4204      	tst	r4, r0
 800ec0c:	d0f5      	beq.n	800ebfa <round+0x5e>
 800ec0e:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800ec12:	2201      	movs	r2, #1
 800ec14:	408a      	lsls	r2, r1
 800ec16:	1952      	adds	r2, r2, r5
 800ec18:	bf28      	it	cs
 800ec1a:	3301      	addcs	r3, #1
 800ec1c:	ea22 0204 	bic.w	r2, r2, r4
 800ec20:	e7d2      	b.n	800ebc8 <round+0x2c>
 800ec22:	bf00      	nop
 800ec24:	000fffff 	.word	0x000fffff

0800ec28 <__ieee754_pow>:
 800ec28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec2c:	b091      	sub	sp, #68	@ 0x44
 800ec2e:	ed8d 1b00 	vstr	d1, [sp]
 800ec32:	e9dd 1900 	ldrd	r1, r9, [sp]
 800ec36:	ec57 6b10 	vmov	r6, r7, d0
 800ec3a:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800ec3e:	ea5a 0001 	orrs.w	r0, sl, r1
 800ec42:	d113      	bne.n	800ec6c <__ieee754_pow+0x44>
 800ec44:	19b3      	adds	r3, r6, r6
 800ec46:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800ec4a:	4152      	adcs	r2, r2
 800ec4c:	4298      	cmp	r0, r3
 800ec4e:	4b96      	ldr	r3, [pc, #600]	@ (800eea8 <__ieee754_pow+0x280>)
 800ec50:	4193      	sbcs	r3, r2
 800ec52:	f080 84e7 	bcs.w	800f624 <__ieee754_pow+0x9fc>
 800ec56:	4630      	mov	r0, r6
 800ec58:	4639      	mov	r1, r7
 800ec5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec5e:	f7f1 fb11 	bl	8000284 <__adddf3>
 800ec62:	ec41 0b10 	vmov	d0, r0, r1
 800ec66:	b011      	add	sp, #68	@ 0x44
 800ec68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec6c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ec70:	4a8e      	ldr	r2, [pc, #568]	@ (800eeac <__ieee754_pow+0x284>)
 800ec72:	463d      	mov	r5, r7
 800ec74:	4633      	mov	r3, r6
 800ec76:	4590      	cmp	r8, r2
 800ec78:	d806      	bhi.n	800ec88 <__ieee754_pow+0x60>
 800ec7a:	d101      	bne.n	800ec80 <__ieee754_pow+0x58>
 800ec7c:	2e00      	cmp	r6, #0
 800ec7e:	d1ea      	bne.n	800ec56 <__ieee754_pow+0x2e>
 800ec80:	4592      	cmp	sl, r2
 800ec82:	d801      	bhi.n	800ec88 <__ieee754_pow+0x60>
 800ec84:	d10e      	bne.n	800eca4 <__ieee754_pow+0x7c>
 800ec86:	b169      	cbz	r1, 800eca4 <__ieee754_pow+0x7c>
 800ec88:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ec8c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ec90:	431d      	orrs	r5, r3
 800ec92:	d1e0      	bne.n	800ec56 <__ieee754_pow+0x2e>
 800ec94:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ec98:	18db      	adds	r3, r3, r3
 800ec9a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ec9e:	4152      	adcs	r2, r2
 800eca0:	429d      	cmp	r5, r3
 800eca2:	e7d4      	b.n	800ec4e <__ieee754_pow+0x26>
 800eca4:	2d00      	cmp	r5, #0
 800eca6:	46c3      	mov	fp, r8
 800eca8:	da3a      	bge.n	800ed20 <__ieee754_pow+0xf8>
 800ecaa:	4a81      	ldr	r2, [pc, #516]	@ (800eeb0 <__ieee754_pow+0x288>)
 800ecac:	4592      	cmp	sl, r2
 800ecae:	d84d      	bhi.n	800ed4c <__ieee754_pow+0x124>
 800ecb0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ecb4:	4592      	cmp	sl, r2
 800ecb6:	f240 84c4 	bls.w	800f642 <__ieee754_pow+0xa1a>
 800ecba:	ea4f 522a 	mov.w	r2, sl, asr #20
 800ecbe:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ecc2:	2a14      	cmp	r2, #20
 800ecc4:	dd0f      	ble.n	800ece6 <__ieee754_pow+0xbe>
 800ecc6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ecca:	fa21 f402 	lsr.w	r4, r1, r2
 800ecce:	fa04 f202 	lsl.w	r2, r4, r2
 800ecd2:	428a      	cmp	r2, r1
 800ecd4:	f040 84b5 	bne.w	800f642 <__ieee754_pow+0xa1a>
 800ecd8:	f004 0401 	and.w	r4, r4, #1
 800ecdc:	f1c4 0402 	rsb	r4, r4, #2
 800ece0:	2900      	cmp	r1, #0
 800ece2:	d158      	bne.n	800ed96 <__ieee754_pow+0x16e>
 800ece4:	e00e      	b.n	800ed04 <__ieee754_pow+0xdc>
 800ece6:	2900      	cmp	r1, #0
 800ece8:	d154      	bne.n	800ed94 <__ieee754_pow+0x16c>
 800ecea:	f1c2 0214 	rsb	r2, r2, #20
 800ecee:	fa4a f402 	asr.w	r4, sl, r2
 800ecf2:	fa04 f202 	lsl.w	r2, r4, r2
 800ecf6:	4552      	cmp	r2, sl
 800ecf8:	f040 84a0 	bne.w	800f63c <__ieee754_pow+0xa14>
 800ecfc:	f004 0401 	and.w	r4, r4, #1
 800ed00:	f1c4 0402 	rsb	r4, r4, #2
 800ed04:	4a6b      	ldr	r2, [pc, #428]	@ (800eeb4 <__ieee754_pow+0x28c>)
 800ed06:	4592      	cmp	sl, r2
 800ed08:	d12e      	bne.n	800ed68 <__ieee754_pow+0x140>
 800ed0a:	f1b9 0f00 	cmp.w	r9, #0
 800ed0e:	f280 8491 	bge.w	800f634 <__ieee754_pow+0xa0c>
 800ed12:	4632      	mov	r2, r6
 800ed14:	463b      	mov	r3, r7
 800ed16:	2000      	movs	r0, #0
 800ed18:	4966      	ldr	r1, [pc, #408]	@ (800eeb4 <__ieee754_pow+0x28c>)
 800ed1a:	f7f1 fd93 	bl	8000844 <__aeabi_ddiv>
 800ed1e:	e7a0      	b.n	800ec62 <__ieee754_pow+0x3a>
 800ed20:	2400      	movs	r4, #0
 800ed22:	bbc1      	cbnz	r1, 800ed96 <__ieee754_pow+0x16e>
 800ed24:	4a61      	ldr	r2, [pc, #388]	@ (800eeac <__ieee754_pow+0x284>)
 800ed26:	4592      	cmp	sl, r2
 800ed28:	d1ec      	bne.n	800ed04 <__ieee754_pow+0xdc>
 800ed2a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800ed2e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800ed32:	431a      	orrs	r2, r3
 800ed34:	f000 8476 	beq.w	800f624 <__ieee754_pow+0x9fc>
 800ed38:	4b5f      	ldr	r3, [pc, #380]	@ (800eeb8 <__ieee754_pow+0x290>)
 800ed3a:	4598      	cmp	r8, r3
 800ed3c:	d908      	bls.n	800ed50 <__ieee754_pow+0x128>
 800ed3e:	f1b9 0f00 	cmp.w	r9, #0
 800ed42:	f2c0 8473 	blt.w	800f62c <__ieee754_pow+0xa04>
 800ed46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed4a:	e78a      	b.n	800ec62 <__ieee754_pow+0x3a>
 800ed4c:	2402      	movs	r4, #2
 800ed4e:	e7e8      	b.n	800ed22 <__ieee754_pow+0xfa>
 800ed50:	f1b9 0f00 	cmp.w	r9, #0
 800ed54:	f04f 0000 	mov.w	r0, #0
 800ed58:	f04f 0100 	mov.w	r1, #0
 800ed5c:	da81      	bge.n	800ec62 <__ieee754_pow+0x3a>
 800ed5e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ed62:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ed66:	e77c      	b.n	800ec62 <__ieee754_pow+0x3a>
 800ed68:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800ed6c:	d106      	bne.n	800ed7c <__ieee754_pow+0x154>
 800ed6e:	4632      	mov	r2, r6
 800ed70:	463b      	mov	r3, r7
 800ed72:	4630      	mov	r0, r6
 800ed74:	4639      	mov	r1, r7
 800ed76:	f7f1 fc3b 	bl	80005f0 <__aeabi_dmul>
 800ed7a:	e772      	b.n	800ec62 <__ieee754_pow+0x3a>
 800ed7c:	4a4f      	ldr	r2, [pc, #316]	@ (800eebc <__ieee754_pow+0x294>)
 800ed7e:	4591      	cmp	r9, r2
 800ed80:	d109      	bne.n	800ed96 <__ieee754_pow+0x16e>
 800ed82:	2d00      	cmp	r5, #0
 800ed84:	db07      	blt.n	800ed96 <__ieee754_pow+0x16e>
 800ed86:	ec47 6b10 	vmov	d0, r6, r7
 800ed8a:	b011      	add	sp, #68	@ 0x44
 800ed8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed90:	f000 bd4e 	b.w	800f830 <__ieee754_sqrt>
 800ed94:	2400      	movs	r4, #0
 800ed96:	9302      	str	r3, [sp, #8]
 800ed98:	ec47 6b10 	vmov	d0, r6, r7
 800ed9c:	f000 fc84 	bl	800f6a8 <fabs>
 800eda0:	9b02      	ldr	r3, [sp, #8]
 800eda2:	ec51 0b10 	vmov	r0, r1, d0
 800eda6:	bb53      	cbnz	r3, 800edfe <__ieee754_pow+0x1d6>
 800eda8:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800edac:	4b41      	ldr	r3, [pc, #260]	@ (800eeb4 <__ieee754_pow+0x28c>)
 800edae:	429a      	cmp	r2, r3
 800edb0:	d002      	beq.n	800edb8 <__ieee754_pow+0x190>
 800edb2:	f1b8 0f00 	cmp.w	r8, #0
 800edb6:	d122      	bne.n	800edfe <__ieee754_pow+0x1d6>
 800edb8:	f1b9 0f00 	cmp.w	r9, #0
 800edbc:	da05      	bge.n	800edca <__ieee754_pow+0x1a2>
 800edbe:	4602      	mov	r2, r0
 800edc0:	460b      	mov	r3, r1
 800edc2:	2000      	movs	r0, #0
 800edc4:	493b      	ldr	r1, [pc, #236]	@ (800eeb4 <__ieee754_pow+0x28c>)
 800edc6:	f7f1 fd3d 	bl	8000844 <__aeabi_ddiv>
 800edca:	2d00      	cmp	r5, #0
 800edcc:	f6bf af49 	bge.w	800ec62 <__ieee754_pow+0x3a>
 800edd0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800edd4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800edd8:	ea58 0804 	orrs.w	r8, r8, r4
 800eddc:	d108      	bne.n	800edf0 <__ieee754_pow+0x1c8>
 800edde:	4602      	mov	r2, r0
 800ede0:	460b      	mov	r3, r1
 800ede2:	4610      	mov	r0, r2
 800ede4:	4619      	mov	r1, r3
 800ede6:	f7f1 fa4b 	bl	8000280 <__aeabi_dsub>
 800edea:	4602      	mov	r2, r0
 800edec:	460b      	mov	r3, r1
 800edee:	e794      	b.n	800ed1a <__ieee754_pow+0xf2>
 800edf0:	2c01      	cmp	r4, #1
 800edf2:	f47f af36 	bne.w	800ec62 <__ieee754_pow+0x3a>
 800edf6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800edfa:	4619      	mov	r1, r3
 800edfc:	e731      	b.n	800ec62 <__ieee754_pow+0x3a>
 800edfe:	0feb      	lsrs	r3, r5, #31
 800ee00:	3b01      	subs	r3, #1
 800ee02:	ea53 0204 	orrs.w	r2, r3, r4
 800ee06:	d102      	bne.n	800ee0e <__ieee754_pow+0x1e6>
 800ee08:	4632      	mov	r2, r6
 800ee0a:	463b      	mov	r3, r7
 800ee0c:	e7e9      	b.n	800ede2 <__ieee754_pow+0x1ba>
 800ee0e:	3c01      	subs	r4, #1
 800ee10:	431c      	orrs	r4, r3
 800ee12:	d016      	beq.n	800ee42 <__ieee754_pow+0x21a>
 800ee14:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800ee98 <__ieee754_pow+0x270>
 800ee18:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800ee1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ee20:	f240 810e 	bls.w	800f040 <__ieee754_pow+0x418>
 800ee24:	4b26      	ldr	r3, [pc, #152]	@ (800eec0 <__ieee754_pow+0x298>)
 800ee26:	459a      	cmp	sl, r3
 800ee28:	4b23      	ldr	r3, [pc, #140]	@ (800eeb8 <__ieee754_pow+0x290>)
 800ee2a:	d916      	bls.n	800ee5a <__ieee754_pow+0x232>
 800ee2c:	4598      	cmp	r8, r3
 800ee2e:	d80b      	bhi.n	800ee48 <__ieee754_pow+0x220>
 800ee30:	f1b9 0f00 	cmp.w	r9, #0
 800ee34:	da0b      	bge.n	800ee4e <__ieee754_pow+0x226>
 800ee36:	2000      	movs	r0, #0
 800ee38:	b011      	add	sp, #68	@ 0x44
 800ee3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee3e:	f000 bcef 	b.w	800f820 <__math_oflow>
 800ee42:	ed9f 7b17 	vldr	d7, [pc, #92]	@ 800eea0 <__ieee754_pow+0x278>
 800ee46:	e7e7      	b.n	800ee18 <__ieee754_pow+0x1f0>
 800ee48:	f1b9 0f00 	cmp.w	r9, #0
 800ee4c:	dcf3      	bgt.n	800ee36 <__ieee754_pow+0x20e>
 800ee4e:	2000      	movs	r0, #0
 800ee50:	b011      	add	sp, #68	@ 0x44
 800ee52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee56:	f000 bcdb 	b.w	800f810 <__math_uflow>
 800ee5a:	4598      	cmp	r8, r3
 800ee5c:	d20c      	bcs.n	800ee78 <__ieee754_pow+0x250>
 800ee5e:	2200      	movs	r2, #0
 800ee60:	2300      	movs	r3, #0
 800ee62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee66:	f7f1 fe35 	bl	8000ad4 <__aeabi_dcmplt>
 800ee6a:	3800      	subs	r0, #0
 800ee6c:	bf18      	it	ne
 800ee6e:	2001      	movne	r0, #1
 800ee70:	f1b9 0f00 	cmp.w	r9, #0
 800ee74:	daec      	bge.n	800ee50 <__ieee754_pow+0x228>
 800ee76:	e7df      	b.n	800ee38 <__ieee754_pow+0x210>
 800ee78:	4b0e      	ldr	r3, [pc, #56]	@ (800eeb4 <__ieee754_pow+0x28c>)
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	4598      	cmp	r8, r3
 800ee7e:	d921      	bls.n	800eec4 <__ieee754_pow+0x29c>
 800ee80:	2300      	movs	r3, #0
 800ee82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee86:	f7f1 fe25 	bl	8000ad4 <__aeabi_dcmplt>
 800ee8a:	3800      	subs	r0, #0
 800ee8c:	bf18      	it	ne
 800ee8e:	2001      	movne	r0, #1
 800ee90:	f1b9 0f00 	cmp.w	r9, #0
 800ee94:	dcd0      	bgt.n	800ee38 <__ieee754_pow+0x210>
 800ee96:	e7db      	b.n	800ee50 <__ieee754_pow+0x228>
 800ee98:	00000000 	.word	0x00000000
 800ee9c:	3ff00000 	.word	0x3ff00000
 800eea0:	00000000 	.word	0x00000000
 800eea4:	bff00000 	.word	0xbff00000
 800eea8:	fff00000 	.word	0xfff00000
 800eeac:	7ff00000 	.word	0x7ff00000
 800eeb0:	433fffff 	.word	0x433fffff
 800eeb4:	3ff00000 	.word	0x3ff00000
 800eeb8:	3fefffff 	.word	0x3fefffff
 800eebc:	3fe00000 	.word	0x3fe00000
 800eec0:	43f00000 	.word	0x43f00000
 800eec4:	4b5a      	ldr	r3, [pc, #360]	@ (800f030 <__ieee754_pow+0x408>)
 800eec6:	f7f1 f9db 	bl	8000280 <__aeabi_dsub>
 800eeca:	4604      	mov	r4, r0
 800eecc:	460d      	mov	r5, r1
 800eece:	a350      	add	r3, pc, #320	@ (adr r3, 800f010 <__ieee754_pow+0x3e8>)
 800eed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed4:	f7f1 fb8c 	bl	80005f0 <__aeabi_dmul>
 800eed8:	4606      	mov	r6, r0
 800eeda:	460f      	mov	r7, r1
 800eedc:	4620      	mov	r0, r4
 800eede:	4629      	mov	r1, r5
 800eee0:	a34d      	add	r3, pc, #308	@ (adr r3, 800f018 <__ieee754_pow+0x3f0>)
 800eee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee6:	f7f1 fb83 	bl	80005f0 <__aeabi_dmul>
 800eeea:	2200      	movs	r2, #0
 800eeec:	4682      	mov	sl, r0
 800eeee:	468b      	mov	fp, r1
 800eef0:	4b50      	ldr	r3, [pc, #320]	@ (800f034 <__ieee754_pow+0x40c>)
 800eef2:	4620      	mov	r0, r4
 800eef4:	4629      	mov	r1, r5
 800eef6:	f7f1 fb7b 	bl	80005f0 <__aeabi_dmul>
 800eefa:	4602      	mov	r2, r0
 800eefc:	460b      	mov	r3, r1
 800eefe:	a148      	add	r1, pc, #288	@ (adr r1, 800f020 <__ieee754_pow+0x3f8>)
 800ef00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef04:	f7f1 f9bc 	bl	8000280 <__aeabi_dsub>
 800ef08:	4622      	mov	r2, r4
 800ef0a:	462b      	mov	r3, r5
 800ef0c:	f7f1 fb70 	bl	80005f0 <__aeabi_dmul>
 800ef10:	4602      	mov	r2, r0
 800ef12:	460b      	mov	r3, r1
 800ef14:	2000      	movs	r0, #0
 800ef16:	4948      	ldr	r1, [pc, #288]	@ (800f038 <__ieee754_pow+0x410>)
 800ef18:	f7f1 f9b2 	bl	8000280 <__aeabi_dsub>
 800ef1c:	4680      	mov	r8, r0
 800ef1e:	4689      	mov	r9, r1
 800ef20:	4622      	mov	r2, r4
 800ef22:	462b      	mov	r3, r5
 800ef24:	4620      	mov	r0, r4
 800ef26:	4629      	mov	r1, r5
 800ef28:	2400      	movs	r4, #0
 800ef2a:	f7f1 fb61 	bl	80005f0 <__aeabi_dmul>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	460b      	mov	r3, r1
 800ef32:	4640      	mov	r0, r8
 800ef34:	4649      	mov	r1, r9
 800ef36:	f7f1 fb5b 	bl	80005f0 <__aeabi_dmul>
 800ef3a:	a33b      	add	r3, pc, #236	@ (adr r3, 800f028 <__ieee754_pow+0x400>)
 800ef3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef40:	f7f1 fb56 	bl	80005f0 <__aeabi_dmul>
 800ef44:	4602      	mov	r2, r0
 800ef46:	460b      	mov	r3, r1
 800ef48:	4650      	mov	r0, sl
 800ef4a:	4659      	mov	r1, fp
 800ef4c:	f7f1 f998 	bl	8000280 <__aeabi_dsub>
 800ef50:	4602      	mov	r2, r0
 800ef52:	460b      	mov	r3, r1
 800ef54:	4680      	mov	r8, r0
 800ef56:	4689      	mov	r9, r1
 800ef58:	4630      	mov	r0, r6
 800ef5a:	4639      	mov	r1, r7
 800ef5c:	f7f1 f992 	bl	8000284 <__adddf3>
 800ef60:	4632      	mov	r2, r6
 800ef62:	463b      	mov	r3, r7
 800ef64:	4620      	mov	r0, r4
 800ef66:	460d      	mov	r5, r1
 800ef68:	f7f1 f98a 	bl	8000280 <__aeabi_dsub>
 800ef6c:	4602      	mov	r2, r0
 800ef6e:	460b      	mov	r3, r1
 800ef70:	4640      	mov	r0, r8
 800ef72:	4649      	mov	r1, r9
 800ef74:	f7f1 f984 	bl	8000280 <__aeabi_dsub>
 800ef78:	4606      	mov	r6, r0
 800ef7a:	460f      	mov	r7, r1
 800ef7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef84:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef88:	2300      	movs	r3, #0
 800ef8a:	9304      	str	r3, [sp, #16]
 800ef8c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ef90:	4652      	mov	r2, sl
 800ef92:	465b      	mov	r3, fp
 800ef94:	f7f1 f974 	bl	8000280 <__aeabi_dsub>
 800ef98:	4622      	mov	r2, r4
 800ef9a:	462b      	mov	r3, r5
 800ef9c:	f7f1 fb28 	bl	80005f0 <__aeabi_dmul>
 800efa0:	4680      	mov	r8, r0
 800efa2:	4689      	mov	r9, r1
 800efa4:	4630      	mov	r0, r6
 800efa6:	4639      	mov	r1, r7
 800efa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efac:	f7f1 fb20 	bl	80005f0 <__aeabi_dmul>
 800efb0:	4602      	mov	r2, r0
 800efb2:	460b      	mov	r3, r1
 800efb4:	4640      	mov	r0, r8
 800efb6:	4649      	mov	r1, r9
 800efb8:	f7f1 f964 	bl	8000284 <__adddf3>
 800efbc:	4606      	mov	r6, r0
 800efbe:	460f      	mov	r7, r1
 800efc0:	4652      	mov	r2, sl
 800efc2:	465b      	mov	r3, fp
 800efc4:	4620      	mov	r0, r4
 800efc6:	4629      	mov	r1, r5
 800efc8:	f7f1 fb12 	bl	80005f0 <__aeabi_dmul>
 800efcc:	460b      	mov	r3, r1
 800efce:	4602      	mov	r2, r0
 800efd0:	4680      	mov	r8, r0
 800efd2:	4689      	mov	r9, r1
 800efd4:	4630      	mov	r0, r6
 800efd6:	4639      	mov	r1, r7
 800efd8:	f7f1 f954 	bl	8000284 <__adddf3>
 800efdc:	4b17      	ldr	r3, [pc, #92]	@ (800f03c <__ieee754_pow+0x414>)
 800efde:	4604      	mov	r4, r0
 800efe0:	460d      	mov	r5, r1
 800efe2:	4299      	cmp	r1, r3
 800efe4:	468a      	mov	sl, r1
 800efe6:	468b      	mov	fp, r1
 800efe8:	f340 82f0 	ble.w	800f5cc <__ieee754_pow+0x9a4>
 800efec:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800eff0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800eff4:	4303      	orrs	r3, r0
 800eff6:	f000 81e8 	beq.w	800f3ca <__ieee754_pow+0x7a2>
 800effa:	2200      	movs	r2, #0
 800effc:	2300      	movs	r3, #0
 800effe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f002:	f7f1 fd67 	bl	8000ad4 <__aeabi_dcmplt>
 800f006:	3800      	subs	r0, #0
 800f008:	bf18      	it	ne
 800f00a:	2001      	movne	r0, #1
 800f00c:	e714      	b.n	800ee38 <__ieee754_pow+0x210>
 800f00e:	bf00      	nop
 800f010:	60000000 	.word	0x60000000
 800f014:	3ff71547 	.word	0x3ff71547
 800f018:	f85ddf44 	.word	0xf85ddf44
 800f01c:	3e54ae0b 	.word	0x3e54ae0b
 800f020:	55555555 	.word	0x55555555
 800f024:	3fd55555 	.word	0x3fd55555
 800f028:	652b82fe 	.word	0x652b82fe
 800f02c:	3ff71547 	.word	0x3ff71547
 800f030:	3ff00000 	.word	0x3ff00000
 800f034:	3fd00000 	.word	0x3fd00000
 800f038:	3fe00000 	.word	0x3fe00000
 800f03c:	408fffff 	.word	0x408fffff
 800f040:	4bd5      	ldr	r3, [pc, #852]	@ (800f398 <__ieee754_pow+0x770>)
 800f042:	2200      	movs	r2, #0
 800f044:	402b      	ands	r3, r5
 800f046:	b92b      	cbnz	r3, 800f054 <__ieee754_pow+0x42c>
 800f048:	4bd4      	ldr	r3, [pc, #848]	@ (800f39c <__ieee754_pow+0x774>)
 800f04a:	f7f1 fad1 	bl	80005f0 <__aeabi_dmul>
 800f04e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800f052:	468b      	mov	fp, r1
 800f054:	ea4f 532b 	mov.w	r3, fp, asr #20
 800f058:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800f05c:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800f060:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800f064:	4413      	add	r3, r2
 800f066:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f06a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f06c:	4bcc      	ldr	r3, [pc, #816]	@ (800f3a0 <__ieee754_pow+0x778>)
 800f06e:	459b      	cmp	fp, r3
 800f070:	dd08      	ble.n	800f084 <__ieee754_pow+0x45c>
 800f072:	4bcc      	ldr	r3, [pc, #816]	@ (800f3a4 <__ieee754_pow+0x77c>)
 800f074:	459b      	cmp	fp, r3
 800f076:	f340 81a5 	ble.w	800f3c4 <__ieee754_pow+0x79c>
 800f07a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f07c:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800f080:	3301      	adds	r3, #1
 800f082:	930a      	str	r3, [sp, #40]	@ 0x28
 800f084:	f04f 0a00 	mov.w	sl, #0
 800f088:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f08c:	4629      	mov	r1, r5
 800f08e:	106d      	asrs	r5, r5, #1
 800f090:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f092:	4bc5      	ldr	r3, [pc, #788]	@ (800f3a8 <__ieee754_pow+0x780>)
 800f094:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800f098:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f09c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800f0a0:	ed93 7b00 	vldr	d7, [r3]
 800f0a4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f0a8:	ec53 2b17 	vmov	r2, r3, d7
 800f0ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f0b0:	f7f1 f8e6 	bl	8000280 <__aeabi_dsub>
 800f0b4:	4606      	mov	r6, r0
 800f0b6:	460f      	mov	r7, r1
 800f0b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f0bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f0c0:	f7f1 f8e0 	bl	8000284 <__adddf3>
 800f0c4:	4602      	mov	r2, r0
 800f0c6:	460b      	mov	r3, r1
 800f0c8:	2000      	movs	r0, #0
 800f0ca:	49b8      	ldr	r1, [pc, #736]	@ (800f3ac <__ieee754_pow+0x784>)
 800f0cc:	f7f1 fbba 	bl	8000844 <__aeabi_ddiv>
 800f0d0:	4602      	mov	r2, r0
 800f0d2:	460b      	mov	r3, r1
 800f0d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800f0d8:	4630      	mov	r0, r6
 800f0da:	4639      	mov	r1, r7
 800f0dc:	f7f1 fa88 	bl	80005f0 <__aeabi_dmul>
 800f0e0:	2200      	movs	r2, #0
 800f0e2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f0e6:	4614      	mov	r4, r2
 800f0e8:	461d      	mov	r5, r3
 800f0ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0ee:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800f0f2:	f04f 0b00 	mov.w	fp, #0
 800f0f6:	4661      	mov	r1, ip
 800f0f8:	46e1      	mov	r9, ip
 800f0fa:	4658      	mov	r0, fp
 800f0fc:	46d8      	mov	r8, fp
 800f0fe:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800f102:	f7f1 fa75 	bl	80005f0 <__aeabi_dmul>
 800f106:	4602      	mov	r2, r0
 800f108:	460b      	mov	r3, r1
 800f10a:	4630      	mov	r0, r6
 800f10c:	4639      	mov	r1, r7
 800f10e:	f7f1 f8b7 	bl	8000280 <__aeabi_dsub>
 800f112:	4606      	mov	r6, r0
 800f114:	460f      	mov	r7, r1
 800f116:	4620      	mov	r0, r4
 800f118:	4629      	mov	r1, r5
 800f11a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f11e:	f7f1 f8af 	bl	8000280 <__aeabi_dsub>
 800f122:	4602      	mov	r2, r0
 800f124:	460b      	mov	r3, r1
 800f126:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f12a:	f7f1 f8a9 	bl	8000280 <__aeabi_dsub>
 800f12e:	465a      	mov	r2, fp
 800f130:	464b      	mov	r3, r9
 800f132:	f7f1 fa5d 	bl	80005f0 <__aeabi_dmul>
 800f136:	4602      	mov	r2, r0
 800f138:	460b      	mov	r3, r1
 800f13a:	4630      	mov	r0, r6
 800f13c:	4639      	mov	r1, r7
 800f13e:	f7f1 f89f 	bl	8000280 <__aeabi_dsub>
 800f142:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f146:	f7f1 fa53 	bl	80005f0 <__aeabi_dmul>
 800f14a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f14e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f152:	4610      	mov	r0, r2
 800f154:	4619      	mov	r1, r3
 800f156:	f7f1 fa4b 	bl	80005f0 <__aeabi_dmul>
 800f15a:	4604      	mov	r4, r0
 800f15c:	460d      	mov	r5, r1
 800f15e:	a37c      	add	r3, pc, #496	@ (adr r3, 800f350 <__ieee754_pow+0x728>)
 800f160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f164:	f7f1 fa44 	bl	80005f0 <__aeabi_dmul>
 800f168:	a37b      	add	r3, pc, #492	@ (adr r3, 800f358 <__ieee754_pow+0x730>)
 800f16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16e:	f7f1 f889 	bl	8000284 <__adddf3>
 800f172:	4622      	mov	r2, r4
 800f174:	462b      	mov	r3, r5
 800f176:	f7f1 fa3b 	bl	80005f0 <__aeabi_dmul>
 800f17a:	a379      	add	r3, pc, #484	@ (adr r3, 800f360 <__ieee754_pow+0x738>)
 800f17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f180:	f7f1 f880 	bl	8000284 <__adddf3>
 800f184:	4622      	mov	r2, r4
 800f186:	462b      	mov	r3, r5
 800f188:	f7f1 fa32 	bl	80005f0 <__aeabi_dmul>
 800f18c:	a376      	add	r3, pc, #472	@ (adr r3, 800f368 <__ieee754_pow+0x740>)
 800f18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f192:	f7f1 f877 	bl	8000284 <__adddf3>
 800f196:	4622      	mov	r2, r4
 800f198:	462b      	mov	r3, r5
 800f19a:	f7f1 fa29 	bl	80005f0 <__aeabi_dmul>
 800f19e:	a374      	add	r3, pc, #464	@ (adr r3, 800f370 <__ieee754_pow+0x748>)
 800f1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a4:	f7f1 f86e 	bl	8000284 <__adddf3>
 800f1a8:	4622      	mov	r2, r4
 800f1aa:	462b      	mov	r3, r5
 800f1ac:	f7f1 fa20 	bl	80005f0 <__aeabi_dmul>
 800f1b0:	a371      	add	r3, pc, #452	@ (adr r3, 800f378 <__ieee754_pow+0x750>)
 800f1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b6:	f7f1 f865 	bl	8000284 <__adddf3>
 800f1ba:	4606      	mov	r6, r0
 800f1bc:	460f      	mov	r7, r1
 800f1be:	4622      	mov	r2, r4
 800f1c0:	462b      	mov	r3, r5
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	4629      	mov	r1, r5
 800f1c6:	f7f1 fa13 	bl	80005f0 <__aeabi_dmul>
 800f1ca:	4602      	mov	r2, r0
 800f1cc:	460b      	mov	r3, r1
 800f1ce:	4630      	mov	r0, r6
 800f1d0:	4639      	mov	r1, r7
 800f1d2:	f7f1 fa0d 	bl	80005f0 <__aeabi_dmul>
 800f1d6:	465a      	mov	r2, fp
 800f1d8:	4604      	mov	r4, r0
 800f1da:	460d      	mov	r5, r1
 800f1dc:	464b      	mov	r3, r9
 800f1de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1e2:	f7f1 f84f 	bl	8000284 <__adddf3>
 800f1e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f1ea:	f7f1 fa01 	bl	80005f0 <__aeabi_dmul>
 800f1ee:	4622      	mov	r2, r4
 800f1f0:	462b      	mov	r3, r5
 800f1f2:	f7f1 f847 	bl	8000284 <__adddf3>
 800f1f6:	465a      	mov	r2, fp
 800f1f8:	464b      	mov	r3, r9
 800f1fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f1fe:	4658      	mov	r0, fp
 800f200:	4649      	mov	r1, r9
 800f202:	f7f1 f9f5 	bl	80005f0 <__aeabi_dmul>
 800f206:	2200      	movs	r2, #0
 800f208:	4b69      	ldr	r3, [pc, #420]	@ (800f3b0 <__ieee754_pow+0x788>)
 800f20a:	4606      	mov	r6, r0
 800f20c:	460f      	mov	r7, r1
 800f20e:	f7f1 f839 	bl	8000284 <__adddf3>
 800f212:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f216:	f7f1 f835 	bl	8000284 <__adddf3>
 800f21a:	460d      	mov	r5, r1
 800f21c:	460b      	mov	r3, r1
 800f21e:	4640      	mov	r0, r8
 800f220:	4649      	mov	r1, r9
 800f222:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800f226:	465c      	mov	r4, fp
 800f228:	465a      	mov	r2, fp
 800f22a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800f22e:	f7f1 f9df 	bl	80005f0 <__aeabi_dmul>
 800f232:	2200      	movs	r2, #0
 800f234:	4680      	mov	r8, r0
 800f236:	4689      	mov	r9, r1
 800f238:	4b5d      	ldr	r3, [pc, #372]	@ (800f3b0 <__ieee754_pow+0x788>)
 800f23a:	4620      	mov	r0, r4
 800f23c:	4629      	mov	r1, r5
 800f23e:	f7f1 f81f 	bl	8000280 <__aeabi_dsub>
 800f242:	4632      	mov	r2, r6
 800f244:	463b      	mov	r3, r7
 800f246:	f7f1 f81b 	bl	8000280 <__aeabi_dsub>
 800f24a:	4602      	mov	r2, r0
 800f24c:	460b      	mov	r3, r1
 800f24e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f252:	f7f1 f815 	bl	8000280 <__aeabi_dsub>
 800f256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f25a:	f7f1 f9c9 	bl	80005f0 <__aeabi_dmul>
 800f25e:	4606      	mov	r6, r0
 800f260:	460f      	mov	r7, r1
 800f262:	4622      	mov	r2, r4
 800f264:	462b      	mov	r3, r5
 800f266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f26a:	f7f1 f9c1 	bl	80005f0 <__aeabi_dmul>
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4630      	mov	r0, r6
 800f274:	4639      	mov	r1, r7
 800f276:	f7f1 f805 	bl	8000284 <__adddf3>
 800f27a:	4606      	mov	r6, r0
 800f27c:	460f      	mov	r7, r1
 800f27e:	4602      	mov	r2, r0
 800f280:	460b      	mov	r3, r1
 800f282:	4640      	mov	r0, r8
 800f284:	4649      	mov	r1, r9
 800f286:	f7f0 fffd 	bl	8000284 <__adddf3>
 800f28a:	460d      	mov	r5, r1
 800f28c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800f290:	a33b      	add	r3, pc, #236	@ (adr r3, 800f380 <__ieee754_pow+0x758>)
 800f292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f296:	465c      	mov	r4, fp
 800f298:	4658      	mov	r0, fp
 800f29a:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800f29e:	f7f1 f9a7 	bl	80005f0 <__aeabi_dmul>
 800f2a2:	4642      	mov	r2, r8
 800f2a4:	464b      	mov	r3, r9
 800f2a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	4629      	mov	r1, r5
 800f2ae:	f7f0 ffe7 	bl	8000280 <__aeabi_dsub>
 800f2b2:	4602      	mov	r2, r0
 800f2b4:	460b      	mov	r3, r1
 800f2b6:	4630      	mov	r0, r6
 800f2b8:	4639      	mov	r1, r7
 800f2ba:	f7f0 ffe1 	bl	8000280 <__aeabi_dsub>
 800f2be:	a332      	add	r3, pc, #200	@ (adr r3, 800f388 <__ieee754_pow+0x760>)
 800f2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c4:	f7f1 f994 	bl	80005f0 <__aeabi_dmul>
 800f2c8:	4606      	mov	r6, r0
 800f2ca:	460f      	mov	r7, r1
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	4629      	mov	r1, r5
 800f2d0:	a32f      	add	r3, pc, #188	@ (adr r3, 800f390 <__ieee754_pow+0x768>)
 800f2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d6:	f7f1 f98b 	bl	80005f0 <__aeabi_dmul>
 800f2da:	4602      	mov	r2, r0
 800f2dc:	460b      	mov	r3, r1
 800f2de:	4630      	mov	r0, r6
 800f2e0:	4639      	mov	r1, r7
 800f2e2:	f7f0 ffcf 	bl	8000284 <__adddf3>
 800f2e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f2e8:	4b32      	ldr	r3, [pc, #200]	@ (800f3b4 <__ieee754_pow+0x78c>)
 800f2ea:	4413      	add	r3, r2
 800f2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f0:	f7f0 ffc8 	bl	8000284 <__adddf3>
 800f2f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f2f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f2fa:	f7f1 f90f 	bl	800051c <__aeabi_i2d>
 800f2fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f300:	4b2d      	ldr	r3, [pc, #180]	@ (800f3b8 <__ieee754_pow+0x790>)
 800f302:	4606      	mov	r6, r0
 800f304:	460f      	mov	r7, r1
 800f306:	4413      	add	r3, r2
 800f308:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f30c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f310:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f314:	f7f0 ffb6 	bl	8000284 <__adddf3>
 800f318:	4642      	mov	r2, r8
 800f31a:	464b      	mov	r3, r9
 800f31c:	f7f0 ffb2 	bl	8000284 <__adddf3>
 800f320:	4632      	mov	r2, r6
 800f322:	463b      	mov	r3, r7
 800f324:	f7f0 ffae 	bl	8000284 <__adddf3>
 800f328:	4632      	mov	r2, r6
 800f32a:	463b      	mov	r3, r7
 800f32c:	460d      	mov	r5, r1
 800f32e:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800f332:	4658      	mov	r0, fp
 800f334:	465c      	mov	r4, fp
 800f336:	f7f0 ffa3 	bl	8000280 <__aeabi_dsub>
 800f33a:	4642      	mov	r2, r8
 800f33c:	464b      	mov	r3, r9
 800f33e:	f7f0 ff9f 	bl	8000280 <__aeabi_dsub>
 800f342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f346:	f7f0 ff9b 	bl	8000280 <__aeabi_dsub>
 800f34a:	4602      	mov	r2, r0
 800f34c:	e036      	b.n	800f3bc <__ieee754_pow+0x794>
 800f34e:	bf00      	nop
 800f350:	4a454eef 	.word	0x4a454eef
 800f354:	3fca7e28 	.word	0x3fca7e28
 800f358:	93c9db65 	.word	0x93c9db65
 800f35c:	3fcd864a 	.word	0x3fcd864a
 800f360:	a91d4101 	.word	0xa91d4101
 800f364:	3fd17460 	.word	0x3fd17460
 800f368:	518f264d 	.word	0x518f264d
 800f36c:	3fd55555 	.word	0x3fd55555
 800f370:	db6fabff 	.word	0xdb6fabff
 800f374:	3fdb6db6 	.word	0x3fdb6db6
 800f378:	33333303 	.word	0x33333303
 800f37c:	3fe33333 	.word	0x3fe33333
 800f380:	e0000000 	.word	0xe0000000
 800f384:	3feec709 	.word	0x3feec709
 800f388:	dc3a03fd 	.word	0xdc3a03fd
 800f38c:	3feec709 	.word	0x3feec709
 800f390:	145b01f5 	.word	0x145b01f5
 800f394:	be3e2fe0 	.word	0xbe3e2fe0
 800f398:	7ff00000 	.word	0x7ff00000
 800f39c:	43400000 	.word	0x43400000
 800f3a0:	0003988e 	.word	0x0003988e
 800f3a4:	000bb679 	.word	0x000bb679
 800f3a8:	0800fb40 	.word	0x0800fb40
 800f3ac:	3ff00000 	.word	0x3ff00000
 800f3b0:	40080000 	.word	0x40080000
 800f3b4:	0800fb20 	.word	0x0800fb20
 800f3b8:	0800fb30 	.word	0x0800fb30
 800f3bc:	460b      	mov	r3, r1
 800f3be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f3c2:	e5d7      	b.n	800ef74 <__ieee754_pow+0x34c>
 800f3c4:	f04f 0a01 	mov.w	sl, #1
 800f3c8:	e65e      	b.n	800f088 <__ieee754_pow+0x460>
 800f3ca:	a3b4      	add	r3, pc, #720	@ (adr r3, 800f69c <__ieee754_pow+0xa74>)
 800f3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d0:	4630      	mov	r0, r6
 800f3d2:	4639      	mov	r1, r7
 800f3d4:	f7f0 ff56 	bl	8000284 <__adddf3>
 800f3d8:	4642      	mov	r2, r8
 800f3da:	464b      	mov	r3, r9
 800f3dc:	e9cd 0100 	strd	r0, r1, [sp]
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	f7f0 ff4c 	bl	8000280 <__aeabi_dsub>
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	460b      	mov	r3, r1
 800f3ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f3f0:	f7f1 fb8e 	bl	8000b10 <__aeabi_dcmpgt>
 800f3f4:	2800      	cmp	r0, #0
 800f3f6:	f47f ae00 	bne.w	800effa <__ieee754_pow+0x3d2>
 800f3fa:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800f3fe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800f402:	48a1      	ldr	r0, [pc, #644]	@ (800f688 <__ieee754_pow+0xa60>)
 800f404:	f1bb 0f00 	cmp.w	fp, #0
 800f408:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800f40c:	f04f 0200 	mov.w	r2, #0
 800f410:	fa43 fa0a 	asr.w	sl, r3, sl
 800f414:	44da      	add	sl, fp
 800f416:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f41a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800f41e:	fa40 f001 	asr.w	r0, r0, r1
 800f422:	f1c1 0114 	rsb	r1, r1, #20
 800f426:	ea00 030a 	and.w	r3, r0, sl
 800f42a:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f42e:	4640      	mov	r0, r8
 800f430:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800f434:	fa4a fa01 	asr.w	sl, sl, r1
 800f438:	4649      	mov	r1, r9
 800f43a:	bfb8      	it	lt
 800f43c:	f1ca 0a00 	rsblt	sl, sl, #0
 800f440:	f7f0 ff1e 	bl	8000280 <__aeabi_dsub>
 800f444:	4680      	mov	r8, r0
 800f446:	4689      	mov	r9, r1
 800f448:	2400      	movs	r4, #0
 800f44a:	4632      	mov	r2, r6
 800f44c:	463b      	mov	r3, r7
 800f44e:	4640      	mov	r0, r8
 800f450:	4649      	mov	r1, r9
 800f452:	f7f0 ff17 	bl	8000284 <__adddf3>
 800f456:	460d      	mov	r5, r1
 800f458:	4620      	mov	r0, r4
 800f45a:	a37b      	add	r3, pc, #492	@ (adr r3, 800f648 <__ieee754_pow+0xa20>)
 800f45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f460:	f7f1 f8c6 	bl	80005f0 <__aeabi_dmul>
 800f464:	4642      	mov	r2, r8
 800f466:	464b      	mov	r3, r9
 800f468:	e9cd 0100 	strd	r0, r1, [sp]
 800f46c:	4620      	mov	r0, r4
 800f46e:	4629      	mov	r1, r5
 800f470:	f7f0 ff06 	bl	8000280 <__aeabi_dsub>
 800f474:	4602      	mov	r2, r0
 800f476:	460b      	mov	r3, r1
 800f478:	4630      	mov	r0, r6
 800f47a:	4639      	mov	r1, r7
 800f47c:	f7f0 ff00 	bl	8000280 <__aeabi_dsub>
 800f480:	a373      	add	r3, pc, #460	@ (adr r3, 800f650 <__ieee754_pow+0xa28>)
 800f482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f486:	f7f1 f8b3 	bl	80005f0 <__aeabi_dmul>
 800f48a:	4680      	mov	r8, r0
 800f48c:	4689      	mov	r9, r1
 800f48e:	4620      	mov	r0, r4
 800f490:	4629      	mov	r1, r5
 800f492:	a371      	add	r3, pc, #452	@ (adr r3, 800f658 <__ieee754_pow+0xa30>)
 800f494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f498:	f7f1 f8aa 	bl	80005f0 <__aeabi_dmul>
 800f49c:	4602      	mov	r2, r0
 800f49e:	460b      	mov	r3, r1
 800f4a0:	4640      	mov	r0, r8
 800f4a2:	4649      	mov	r1, r9
 800f4a4:	f7f0 feee 	bl	8000284 <__adddf3>
 800f4a8:	4604      	mov	r4, r0
 800f4aa:	460d      	mov	r5, r1
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	460b      	mov	r3, r1
 800f4b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f4b4:	f7f0 fee6 	bl	8000284 <__adddf3>
 800f4b8:	4680      	mov	r8, r0
 800f4ba:	4689      	mov	r9, r1
 800f4bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4c0:	f7f0 fede 	bl	8000280 <__aeabi_dsub>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	460b      	mov	r3, r1
 800f4c8:	4620      	mov	r0, r4
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	f7f0 fed8 	bl	8000280 <__aeabi_dsub>
 800f4d0:	4642      	mov	r2, r8
 800f4d2:	4606      	mov	r6, r0
 800f4d4:	460f      	mov	r7, r1
 800f4d6:	464b      	mov	r3, r9
 800f4d8:	4640      	mov	r0, r8
 800f4da:	4649      	mov	r1, r9
 800f4dc:	f7f1 f888 	bl	80005f0 <__aeabi_dmul>
 800f4e0:	4604      	mov	r4, r0
 800f4e2:	460d      	mov	r5, r1
 800f4e4:	a35e      	add	r3, pc, #376	@ (adr r3, 800f660 <__ieee754_pow+0xa38>)
 800f4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ea:	f7f1 f881 	bl	80005f0 <__aeabi_dmul>
 800f4ee:	a35e      	add	r3, pc, #376	@ (adr r3, 800f668 <__ieee754_pow+0xa40>)
 800f4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f4:	f7f0 fec4 	bl	8000280 <__aeabi_dsub>
 800f4f8:	4622      	mov	r2, r4
 800f4fa:	462b      	mov	r3, r5
 800f4fc:	f7f1 f878 	bl	80005f0 <__aeabi_dmul>
 800f500:	a35b      	add	r3, pc, #364	@ (adr r3, 800f670 <__ieee754_pow+0xa48>)
 800f502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f506:	f7f0 febd 	bl	8000284 <__adddf3>
 800f50a:	4622      	mov	r2, r4
 800f50c:	462b      	mov	r3, r5
 800f50e:	f7f1 f86f 	bl	80005f0 <__aeabi_dmul>
 800f512:	a359      	add	r3, pc, #356	@ (adr r3, 800f678 <__ieee754_pow+0xa50>)
 800f514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f518:	f7f0 feb2 	bl	8000280 <__aeabi_dsub>
 800f51c:	4622      	mov	r2, r4
 800f51e:	462b      	mov	r3, r5
 800f520:	f7f1 f866 	bl	80005f0 <__aeabi_dmul>
 800f524:	a356      	add	r3, pc, #344	@ (adr r3, 800f680 <__ieee754_pow+0xa58>)
 800f526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52a:	f7f0 feab 	bl	8000284 <__adddf3>
 800f52e:	4622      	mov	r2, r4
 800f530:	462b      	mov	r3, r5
 800f532:	f7f1 f85d 	bl	80005f0 <__aeabi_dmul>
 800f536:	4602      	mov	r2, r0
 800f538:	460b      	mov	r3, r1
 800f53a:	4640      	mov	r0, r8
 800f53c:	4649      	mov	r1, r9
 800f53e:	f7f0 fe9f 	bl	8000280 <__aeabi_dsub>
 800f542:	4604      	mov	r4, r0
 800f544:	460d      	mov	r5, r1
 800f546:	4602      	mov	r2, r0
 800f548:	460b      	mov	r3, r1
 800f54a:	4640      	mov	r0, r8
 800f54c:	4649      	mov	r1, r9
 800f54e:	f7f1 f84f 	bl	80005f0 <__aeabi_dmul>
 800f552:	2200      	movs	r2, #0
 800f554:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f558:	e9cd 0100 	strd	r0, r1, [sp]
 800f55c:	4620      	mov	r0, r4
 800f55e:	4629      	mov	r1, r5
 800f560:	f7f0 fe8e 	bl	8000280 <__aeabi_dsub>
 800f564:	4602      	mov	r2, r0
 800f566:	460b      	mov	r3, r1
 800f568:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f56c:	f7f1 f96a 	bl	8000844 <__aeabi_ddiv>
 800f570:	4632      	mov	r2, r6
 800f572:	4604      	mov	r4, r0
 800f574:	460d      	mov	r5, r1
 800f576:	463b      	mov	r3, r7
 800f578:	4640      	mov	r0, r8
 800f57a:	4649      	mov	r1, r9
 800f57c:	f7f1 f838 	bl	80005f0 <__aeabi_dmul>
 800f580:	4632      	mov	r2, r6
 800f582:	463b      	mov	r3, r7
 800f584:	f7f0 fe7e 	bl	8000284 <__adddf3>
 800f588:	4602      	mov	r2, r0
 800f58a:	460b      	mov	r3, r1
 800f58c:	4620      	mov	r0, r4
 800f58e:	4629      	mov	r1, r5
 800f590:	f7f0 fe76 	bl	8000280 <__aeabi_dsub>
 800f594:	4642      	mov	r2, r8
 800f596:	464b      	mov	r3, r9
 800f598:	f7f0 fe72 	bl	8000280 <__aeabi_dsub>
 800f59c:	460b      	mov	r3, r1
 800f59e:	4602      	mov	r2, r0
 800f5a0:	493a      	ldr	r1, [pc, #232]	@ (800f68c <__ieee754_pow+0xa64>)
 800f5a2:	2000      	movs	r0, #0
 800f5a4:	f7f0 fe6c 	bl	8000280 <__aeabi_dsub>
 800f5a8:	ec41 0b10 	vmov	d0, r0, r1
 800f5ac:	ee10 3a90 	vmov	r3, s1
 800f5b0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f5b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5b8:	da30      	bge.n	800f61c <__ieee754_pow+0x9f4>
 800f5ba:	4650      	mov	r0, sl
 800f5bc:	f000 f87c 	bl	800f6b8 <scalbn>
 800f5c0:	ec51 0b10 	vmov	r0, r1, d0
 800f5c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f5c8:	f7ff bbd5 	b.w	800ed76 <__ieee754_pow+0x14e>
 800f5cc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f5d0:	4c2f      	ldr	r4, [pc, #188]	@ (800f690 <__ieee754_pow+0xa68>)
 800f5d2:	42a3      	cmp	r3, r4
 800f5d4:	d91a      	bls.n	800f60c <__ieee754_pow+0x9e4>
 800f5d6:	4b2f      	ldr	r3, [pc, #188]	@ (800f694 <__ieee754_pow+0xa6c>)
 800f5d8:	440b      	add	r3, r1
 800f5da:	4303      	orrs	r3, r0
 800f5dc:	d009      	beq.n	800f5f2 <__ieee754_pow+0x9ca>
 800f5de:	2200      	movs	r2, #0
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5e6:	f7f1 fa75 	bl	8000ad4 <__aeabi_dcmplt>
 800f5ea:	3800      	subs	r0, #0
 800f5ec:	bf18      	it	ne
 800f5ee:	2001      	movne	r0, #1
 800f5f0:	e42e      	b.n	800ee50 <__ieee754_pow+0x228>
 800f5f2:	4642      	mov	r2, r8
 800f5f4:	464b      	mov	r3, r9
 800f5f6:	f7f0 fe43 	bl	8000280 <__aeabi_dsub>
 800f5fa:	4632      	mov	r2, r6
 800f5fc:	463b      	mov	r3, r7
 800f5fe:	f7f1 fa7d 	bl	8000afc <__aeabi_dcmpge>
 800f602:	2800      	cmp	r0, #0
 800f604:	d1eb      	bne.n	800f5de <__ieee754_pow+0x9b6>
 800f606:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800f6a4 <__ieee754_pow+0xa7c>
 800f60a:	e6f6      	b.n	800f3fa <__ieee754_pow+0x7d2>
 800f60c:	469a      	mov	sl, r3
 800f60e:	4b22      	ldr	r3, [pc, #136]	@ (800f698 <__ieee754_pow+0xa70>)
 800f610:	459a      	cmp	sl, r3
 800f612:	f63f aef2 	bhi.w	800f3fa <__ieee754_pow+0x7d2>
 800f616:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f61a:	e715      	b.n	800f448 <__ieee754_pow+0x820>
 800f61c:	ec51 0b10 	vmov	r0, r1, d0
 800f620:	4619      	mov	r1, r3
 800f622:	e7cf      	b.n	800f5c4 <__ieee754_pow+0x99c>
 800f624:	2000      	movs	r0, #0
 800f626:	4919      	ldr	r1, [pc, #100]	@ (800f68c <__ieee754_pow+0xa64>)
 800f628:	f7ff bb1b 	b.w	800ec62 <__ieee754_pow+0x3a>
 800f62c:	2000      	movs	r0, #0
 800f62e:	2100      	movs	r1, #0
 800f630:	f7ff bb17 	b.w	800ec62 <__ieee754_pow+0x3a>
 800f634:	4630      	mov	r0, r6
 800f636:	4639      	mov	r1, r7
 800f638:	f7ff bb13 	b.w	800ec62 <__ieee754_pow+0x3a>
 800f63c:	460c      	mov	r4, r1
 800f63e:	f7ff bb61 	b.w	800ed04 <__ieee754_pow+0xdc>
 800f642:	2400      	movs	r4, #0
 800f644:	f7ff bb4c 	b.w	800ece0 <__ieee754_pow+0xb8>
 800f648:	00000000 	.word	0x00000000
 800f64c:	3fe62e43 	.word	0x3fe62e43
 800f650:	fefa39ef 	.word	0xfefa39ef
 800f654:	3fe62e42 	.word	0x3fe62e42
 800f658:	0ca86c39 	.word	0x0ca86c39
 800f65c:	be205c61 	.word	0xbe205c61
 800f660:	72bea4d0 	.word	0x72bea4d0
 800f664:	3e663769 	.word	0x3e663769
 800f668:	c5d26bf1 	.word	0xc5d26bf1
 800f66c:	3ebbbd41 	.word	0x3ebbbd41
 800f670:	af25de2c 	.word	0xaf25de2c
 800f674:	3f11566a 	.word	0x3f11566a
 800f678:	16bebd93 	.word	0x16bebd93
 800f67c:	3f66c16c 	.word	0x3f66c16c
 800f680:	5555553e 	.word	0x5555553e
 800f684:	3fc55555 	.word	0x3fc55555
 800f688:	fff00000 	.word	0xfff00000
 800f68c:	3ff00000 	.word	0x3ff00000
 800f690:	4090cbff 	.word	0x4090cbff
 800f694:	3f6f3400 	.word	0x3f6f3400
 800f698:	3fe00000 	.word	0x3fe00000
 800f69c:	652b82fe 	.word	0x652b82fe
 800f6a0:	3c971547 	.word	0x3c971547
 800f6a4:	4090cc00 	.word	0x4090cc00

0800f6a8 <fabs>:
 800f6a8:	ec51 0b10 	vmov	r0, r1, d0
 800f6ac:	4602      	mov	r2, r0
 800f6ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f6b2:	ec43 2b10 	vmov	d0, r2, r3
 800f6b6:	4770      	bx	lr

0800f6b8 <scalbn>:
 800f6b8:	b570      	push	{r4, r5, r6, lr}
 800f6ba:	ec55 4b10 	vmov	r4, r5, d0
 800f6be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f6c2:	4606      	mov	r6, r0
 800f6c4:	462b      	mov	r3, r5
 800f6c6:	b991      	cbnz	r1, 800f6ee <scalbn+0x36>
 800f6c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f6cc:	4323      	orrs	r3, r4
 800f6ce:	d03d      	beq.n	800f74c <scalbn+0x94>
 800f6d0:	4b35      	ldr	r3, [pc, #212]	@ (800f7a8 <scalbn+0xf0>)
 800f6d2:	4620      	mov	r0, r4
 800f6d4:	4629      	mov	r1, r5
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	f7f0 ff8a 	bl	80005f0 <__aeabi_dmul>
 800f6dc:	4b33      	ldr	r3, [pc, #204]	@ (800f7ac <scalbn+0xf4>)
 800f6de:	4604      	mov	r4, r0
 800f6e0:	460d      	mov	r5, r1
 800f6e2:	429e      	cmp	r6, r3
 800f6e4:	da0f      	bge.n	800f706 <scalbn+0x4e>
 800f6e6:	a328      	add	r3, pc, #160	@ (adr r3, 800f788 <scalbn+0xd0>)
 800f6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ec:	e01e      	b.n	800f72c <scalbn+0x74>
 800f6ee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f6f2:	4291      	cmp	r1, r2
 800f6f4:	d10b      	bne.n	800f70e <scalbn+0x56>
 800f6f6:	4622      	mov	r2, r4
 800f6f8:	4620      	mov	r0, r4
 800f6fa:	4629      	mov	r1, r5
 800f6fc:	f7f0 fdc2 	bl	8000284 <__adddf3>
 800f700:	4604      	mov	r4, r0
 800f702:	460d      	mov	r5, r1
 800f704:	e022      	b.n	800f74c <scalbn+0x94>
 800f706:	460b      	mov	r3, r1
 800f708:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f70c:	3936      	subs	r1, #54	@ 0x36
 800f70e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f712:	4296      	cmp	r6, r2
 800f714:	dd0d      	ble.n	800f732 <scalbn+0x7a>
 800f716:	2d00      	cmp	r5, #0
 800f718:	a11d      	add	r1, pc, #116	@ (adr r1, 800f790 <scalbn+0xd8>)
 800f71a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f71e:	da02      	bge.n	800f726 <scalbn+0x6e>
 800f720:	a11d      	add	r1, pc, #116	@ (adr r1, 800f798 <scalbn+0xe0>)
 800f722:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f726:	a31a      	add	r3, pc, #104	@ (adr r3, 800f790 <scalbn+0xd8>)
 800f728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f72c:	f7f0 ff60 	bl	80005f0 <__aeabi_dmul>
 800f730:	e7e6      	b.n	800f700 <scalbn+0x48>
 800f732:	1872      	adds	r2, r6, r1
 800f734:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f738:	428a      	cmp	r2, r1
 800f73a:	dcec      	bgt.n	800f716 <scalbn+0x5e>
 800f73c:	2a00      	cmp	r2, #0
 800f73e:	dd08      	ble.n	800f752 <scalbn+0x9a>
 800f740:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f744:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f748:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f74c:	ec45 4b10 	vmov	d0, r4, r5
 800f750:	bd70      	pop	{r4, r5, r6, pc}
 800f752:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f756:	da08      	bge.n	800f76a <scalbn+0xb2>
 800f758:	2d00      	cmp	r5, #0
 800f75a:	a10b      	add	r1, pc, #44	@ (adr r1, 800f788 <scalbn+0xd0>)
 800f75c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f760:	dac1      	bge.n	800f6e6 <scalbn+0x2e>
 800f762:	a10f      	add	r1, pc, #60	@ (adr r1, 800f7a0 <scalbn+0xe8>)
 800f764:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f768:	e7bd      	b.n	800f6e6 <scalbn+0x2e>
 800f76a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f76e:	3236      	adds	r2, #54	@ 0x36
 800f770:	4620      	mov	r0, r4
 800f772:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f776:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f77a:	2200      	movs	r2, #0
 800f77c:	4b0c      	ldr	r3, [pc, #48]	@ (800f7b0 <scalbn+0xf8>)
 800f77e:	4629      	mov	r1, r5
 800f780:	e7d4      	b.n	800f72c <scalbn+0x74>
 800f782:	bf00      	nop
 800f784:	f3af 8000 	nop.w
 800f788:	c2f8f359 	.word	0xc2f8f359
 800f78c:	01a56e1f 	.word	0x01a56e1f
 800f790:	8800759c 	.word	0x8800759c
 800f794:	7e37e43c 	.word	0x7e37e43c
 800f798:	8800759c 	.word	0x8800759c
 800f79c:	fe37e43c 	.word	0xfe37e43c
 800f7a0:	c2f8f359 	.word	0xc2f8f359
 800f7a4:	81a56e1f 	.word	0x81a56e1f
 800f7a8:	43500000 	.word	0x43500000
 800f7ac:	ffff3cb0 	.word	0xffff3cb0
 800f7b0:	3c900000 	.word	0x3c900000

0800f7b4 <with_errno>:
 800f7b4:	b510      	push	{r4, lr}
 800f7b6:	ed2d 8b02 	vpush	{d8}
 800f7ba:	eeb0 8a40 	vmov.f32	s16, s0
 800f7be:	eef0 8a60 	vmov.f32	s17, s1
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	f7ff f944 	bl	800ea50 <__errno>
 800f7c8:	6004      	str	r4, [r0, #0]
 800f7ca:	eeb0 0a48 	vmov.f32	s0, s16
 800f7ce:	eef0 0a68 	vmov.f32	s1, s17
 800f7d2:	ecbd 8b02 	vpop	{d8}
 800f7d6:	bd10      	pop	{r4, pc}

0800f7d8 <xflow>:
 800f7d8:	4603      	mov	r3, r0
 800f7da:	b507      	push	{r0, r1, r2, lr}
 800f7dc:	ec51 0b10 	vmov	r0, r1, d0
 800f7e0:	b183      	cbz	r3, 800f804 <xflow+0x2c>
 800f7e2:	4602      	mov	r2, r0
 800f7e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f7e8:	e9cd 2300 	strd	r2, r3, [sp]
 800f7ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7f0:	f7f0 fefe 	bl	80005f0 <__aeabi_dmul>
 800f7f4:	ec41 0b10 	vmov	d0, r0, r1
 800f7f8:	2022      	movs	r0, #34	@ 0x22
 800f7fa:	b003      	add	sp, #12
 800f7fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f800:	f7ff bfd8 	b.w	800f7b4 <with_errno>
 800f804:	4602      	mov	r2, r0
 800f806:	460b      	mov	r3, r1
 800f808:	e7ee      	b.n	800f7e8 <xflow+0x10>
 800f80a:	0000      	movs	r0, r0
 800f80c:	0000      	movs	r0, r0
	...

0800f810 <__math_uflow>:
 800f810:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f818 <__math_uflow+0x8>
 800f814:	f7ff bfe0 	b.w	800f7d8 <xflow>
 800f818:	00000000 	.word	0x00000000
 800f81c:	10000000 	.word	0x10000000

0800f820 <__math_oflow>:
 800f820:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f828 <__math_oflow+0x8>
 800f824:	f7ff bfd8 	b.w	800f7d8 <xflow>
 800f828:	00000000 	.word	0x00000000
 800f82c:	70000000 	.word	0x70000000

0800f830 <__ieee754_sqrt>:
 800f830:	4a6b      	ldr	r2, [pc, #428]	@ (800f9e0 <__ieee754_sqrt+0x1b0>)
 800f832:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f836:	ec55 4b10 	vmov	r4, r5, d0
 800f83a:	43aa      	bics	r2, r5
 800f83c:	462b      	mov	r3, r5
 800f83e:	4621      	mov	r1, r4
 800f840:	d110      	bne.n	800f864 <__ieee754_sqrt+0x34>
 800f842:	4622      	mov	r2, r4
 800f844:	4620      	mov	r0, r4
 800f846:	4629      	mov	r1, r5
 800f848:	f7f0 fed2 	bl	80005f0 <__aeabi_dmul>
 800f84c:	4602      	mov	r2, r0
 800f84e:	460b      	mov	r3, r1
 800f850:	4620      	mov	r0, r4
 800f852:	4629      	mov	r1, r5
 800f854:	f7f0 fd16 	bl	8000284 <__adddf3>
 800f858:	4604      	mov	r4, r0
 800f85a:	460d      	mov	r5, r1
 800f85c:	ec45 4b10 	vmov	d0, r4, r5
 800f860:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f864:	2d00      	cmp	r5, #0
 800f866:	dc0e      	bgt.n	800f886 <__ieee754_sqrt+0x56>
 800f868:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f86c:	4322      	orrs	r2, r4
 800f86e:	d0f5      	beq.n	800f85c <__ieee754_sqrt+0x2c>
 800f870:	b19d      	cbz	r5, 800f89a <__ieee754_sqrt+0x6a>
 800f872:	4622      	mov	r2, r4
 800f874:	4620      	mov	r0, r4
 800f876:	4629      	mov	r1, r5
 800f878:	f7f0 fd02 	bl	8000280 <__aeabi_dsub>
 800f87c:	4602      	mov	r2, r0
 800f87e:	460b      	mov	r3, r1
 800f880:	f7f0 ffe0 	bl	8000844 <__aeabi_ddiv>
 800f884:	e7e8      	b.n	800f858 <__ieee754_sqrt+0x28>
 800f886:	152a      	asrs	r2, r5, #20
 800f888:	d115      	bne.n	800f8b6 <__ieee754_sqrt+0x86>
 800f88a:	2000      	movs	r0, #0
 800f88c:	e009      	b.n	800f8a2 <__ieee754_sqrt+0x72>
 800f88e:	0acb      	lsrs	r3, r1, #11
 800f890:	3a15      	subs	r2, #21
 800f892:	0549      	lsls	r1, r1, #21
 800f894:	2b00      	cmp	r3, #0
 800f896:	d0fa      	beq.n	800f88e <__ieee754_sqrt+0x5e>
 800f898:	e7f7      	b.n	800f88a <__ieee754_sqrt+0x5a>
 800f89a:	462a      	mov	r2, r5
 800f89c:	e7fa      	b.n	800f894 <__ieee754_sqrt+0x64>
 800f89e:	005b      	lsls	r3, r3, #1
 800f8a0:	3001      	adds	r0, #1
 800f8a2:	02dc      	lsls	r4, r3, #11
 800f8a4:	d5fb      	bpl.n	800f89e <__ieee754_sqrt+0x6e>
 800f8a6:	1e44      	subs	r4, r0, #1
 800f8a8:	1b12      	subs	r2, r2, r4
 800f8aa:	f1c0 0420 	rsb	r4, r0, #32
 800f8ae:	fa21 f404 	lsr.w	r4, r1, r4
 800f8b2:	4081      	lsls	r1, r0
 800f8b4:	4323      	orrs	r3, r4
 800f8b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f8ba:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800f8be:	07d2      	lsls	r2, r2, #31
 800f8c0:	f04f 0600 	mov.w	r6, #0
 800f8c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f8c8:	ea4f 0565 	mov.w	r5, r5, asr #1
 800f8cc:	f04f 0016 	mov.w	r0, #22
 800f8d0:	4632      	mov	r2, r6
 800f8d2:	bf58      	it	pl
 800f8d4:	005b      	lslpl	r3, r3, #1
 800f8d6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f8da:	bf5c      	itt	pl
 800f8dc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f8e0:	0049      	lslpl	r1, r1, #1
 800f8e2:	005b      	lsls	r3, r3, #1
 800f8e4:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f8e8:	0049      	lsls	r1, r1, #1
 800f8ea:	1917      	adds	r7, r2, r4
 800f8ec:	429f      	cmp	r7, r3
 800f8ee:	bfde      	ittt	le
 800f8f0:	193a      	addle	r2, r7, r4
 800f8f2:	1bdb      	suble	r3, r3, r7
 800f8f4:	1936      	addle	r6, r6, r4
 800f8f6:	0fcf      	lsrs	r7, r1, #31
 800f8f8:	3801      	subs	r0, #1
 800f8fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f8fe:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f902:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f906:	d1f0      	bne.n	800f8ea <__ieee754_sqrt+0xba>
 800f908:	4604      	mov	r4, r0
 800f90a:	2720      	movs	r7, #32
 800f90c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f910:	429a      	cmp	r2, r3
 800f912:	eb00 0e0c 	add.w	lr, r0, ip
 800f916:	db02      	blt.n	800f91e <__ieee754_sqrt+0xee>
 800f918:	d113      	bne.n	800f942 <__ieee754_sqrt+0x112>
 800f91a:	458e      	cmp	lr, r1
 800f91c:	d811      	bhi.n	800f942 <__ieee754_sqrt+0x112>
 800f91e:	f1be 0f00 	cmp.w	lr, #0
 800f922:	eb0e 000c 	add.w	r0, lr, ip
 800f926:	da43      	bge.n	800f9b0 <__ieee754_sqrt+0x180>
 800f928:	2800      	cmp	r0, #0
 800f92a:	db41      	blt.n	800f9b0 <__ieee754_sqrt+0x180>
 800f92c:	f102 0801 	add.w	r8, r2, #1
 800f930:	1a9b      	subs	r3, r3, r2
 800f932:	458e      	cmp	lr, r1
 800f934:	4464      	add	r4, ip
 800f936:	eba1 010e 	sub.w	r1, r1, lr
 800f93a:	bf88      	it	hi
 800f93c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f940:	4642      	mov	r2, r8
 800f942:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f946:	3f01      	subs	r7, #1
 800f948:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f94c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f950:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f954:	d1dc      	bne.n	800f910 <__ieee754_sqrt+0xe0>
 800f956:	4319      	orrs	r1, r3
 800f958:	d01b      	beq.n	800f992 <__ieee754_sqrt+0x162>
 800f95a:	f8df a088 	ldr.w	sl, [pc, #136]	@ 800f9e4 <__ieee754_sqrt+0x1b4>
 800f95e:	f8df b088 	ldr.w	fp, [pc, #136]	@ 800f9e8 <__ieee754_sqrt+0x1b8>
 800f962:	e9da 0100 	ldrd	r0, r1, [sl]
 800f966:	e9db 2300 	ldrd	r2, r3, [fp]
 800f96a:	e9da 8900 	ldrd	r8, r9, [sl]
 800f96e:	f7f0 fc87 	bl	8000280 <__aeabi_dsub>
 800f972:	4602      	mov	r2, r0
 800f974:	460b      	mov	r3, r1
 800f976:	4640      	mov	r0, r8
 800f978:	4649      	mov	r1, r9
 800f97a:	f7f1 f8b5 	bl	8000ae8 <__aeabi_dcmple>
 800f97e:	b140      	cbz	r0, 800f992 <__ieee754_sqrt+0x162>
 800f980:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f984:	e9da 0100 	ldrd	r0, r1, [sl]
 800f988:	e9db 2300 	ldrd	r2, r3, [fp]
 800f98c:	d112      	bne.n	800f9b4 <__ieee754_sqrt+0x184>
 800f98e:	3601      	adds	r6, #1
 800f990:	463c      	mov	r4, r7
 800f992:	1072      	asrs	r2, r6, #1
 800f994:	07f1      	lsls	r1, r6, #31
 800f996:	ea4f 0354 	mov.w	r3, r4, lsr #1
 800f99a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f99e:	bf48      	it	mi
 800f9a0:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f9a4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f9ae:	e753      	b.n	800f858 <__ieee754_sqrt+0x28>
 800f9b0:	4690      	mov	r8, r2
 800f9b2:	e7bd      	b.n	800f930 <__ieee754_sqrt+0x100>
 800f9b4:	e9da 8900 	ldrd	r8, r9, [sl]
 800f9b8:	f7f0 fc64 	bl	8000284 <__adddf3>
 800f9bc:	4602      	mov	r2, r0
 800f9be:	460b      	mov	r3, r1
 800f9c0:	4640      	mov	r0, r8
 800f9c2:	4649      	mov	r1, r9
 800f9c4:	f7f1 f886 	bl	8000ad4 <__aeabi_dcmplt>
 800f9c8:	b128      	cbz	r0, 800f9d6 <__ieee754_sqrt+0x1a6>
 800f9ca:	1ca0      	adds	r0, r4, #2
 800f9cc:	f104 0402 	add.w	r4, r4, #2
 800f9d0:	bf08      	it	eq
 800f9d2:	3601      	addeq	r6, #1
 800f9d4:	e7dd      	b.n	800f992 <__ieee754_sqrt+0x162>
 800f9d6:	1c63      	adds	r3, r4, #1
 800f9d8:	f023 0401 	bic.w	r4, r3, #1
 800f9dc:	e7d9      	b.n	800f992 <__ieee754_sqrt+0x162>
 800f9de:	bf00      	nop
 800f9e0:	7ff00000 	.word	0x7ff00000
 800f9e4:	20000250 	.word	0x20000250
 800f9e8:	20000248 	.word	0x20000248

0800f9ec <_init>:
 800f9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ee:	bf00      	nop
 800f9f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9f2:	bc08      	pop	{r3}
 800f9f4:	469e      	mov	lr, r3
 800f9f6:	4770      	bx	lr

0800f9f8 <_fini>:
 800f9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9fa:	bf00      	nop
 800f9fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9fe:	bc08      	pop	{r3}
 800fa00:	469e      	mov	lr, r3
 800fa02:	4770      	bx	lr
