Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Bharat\Documents\Quartus\DSO\ADC1.qsys --synthesis=VERILOG --output-directory=C:\Users\Bharat\Documents\Quartus\DSO\ADC1\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DSO/ADC1.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 16.1]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC1: Generating ADC1 "ADC1" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/16.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/Bharat/AppData/Local/Temp/alt7658_8907395727516694007.dir/0004_sopcgen/ADC1_adc_mega_0.v
Info: adc_mega_0: "ADC1" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: ADC1: Done "ADC1" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
