OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels -distance_between_buffers 60
[INFO CTS-0050] Root buffer is BUFx16f_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx16f_ASAP7_75t_R
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 11620.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 1120 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 7098.
[INFO CTS-0047]     Number of keys in characterization LUT: 305.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 44.
[INFO CTS-0024]  Normalized sink region: [(2.57886, 10.7407), (29.2438, 52.6841)].
[INFO CTS-0025]     Width:  26.6649.
[INFO CTS-0026]     Height: 41.9433.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 22
    Sub-region size: 26.6649 X 20.9717
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 238 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 13.3325 X 20.9717
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 91 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 44.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 48.
[INFO CTS-0024]  Normalized sink region: [(16.8383, 3.37826), (55.6351, 43.9213)].
[INFO CTS-0025]     Width:  38.7968.
[INFO CTS-0026]     Height: 40.5430.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 24
    Sub-region size: 38.7968 X 20.2715
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 238 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 48 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 19.3984 X 20.2715
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 238 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 48.
[INFO CTS-0093] Fixing tree levels for max depth 7
Fixing from level 3 (parent=0 + current=3) to max 7 for driver clk_i
[INFO CTS-0018]     Created 225 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 225 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 10:1, 11:3, 12:1, 15:1, 16:1, 17:1, 19:1, 20:2, 21:2, 22:9, 23:7, 24:7, 25:4, 26:8..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 53 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 53 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 9:1, 11:2, 13:1, 14:1, 15:5, 16:1, 17:4, 18:1, 19:10, 20:7, 21:5, 22:8, 23:5, 24:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 44
[INFO CTS-0101]  Average sink wire length 93.96 um
[INFO CTS-0102]  Path depth 3 - 7
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 48
[INFO CTS-0101]  Average sink wire length 82.00 um
[INFO CTS-0102]  Path depth 3 - 3
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2527 u^2 44% utilization.
[INFO RSZ-0058] Using max wire length 162um.
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2527 u^2 44% utilization.
Placement Analysis
---------------------------------
total displacement        670.5 u
average displacement        0.0 u
max displacement            2.0 u
original HPWL           69774.0 u
legalized HPWL          71901.6 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 112 endpoints with setup violations.
[INFO RSZ-0040] Inserted 7 buffers.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          3.6 u
average displacement        0.0 u
max displacement            0.9 u
original HPWL           71902.0 u
legalized HPWL          71904.7 u
delta HPWL                    0 %

Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2528 u^2 44% utilization.
Elapsed time: 0:47.45[h:]min:sec. CPU time: user 47.35 sys 0.09 (99%). Peak memory: 308132KB.
