<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="input--output"><a class="header" href="#input--output">Input / Output</a></h1>
<h2 id="tile-io_w"><a class="header" href="#tile-io_w">Tile IO_W</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_W bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_W bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2"><a class="header" href="#bel-io2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_W bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3"><a class="header" href="#bel-io3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_W bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO3.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO3.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO2.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO2.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO3.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO1.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO0.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO0.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO1.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_dqs_w"><a class="header" href="#tile-io_dqs_w">Tile IO_DQS_W</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_W bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_W bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-1"><a class="header" href="#bel-io2-1">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_W bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-1"><a class="header" href="#bel-io3-1">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_W bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO2.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO1.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO0.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO0.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO1.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_dqs_dummy_w"><a class="header" href="#tile-io_dqs_dummy_w">Tile IO_DQS_DUMMY_W</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_DUMMY_W bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_DUMMY_W bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-2"><a class="header" href="#bel-io2-2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_DUMMY_W bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-2"><a class="header" href="#bel-io3-2">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_DUMMY_W bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_DUMMY_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO3.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO3.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO2.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO2.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO3.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO1.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO0.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO0.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO1.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e"><a class="header" href="#tile-io_e">Tile IO_E</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-3"><a class="header" href="#bel-io0-3">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-3"><a class="header" href="#bel-io1-3">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-3"><a class="header" href="#bel-io2-3">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-3"><a class="header" href="#bel-io3-3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_E bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO3.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO3.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO2.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO2.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO3.ONEGA</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO1.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO0.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO0.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO1.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_dqs_e"><a class="header" href="#tile-io_dqs_e">Tile IO_DQS_E</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-4"><a class="header" href="#bel-io0-4">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-4"><a class="header" href="#bel-io1-4">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGA</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-4"><a class="header" href="#bel-io2-4">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>OPOSB</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-4"><a class="header" href="#bel-io3-4">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_E bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_DQS_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO2.OPOSB</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO1.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO0.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO0.OPOSB</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO1.ONEGA</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-xsio_e"><a class="header" href="#tile-xsio_e">Tile XSIO_E</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-5"><a class="header" href="#bel-io0-5">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-5"><a class="header" href="#bel-io1-5">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-5"><a class="header" href="#bel-io2-5">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-5"><a class="header" href="#bel-io3-5">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_E bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO3.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO1.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-xsio_s"><a class="header" href="#tile-xsio_s">Tile XSIO_S</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-6"><a class="header" href="#bel-io0-6">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_S bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-6"><a class="header" href="#bel-io1-6">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_S bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-6"><a class="header" href="#bel-io2-6">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_S bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-6"><a class="header" href="#bel-io3-6">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_S bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-sio_n"><a class="header" href="#tile-sio_n">Tile SIO_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-7"><a class="header" href="#bel-io0-7">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-7"><a class="header" href="#bel-io1-7">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-7"><a class="header" href="#bel-io2-7">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-7"><a class="header" href="#bel-io3-7">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO3.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-sio_a_n"><a class="header" href="#tile-sio_a_n">Tile SIO_A_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-8"><a class="header" href="#bel-io0-8">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_A_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-8"><a class="header" href="#bel-io1-8">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_A_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-8"><a class="header" href="#bel-io2-8">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_A_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-8"><a class="header" href="#bel-io3-8">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_A_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_A_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>IO3.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-sio_dqs_n"><a class="header" href="#tile-sio_dqs_n">Tile SIO_DQS_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-9"><a class="header" href="#bel-io0-9">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_DQS_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-9"><a class="header" href="#bel-io1-9">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_DQS_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-9"><a class="header" href="#bel-io2-9">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_DQS_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEGB</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-9"><a class="header" href="#bel-io3-9">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_DQS_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 SIO_DQS_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>IO1.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.ONEGB</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.ONEGB</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-xsio_n"><a class="header" href="#tile-xsio_n">Tile XSIO_N</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-10"><a class="header" href="#bel-io0-10">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-10"><a class="header" href="#bel-io1-10">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-10"><a class="header" href="#bel-io2-10">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-10"><a class="header" href="#bel-io3-10">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>OPOSA</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TS</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 XSIO_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TS</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO1.TS</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO1.OPOSA</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TS</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO3.TS</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO3.OPOSA</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_pll_w"><a class="header" href="#tile-io_pll_w">Tile IO_PLL_W</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0-11"><a class="header" href="#bel-io0-11">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_W bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-11"><a class="header" href="#bel-io1-11">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_W bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-11"><a class="header" href="#bel-io2-11">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_W bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-11"><a class="header" href="#bel-io3-11">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_W bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_pll_e"><a class="header" href="#tile-io_pll_e">Tile IO_PLL_E</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0-12"><a class="header" href="#bel-io0-12">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-12"><a class="header" href="#bel-io1-12">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-12"><a class="header" href="#bel-io2-12">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-12"><a class="header" href="#bel-io3-12">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_E bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>DEL0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DEL1</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DEL2</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DEL3</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>INA</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>INB</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>INDD</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPA</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>IPB</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 IO_PLL_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.DEL0</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO1.DEL1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.DEL3</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO1.DEL0</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.DEL2</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.DEL3</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.DEL1</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO1.DEL2</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.IPA</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INA</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.IPB</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.INB</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.IPA</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO1.INA</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.INDD</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO1.INDD</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO1.IPB</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INB</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO2.DEL0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO3.DEL1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO2.DEL3</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO3.DEL0</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO2.DEL2</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO3.DEL3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO2.DEL1</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO3.DEL2</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO2.IPA</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO2.INA</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO2.IPB</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO2.INB</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO3.IPA</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO3.INA</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO2.INDD</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO3.INDD</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO3.IPB</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO3.INB</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e"><a class="header" href="#tile-dqs_e">Tile DQS_E</a></h2>
<p>Cells: 3</p>
<h3 id="bel-dqs0"><a class="header" href="#bel-dqs0">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_E bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>DCA0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DCA1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>DCA2</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>DCA3</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DCA4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DCA5</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DCA6</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>DDRCLKPOL</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>DDRLAT</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>DYNDELAY0</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>DYNDELAY1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>DYNDELAY2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>DYNDELAY3</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>DYNDELAY4</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>DYNDELAY5</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>DYNDELAY6</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DYNDELAY7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>ECLKDQSR</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>PRMBDET</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>READ</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A0</td><td>DQS0.DYNDELAY0</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>DQS0.DYNDELAY4</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>DQS0.DCA0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>DQS0.DCA4</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>DQS0.DYNDELAY1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>DQS0.DYNDELAY5</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>DQS0.DCA1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>DQS0.DCA5</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DQS0.DYNDELAY2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DQS0.DYNDELAY6</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DQS0.DCA2</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DQS0.DCA6</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>DQS0.DYNDELAY3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>DQS0.DYNDELAY7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>DQS0.DCA3</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>DQS0.READ</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>DQS0.RST</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>DQS0.DDRCLKPOL</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>DQS0.PRMBDET</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>DQS0.ECLKDQSR</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>DQS0.DDRLAT</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>DQS0.DQSW</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_a_e"><a class="header" href="#tile-dqs_a_e">Tile DQS_A_E</a></h2>
<p>Cells: 3</p>
<h3 id="bel-dqs0-1"><a class="header" href="#bel-dqs0-1">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_E bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>DCA0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DCA1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>DCA2</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>DCA3</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DCA4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DCA5</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DCA6</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>DDRCLKPOL</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>DYNDELAY0</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>DYNDELAY1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>DYNDELAY2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>DYNDELAY3</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>DYNDELAY4</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>DYNDELAY5</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>DYNDELAY6</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DYNDELAY7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>ECLKDQSR</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>PRMBDET</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>READ</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dqstest"><a class="header" href="#bel-dqstest">Bel DQSTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_E bel DQSTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSCNT0</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DQSCNT1</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>ECLKCNT</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A0</td><td>DQS0.DYNDELAY0</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>DQS0.DYNDELAY4</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>DQS0.DCA0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>DQS0.DCA4</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>DQS0.DYNDELAY1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>DQS0.DYNDELAY5</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>DQS0.DCA1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>DQS0.DCA5</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DQS0.DYNDELAY2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DQS0.DYNDELAY6</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DQS0.DCA2</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DQS0.DCA6</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>DQS0.DYNDELAY3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>DQS0.DYNDELAY7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>DQS0.DCA3</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>DQS0.READ</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>DQS0.RST</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>DQS0.DDRCLKPOL</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>DQS0.PRMBDET</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>DQS0.ECLKDQSR</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>DQSTEST.DQSCNT0</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>DQSTEST.ECLKCNT</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>DQSTEST.DQSCNT1</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w"><a class="header" href="#tile-dqs_w">Tile DQS_W</a></h2>
<p>Cells: 3</p>
<h3 id="bel-dqs0-2"><a class="header" href="#bel-dqs0-2">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_W bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>DCA0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DCA1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>DCA2</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>DCA3</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DCA4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DCA5</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DCA6</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>DDRCLKPOL</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>DDRLAT</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>DYNDELAY0</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>DYNDELAY1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>DYNDELAY2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>DYNDELAY3</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>DYNDELAY4</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>DYNDELAY5</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>DYNDELAY6</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DYNDELAY7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>ECLKDQSR</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>PRMBDET</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>READ</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A0</td><td>DQS0.DYNDELAY0</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>DQS0.DYNDELAY4</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>DQS0.DCA0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>DQS0.DCA4</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>DQS0.DYNDELAY1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>DQS0.DYNDELAY5</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>DQS0.DCA1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>DQS0.DCA5</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DQS0.DYNDELAY2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DQS0.DYNDELAY6</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DQS0.DCA2</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DQS0.DCA6</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>DQS0.DYNDELAY3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>DQS0.DYNDELAY7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>DQS0.DCA3</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>DQS0.READ</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>DQS0.RST</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>DQS0.DDRCLKPOL</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>DQS0.PRMBDET</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>DQS0.ECLKDQSR</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>DQS0.DDRLAT</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>DQS0.DQSW</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_a_w"><a class="header" href="#tile-dqs_a_w">Tile DQS_A_W</a></h2>
<p>Cells: 3</p>
<h3 id="bel-dqs0-3"><a class="header" href="#bel-dqs0-3">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_W bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>DCA0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DCA1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>DCA2</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>DCA3</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DCA4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DCA5</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DCA6</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>DDRCLKPOL</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>DYNDELAY0</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>DYNDELAY1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>DYNDELAY2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>DYNDELAY3</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>DYNDELAY4</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>DYNDELAY5</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>DYNDELAY6</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>DYNDELAY7</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>ECLKDQSR</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>PRMBDET</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>READ</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dqstest-1"><a class="header" href="#bel-dqstest-1">Bel DQSTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_W bel DQSTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSCNT0</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DQSCNT1</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>ECLKCNT</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-16"><a class="header" href="#bel-wires-16">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_A_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A0</td><td>DQS0.DYNDELAY0</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>DQS0.DYNDELAY4</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>DQS0.DCA0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>DQS0.DCA4</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>DQS0.DYNDELAY1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>DQS0.DYNDELAY5</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>DQS0.DCA1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>DQS0.DCA5</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DQS0.DYNDELAY2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DQS0.DYNDELAY6</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DQS0.DCA2</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DQS0.DCA6</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>DQS0.DYNDELAY3</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>DQS0.DYNDELAY7</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>DQS0.DCA3</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>DQS0.READ</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>DQS0.RST</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>DQS0.DDRCLKPOL</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>DQS0.PRMBDET</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>DQS0.ECLKDQSR</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>DQSTEST.DQSCNT0</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>DQSTEST.ECLKCNT</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>DQSTEST.DQSCNT1</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_n"><a class="header" href="#tile-dqs_n">Tile DQS_N</a></h2>
<p>Cells: 6</p>
<h3 id="bel-dqs0-4"><a class="header" href="#bel-dqs0-4">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>DCA0</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>DCA1</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>DCA2</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>DCA3</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>DCA4</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>DCA5</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>DCA6</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>DDRCLKPOL</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>DDRLAT</td><td>output</td><td>TCELL4:OUT_Q1</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL4:OUT_Q2</td></tr>
<tr><td>DYNDELAY0</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>DYNDELAY1</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>DYNDELAY2</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>DYNDELAY3</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>DYNDELAY4</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>DYNDELAY5</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>DYNDELAY6</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>DYNDELAY7</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>ECLKDQSR</td><td>output</td><td>TCELL4:OUT_Q0</td></tr>
<tr><td>PRMBDET</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>READ</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-17"><a class="header" href="#bel-wires-17">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp3 DQS_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_A2</td><td>DQS0.DCA0</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>DQS0.DCA4</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>DQS0.DYNDELAY1</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.DYNDELAY5</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>DQS0.READ</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>DQS0.DCA1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>DQS0.DCA5</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>DQS0.DYNDELAY2</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.DYNDELAY4</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DQS0.DCA2</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DQS0.DCA6</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>DQS0.DYNDELAY3</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.DYNDELAY6</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>DQS0.DCA3</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>DQS0.DYNDELAY0</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.DYNDELAY7</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>DQS0.RST</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>DQS0.DDRCLKPOL</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>DQS0.PRMBDET</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL4:OUT_Q0</td><td>DQS0.ECLKDQSR</td></tr>
<tr><td>TCELL4:OUT_Q1</td><td>DQS0.DDRLAT</td></tr>
<tr><td>TCELL4:OUT_Q2</td><td>DQS0.DQSW</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ecp3/clock.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp3/pll.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ecp3/clock.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp3/pll.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
