Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 21:08:35 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   224 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |            3 |
|      8 |           33 |
|     10 |            4 |
|     12 |            9 |
|     14 |            2 |
|    16+ |          118 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |           56 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |            1200 |          236 |
| Yes          | No                    | No                     |             380 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4320 |          688 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  sys_clk     | sdram_tfawcon_ready_reg0                                                                      | sdram_tfawcon_ready_i_1_n_0                       |                1 |              2 |
|  sys_clk     |                                                                                               | sdram_tccdcon_ready_i_1_n_0                       |                1 |              2 |
|  clk200_clk  |                                                                                               |                                                   |                1 |              2 |
|  sys_clk     |                                                                                               | sdram_trrdcon_ready_i_1_n_0                       |                1 |              2 |
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                           |                1 |              2 |
|  sys_clk     | i_i_1_n_0                                                                                     | sys_rst                                           |                1 |              2 |
|  sys_clk     |                                                                                               | xilinxasyncresetsynchronizerimpl0                 |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset                                                | lm32_cpu/instruction_unit/icache/SR[0]            |                1 |              4 |
|  clk200_clk  |                                                                                               | xilinxasyncresetsynchronizerimpl0                 |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                       | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_csrbank0_leds_out0_re                                                                 | sys_rst                                           |                3 |              8 |
|  sys_clk     | bankmachine4_next_state                                                                       | sys_rst                                           |                3 |              8 |
|  sys_clk     | bitbang_storage_full[3]_i_1_n_0                                                               | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                | sys_rst                                           |                1 |              8 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                      | clk200_rst                                        |                1 |              8 |
|  sys_clk     | bankmachine5_next_state                                                                       | sys_rst                                           |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_2_n_0                                             | lm32_cpu/instruction_unit/icache/SR[0]            |                2 |              8 |
|  sys_clk     | multiplexer_next_state                                                                        | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_uart_phy_rx_bitcount                                                                  | basesoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                2 |              8 |
|  sys_clk     | bankmachine6_next_state                                                                       | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_phy_sink_ready1279_out                                                           | basesoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              8 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                                                        | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_uart_tx_fifo_do_read                                                                  | sys_rst                                           |                1 |              8 |
|  sys_clk     | bankmachine1_next_state                                                                       | sys_rst                                           |                2 |              8 |
|  sys_clk     | bankmachine0_next_state                                                                       | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_csrbank0_buttons_ev_enable0_re                                                        | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_uart_rx_fifo_do_read                                                                  | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]             | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                2 |              8 |
|  sys_clk     | bankmachine7_next_state                                                                       | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                           |                1 |              8 |
|  sys_clk     |                                                                                               | p_0_out[3]                                        |                3 |              8 |
|  sys_clk     | basesoc_csrbank2_half_sys8x_taps0_re                                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface0_bank_bus_dat_r[3]_i_1_n_0      |                2 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface5_bank_bus_dat_r[3]_i_1_n_0      |                3 |              8 |
|  sys_clk     | bankmachine2_next_state                                                                       | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_uart_rx_fifo_level[4]_i_1_n_0                                                         | sys_rst                                           |                2 |             10 |
|  sys_clk     | basesoc_uart_tx_fifo_level[4]_i_1_n_0                                                         | sys_rst                                           |                2 |             10 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                                                        | sys_rst                                           |                2 |             10 |
|  sys_clk     | sdram_counter[4]_i_1_n_0                                                                      | sys_rst                                           |                2 |             10 |
|  sys_clk     | basesoc_csrbank4_dfii_pi3_command0_re                                                         | sys_rst                                           |                2 |             12 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |             12 |
|  sys_clk     | basesoc_csrbank4_dfii_control0_re                                                             | sys_rst                                           |                2 |             12 |
|  sys_clk     | basesoc_csrbank4_dfii_pi2_command0_re                                                         | sys_rst                                           |                4 |             12 |
|  sys_clk     | sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                          | sys_rst                                           |                3 |             12 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |             12 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |             12 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |             12 |
|  sys_clk     | basesoc_csrbank4_dfii_pi1_command0_re                                                         | sys_rst                                           |                2 |             12 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                            | sys_rst                                           |                2 |             14 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]             |                3 |             14 |
|  sys_clk     | basesoc_uart_phy_rx_reg                                                                       | sys_rst                                           |                1 |             16 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_uart_phy_storage_full[31]_i_1_n_0                                                     | sys_rst                                           |                1 |             16 |
|  sys_clk     | i                                                                                             | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_ctrl_storage_full[31]_i_1_n_0                                                         | sys_rst                                           |                2 |             16 |
|  sys_clk     | basesoc_ctrl_storage_full[7]_i_1_n_0                                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | basesoc_uart_phy_storage_full[23]_i_1_n_0                                                     | sys_rst                                           |                1 |             16 |
|  sys_clk     | basesoc_timer0_reload_storage_full[31]_i_1_n_0                                                | sys_rst                                           |                3 |             16 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0      |                7 |             16 |
|  sys_clk     | basesoc_ctrl_storage_full[23]_i_1_n_0                                                         | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                3 |             16 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                5 |             16 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface7_bank_bus_dat_r[7]_i_1_n_0      |                3 |             16 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                4 |             16 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                1 |             16 |
|  sys_clk     | basesoc_timer0_load_storage_full[15]_i_1_n_0                                                  | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_timer0_reload_storage_full[7]_i_1_n_0                                                 | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface3_bank_bus_dat_r[7]_i_1_n_0      |                7 |             16 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_uart_phy_storage_full[15]_i_1_n_0                                                     | sys_rst                                           |                1 |             16 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                4 |             16 |
|  sys_clk     | basesoc_uart_phy_tx_reg[7]_i_1_n_0                                                            | sys_rst                                           |                1 |             16 |
|  sys_clk     | basesoc_timer0_load_storage_full[7]_i_1_n_0                                                   | sys_rst                                           |                1 |             16 |
|  sys_clk     | basesoc_timer0_load_storage_full[31]_i_1_n_0                                                  | sys_rst                                           |                1 |             16 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set                                                    | lm32_cpu/instruction_unit/icache/SR[0]            |                3 |             16 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_uart_phy_storage_full[7]_i_1_n_0                                                      | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | basesoc_timer0_reload_storage_full[15]_i_1_n_0                                                | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_timer0_load_storage_full[23]_i_1_n_0                                                  | sys_rst                                           |                2 |             16 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |             16 |
|  sys_clk     | basesoc_timer0_reload_storage_full[23]_i_1_n_0                                                | sys_rst                                           |                4 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0      |                6 |             16 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set                                                     | lm32_cpu/instruction_unit/icache/SR[0]            |                2 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface8_bank_bus_dat_r[7]_i_1_n_0      |                4 |             16 |
|  sys_clk     |                                                                                               | basesoc_interface1_bank_bus_dat_r[7]_i_1_n_0      |                4 |             16 |
|  sys_clk     | basesoc_ctrl_storage_full[15]_i_1_n_0                                                         | sys_rst                                           |                3 |             16 |
|  sys_clk     | basesoc_uart_phy_source_payload_data[7]_i_1_n_0                                               | sys_rst                                           |                1 |             16 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/right_shift_result_reg[31]                                    |                                                   |                5 |             20 |
|  sys_clk     | sdram_count[9]_i_2_n_0                                                                        | sdram_count[9]_i_1_n_0                            |                3 |             20 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/valid_f2                                                      |                                                   |                3 |             20 |
|  sys_clk     | vccbram_status                                                                                | sys_rst                                           |                3 |             24 |
|  sys_clk     | vccint_status                                                                                 | sys_rst                                           |                4 |             24 |
|  sys_clk     | temperature_status                                                                            | sys_rst                                           |                4 |             24 |
|  sys_clk     | vccaux_status                                                                                 | sys_rst                                           |                4 |             24 |
|  sys_clk     | sdram_bankmachine5_track_open                                                                 |                                                   |                4 |             28 |
|  sys_clk     | sdram_bankmachine2_track_open                                                                 |                                                   |                3 |             28 |
|  sys_clk     | sdram_bankmachine7_track_open                                                                 |                                                   |                3 |             28 |
|  sys_clk     | sdram_bankmachine0_track_open                                                                 |                                                   |                3 |             28 |
|  sys_clk     | sdram_bankmachine1_openrow[13]_i_1_n_0                                                        |                                                   |                3 |             28 |
|  sys_clk     | sdram_bankmachine4_openrow[13]_i_1_n_0                                                        |                                                   |                3 |             28 |
|  sys_clk     | sdram_bankmachine6_track_open                                                                 |                                                   |                4 |             28 |
|  sys_clk     | sdram_bankmachine3_track_open                                                                 |                                                   |                4 |             28 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                |                                                   |                2 |             32 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                |                                                   |                2 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_0                                        | lm32_cpu/load_store_unit/basesoc_count_reg[16]    |                5 |             34 |
|  sys_clk     | eventsourceprocess2_trigger                                                                   | waittimer2_count[0]_i_1_n_0                       |                5 |             40 |
|  sys_clk     | eventsourceprocess3_trigger                                                                   | waittimer3_count[0]_i_1_n_0                       |                5 |             40 |
|  sys_clk     | eventsourceprocess0_trigger                                                                   | waittimer0_count[0]_i_1_n_0                       |                5 |             40 |
|  sys_clk     | eventsourceprocess1_trigger                                                                   | waittimer1_count[0]_i_1_n_0                       |                5 |             40 |
|  sys_clk     | sr[31]_i_1_n_0                                                                                | sys_rst                                           |               10 |             44 |
|  sys_clk     | sdram_bankmachine6_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                8 |             46 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                                 | lm32_cpu/instruction_unit/icache/SR[0]            |               10 |             46 |
|  sys_clk     | sdram_bankmachine7_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                9 |             46 |
|  sys_clk     | sdram_bankmachine0_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                8 |             46 |
|  sys_clk     | sdram_bankmachine4_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                7 |             46 |
|  sys_clk     | sdram_bankmachine1_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                9 |             46 |
|  sys_clk     | sdram_bankmachine5_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                7 |             46 |
|  sys_clk     | sdram_bankmachine3_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                7 |             46 |
|  sys_clk     | sdram_bankmachine2_cmd_buffer_pipe_ce                                                         | sys_rst                                           |                6 |             46 |
|  sys_clk     | sdram_bandwidth_nreads                                                                        | sdram_bandwidth_nwrites                           |                6 |             48 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                                            | sdram_bandwidth_nwrites                           |                6 |             48 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1__0_n_0                                 |                                                   |                6 |             56 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                              | lm32_cpu/instruction_unit/icache/SR[0]            |                8 |             56 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | lm32_cpu/instruction_unit/icache/SR[0]            |                7 |             60 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0                                   |                                                   |                7 |             60 |
|  sys_clk     |                                                                                               | basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             62 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                  | lm32_cpu/instruction_unit/icache/SR[0]            |               10 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | lm32_cpu/instruction_unit/icache/SR[0]            |                7 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/instruction_unit/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]                |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | basesoc_timer0_update_value_re                                                                | sys_rst                                           |                8 |             64 |
|  sys_clk     | basesoc_ctrl_bus_errors                                                                       | sys_rst                                           |                8 |             64 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x[31]_i_1_n_0                                                   | lm32_cpu/instruction_unit/icache/SR[0]            |               13 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                           | lm32_cpu/instruction_unit/icache/SR[0]            |                6 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]                 |                                                   |                4 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                     | lm32_cpu/instruction_unit/icache/SR[0]            |               10 |             64 |
|  sys_clk     | lm32_cpu/mc_arithmetic/b                                                                      | lm32_cpu/instruction_unit/icache/SR[0]            |                9 |             64 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                 | lm32_cpu/instruction_unit/icache/SR[0]            |               21 |             64 |
|  sys_clk     |                                                                                               | basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             64 |
|  sys_clk     | sdram_bandwidth_update_re                                                                     | sys_rst                                           |               12 |             96 |
|  sys_clk     | sdram_bandwidth_period                                                                        | sys_rst                                           |               10 |             96 |
|  sys_clk     | dna_status                                                                                    | sys_rst                                           |               12 |            114 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | lm32_cpu/instruction_unit/icache/SR[0]            |               27 |            140 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/valid_f2                                                      | lm32_cpu/instruction_unit/icache/SR[0]            |               28 |            184 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                   |               12 |            192 |
|  sys_clk     |                                                                                               |                                                   |               57 |            214 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                                                    | sys_rst                                           |               49 |            256 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/instruction_unit/icache/SR[0]            |               51 |            322 |
|  sys_clk     |                                                                                               | lm32_cpu/instruction_unit/icache/SR[0]            |               59 |            374 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/right_shift_result_reg[31]                                    | lm32_cpu/instruction_unit/icache/SR[0]            |               73 |            442 |
|  sys_clk     |                                                                                               | sys_rst                                           |              120 |            576 |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


