--BB5_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[0]
--operation mode is normal

BB5_reg[0]_lut_out = BB5_reg[1] & !CB1L4Q;
BB5_reg[0] = DFFEA(BB5_reg[0]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--CB1L5Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22
--operation mode is normal

CB1L5Q_lut_out = CB1L4Q # CB1L5Q & (!CB1L8 # !CB1L7);
CB1L5Q = DFFEA(CB1L5Q_lut_out, LB1__clk0, !rst, , , , );


--CB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|lvds_o~1
--operation mode is normal

CB1L2 = BB5_reg[0] # !CB1L5Q;


--J11_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
--operation mode is normal

J11_reg_o[13]_lut_out = G1_dac_off_data[13] & (G1L44 # G1_dac_on_data[13] & G1L34) # !G1_dac_off_data[13] & G1_dac_on_data[13] & G1L34;
J11_reg_o[13] = DFFEA(J11_reg_o[13]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
--operation mode is normal

J11_reg_o[12]_lut_out = G1L44 & (G1_dac_off_data[12] # G1L34 & G1_dac_on_data[12]) # !G1L44 & G1L34 & G1_dac_on_data[12];
J11_reg_o[12] = DFFEA(J11_reg_o[12]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
--operation mode is normal

J11_reg_o[11]_lut_out = G1L44 & (G1_dac_off_data[11] # G1L34 & G1_dac_on_data[11]) # !G1L44 & G1L34 & G1_dac_on_data[11];
J11_reg_o[11] = DFFEA(J11_reg_o[11]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
--operation mode is normal

J11_reg_o[10]_lut_out = G1L44 & (G1_dac_off_data[10] # G1L34 & G1_dac_on_data[10]) # !G1L44 & G1L34 & G1_dac_on_data[10];
J11_reg_o[10] = DFFEA(J11_reg_o[10]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
--operation mode is normal

J11_reg_o[9]_lut_out = G1L44 & (G1_dac_off_data[9] # G1L34 & G1_dac_on_data[9]) # !G1L44 & G1L34 & G1_dac_on_data[9];
J11_reg_o[9] = DFFEA(J11_reg_o[9]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
--operation mode is normal

J11_reg_o[8]_lut_out = G1L44 & (G1_dac_off_data[8] # G1L34 & G1_dac_on_data[8]) # !G1L44 & G1L34 & G1_dac_on_data[8];
J11_reg_o[8] = DFFEA(J11_reg_o[8]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
--operation mode is normal

J11_reg_o[7]_lut_out = G1L44 & (G1_dac_off_data[7] # G1L34 & G1_dac_on_data[7]) # !G1L44 & G1L34 & G1_dac_on_data[7];
J11_reg_o[7] = DFFEA(J11_reg_o[7]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
--operation mode is normal

J11_reg_o[6]_lut_out = G1L44 & (G1_dac_off_data[6] # G1L34 & G1_dac_on_data[6]) # !G1L44 & G1L34 & G1_dac_on_data[6];
J11_reg_o[6] = DFFEA(J11_reg_o[6]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
--operation mode is normal

J11_reg_o[5]_lut_out = G1L44 & (G1_dac_off_data[5] # G1L34 & G1_dac_on_data[5]) # !G1L44 & G1L34 & G1_dac_on_data[5];
J11_reg_o[5] = DFFEA(J11_reg_o[5]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
--operation mode is normal

J11_reg_o[4]_lut_out = G1L44 & (G1_dac_off_data[4] # G1L34 & G1_dac_on_data[4]) # !G1L44 & G1L34 & G1_dac_on_data[4];
J11_reg_o[4] = DFFEA(J11_reg_o[4]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
--operation mode is normal

J11_reg_o[3]_lut_out = G1L44 & (G1_dac_off_data[3] # G1L34 & G1_dac_on_data[3]) # !G1L44 & G1L34 & G1_dac_on_data[3];
J11_reg_o[3] = DFFEA(J11_reg_o[3]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
--operation mode is normal

J11_reg_o[2]_lut_out = G1L44 & (G1_dac_off_data[2] # G1L34 & G1_dac_on_data[2]) # !G1L44 & G1L34 & G1_dac_on_data[2];
J11_reg_o[2] = DFFEA(J11_reg_o[2]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
--operation mode is normal

J11_reg_o[1]_lut_out = G1L44 & (G1_dac_off_data[1] # G1L34 & G1_dac_on_data[1]) # !G1L44 & G1L34 & G1_dac_on_data[1];
J11_reg_o[1] = DFFEA(J11_reg_o[1]_lut_out, LB1__clk0, !rst, , , , );


--J11_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
--operation mode is normal

J11_reg_o[0]_lut_out = G1L44 & (G1_dac_off_data[0] # G1L34 & G1_dac_on_data[0]) # !G1L44 & G1L34 & G1_dac_on_data[0];
J11_reg_o[0] = DFFEA(J11_reg_o[0]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_id_int[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[0]
--operation mode is normal

G1_dac_id_int[0]_lut_out = S5_q_b[0];
G1_dac_id_int[0] = DFFEA(G1_dac_id_int[0]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_id_int[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[1]
--operation mode is normal

G1_dac_id_int[1]_lut_out = S5_q_b[1];
G1_dac_id_int[1] = DFFEA(G1_dac_id_int[1]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_id_int[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[2]
--operation mode is normal

G1_dac_id_int[2]_lut_out = S5_q_b[2];
G1_dac_id_int[2] = DFFEA(G1_dac_id_int[2]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_id_int[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[3]
--operation mode is normal

G1_dac_id_int[3]_lut_out = S5_q_b[3];
G1_dac_id_int[3] = DFFEA(G1_dac_id_int[3]_lut_out, LB1__clk0, !rst, , , , );


--G1L09 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~73
--operation mode is normal

G1L09 = !G1_dac_id_int[0] & !G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L201Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~23
--operation mode is normal

G1L201Q_lut_out = G1L101Q & GB1L852Q & !GB1L123 & !GB1L483;
G1L201Q = DFFEA(G1L201Q_lut_out, LB1__clk0, !rst, , , , );


--G1L401Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~25
--operation mode is normal

G1L401Q_lut_out = G1L301Q & (GB1L123 # GB1L483 # !GB1L852Q);
G1L401Q = DFFEA(G1L401Q_lut_out, LB1__clk0, !rst, , , , );


--G1L14 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~41
--operation mode is normal

G1L14 = G1L201Q # G1L401Q;


--G1_dac_id_int[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[5]
--operation mode is normal

G1_dac_id_int[5]_lut_out = S5_q_b[5];
G1_dac_id_int[5] = DFFEA(G1_dac_id_int[5]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_id_int[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[4]
--operation mode is normal

G1_dac_id_int[4]_lut_out = S5_q_b[4];
G1_dac_id_int[4] = DFFEA(G1_dac_id_int[4]_lut_out, LB1__clk0, !rst, , , , );


--G1L24 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~164
--operation mode is normal

G1L24 = G1L09 & G1L14 & G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L98 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~72
--operation mode is normal

G1L98 = G1_dac_id_int[0] & G1_dac_id_int[1] & G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L04 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[39]~165
--operation mode is normal

G1L04 = G1L14 & G1_dac_id_int[5] & G1L98 & !G1_dac_id_int[4];


--G1L88 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~71
--operation mode is normal

G1L88 = !G1_dac_id_int[0] & G1_dac_id_int[1] & G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L93 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[38]~166
--operation mode is normal

G1L93 = G1L14 & G1_dac_id_int[5] & G1L88 & !G1_dac_id_int[4];


--G1L78 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~70
--operation mode is normal

G1L78 = G1_dac_id_int[0] & !G1_dac_id_int[1] & G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L83 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[37]~167
--operation mode is normal

G1L83 = G1L14 & G1_dac_id_int[5] & G1L78 & !G1_dac_id_int[4];


--G1L68 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~69
--operation mode is normal

G1L68 = !G1_dac_id_int[0] & !G1_dac_id_int[1] & G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L73 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[36]~168
--operation mode is normal

G1L73 = G1L14 & G1_dac_id_int[5] & G1L68 & !G1_dac_id_int[4];


--G1L58 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~68
--operation mode is normal

G1L58 = G1_dac_id_int[0] & G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L63 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[35]~169
--operation mode is normal

G1L63 = G1L14 & G1_dac_id_int[5] & G1L58 & !G1_dac_id_int[4];


--G1L48 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~67
--operation mode is normal

G1L48 = !G1_dac_id_int[0] & G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L53 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[34]~170
--operation mode is normal

G1L53 = G1L14 & G1_dac_id_int[5] & G1L48 & !G1_dac_id_int[4];


--G1L38 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~66
--operation mode is normal

G1L38 = G1_dac_id_int[0] & !G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L43 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[33]~171
--operation mode is normal

G1L43 = G1L14 & G1_dac_id_int[5] & G1L38 & !G1_dac_id_int[4];


--G1L28 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~65
--operation mode is normal

G1L28 = !G1_dac_id_int[0] & !G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3];


--G1L33 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[32]~172
--operation mode is normal

G1L33 = G1L14 & G1_dac_id_int[5] & G1L28 & !G1_dac_id_int[4];


--G1L79 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~80
--operation mode is normal

G1L79 = G1_dac_id_int[0] & G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L23 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[31]~173
--operation mode is normal

G1L23 = G1L14 & G1_dac_id_int[4] & G1L79 & !G1_dac_id_int[5];


--G1L69 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~79
--operation mode is normal

G1L69 = !G1_dac_id_int[0] & G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L13 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[30]~174
--operation mode is normal

G1L13 = G1L14 & G1_dac_id_int[4] & G1L69 & !G1_dac_id_int[5];


--G1L59 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~78
--operation mode is normal

G1L59 = G1_dac_id_int[0] & !G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L03 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[29]~175
--operation mode is normal

G1L03 = G1L14 & G1_dac_id_int[4] & G1L59 & !G1_dac_id_int[5];


--G1L49 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~77
--operation mode is normal

G1L49 = !G1_dac_id_int[0] & !G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L92 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[28]~176
--operation mode is normal

G1L92 = G1L14 & G1_dac_id_int[4] & G1L49 & !G1_dac_id_int[5];


--G1L39 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~76
--operation mode is normal

G1L39 = G1_dac_id_int[0] & G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[27]~177
--operation mode is normal

G1L82 = G1L14 & G1_dac_id_int[4] & G1L39 & !G1_dac_id_int[5];


--G1L29 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~75
--operation mode is normal

G1L29 = !G1_dac_id_int[0] & G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[26]~178
--operation mode is normal

G1L72 = G1L14 & G1_dac_id_int[4] & G1L29 & !G1_dac_id_int[5];


--G1L19 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~74
--operation mode is normal

G1L19 = G1_dac_id_int[0] & !G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3];


--G1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[25]~179
--operation mode is normal

G1L62 = G1L14 & G1_dac_id_int[4] & G1L19 & !G1_dac_id_int[5];


--G1L52 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[24]~180
--operation mode is normal

G1L52 = G1L09 & G1L14 & G1_dac_id_int[4] & !G1_dac_id_int[5];


--G1L42 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[23]~181
--operation mode is normal

G1L42 = G1L14 & G1_dac_id_int[4] & G1L98 & !G1_dac_id_int[5];


--G1L32 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[22]~182
--operation mode is normal

G1L32 = G1L14 & G1_dac_id_int[4] & G1L88 & !G1_dac_id_int[5];


--G1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[21]~183
--operation mode is normal

G1L22 = G1L14 & G1_dac_id_int[4] & G1L78 & !G1_dac_id_int[5];


--G1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[20]~184
--operation mode is normal

G1L12 = G1L14 & G1_dac_id_int[4] & G1L68 & !G1_dac_id_int[5];


--G1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[19]~185
--operation mode is normal

G1L02 = G1L14 & G1_dac_id_int[4] & G1L58 & !G1_dac_id_int[5];


--G1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[18]~186
--operation mode is normal

G1L91 = G1L14 & G1_dac_id_int[4] & G1L48 & !G1_dac_id_int[5];


--G1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[17]~187
--operation mode is normal

G1L81 = G1L14 & G1_dac_id_int[4] & G1L38 & !G1_dac_id_int[5];


--G1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[16]~188
--operation mode is normal

G1L71 = G1L14 & G1_dac_id_int[4] & G1L28 & !G1_dac_id_int[5];


--G1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[15]~189
--operation mode is normal

G1L61 = G1L14 & G1L79 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[14]~190
--operation mode is normal

G1L51 = G1L14 & G1L69 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[13]~191
--operation mode is normal

G1L41 = G1L14 & G1L59 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[12]~192
--operation mode is normal

G1L31 = G1L14 & G1L49 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[11]~193
--operation mode is normal

G1L21 = G1L14 & G1L39 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[10]~194
--operation mode is normal

G1L11 = G1L14 & G1L29 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[9]~195
--operation mode is normal

G1L01 = G1L14 & G1L19 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[8]~196
--operation mode is normal

G1L9 = G1L09 & G1L14 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[7]~197
--operation mode is normal

G1L8 = G1L14 & G1L98 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[6]~198
--operation mode is normal

G1L7 = G1L14 & G1L88 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[5]~199
--operation mode is normal

G1L6 = G1L14 & G1L78 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[4]~200
--operation mode is normal

G1L5 = G1L14 & G1L68 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[3]~201
--operation mode is normal

G1L4 = G1L14 & G1L58 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[2]~202
--operation mode is normal

G1L3 = G1L14 & G1L48 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L2 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[1]~203
--operation mode is normal

G1L2 = G1L14 & G1L38 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--G1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[0]~204
--operation mode is normal

G1L1 = G1L14 & G1L28 & !G1_dac_id_int[5] & !G1_dac_id_int[4];


--E1_led_data[0] is leds:leds_slave|led_data[0]
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, LB1__clk0, !rst, , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1]
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, LB1__clk0, !rst, , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2]
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, LB1__clk0, !rst, , E1L8, , );


--M01_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M01_safe_q[17]_carry_eqn = M01L53;
M01_safe_q[17]_lut_out = M01_safe_q[17] $ M01_safe_q[17]_carry_eqn;
M01_safe_q[17]_sload_eqn = (FB1L81 & FB1L73) # (!FB1L81 & M01_safe_q[17]_lut_out);
M01_safe_q[17] = DFFEA(M01_safe_q[17]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M01L73 = CARRY(!M01L53 # !M01_safe_q[17]);


--M01_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M01_safe_q[15]_carry_eqn = M01L13;
M01_safe_q[15]_lut_out = M01_safe_q[15] $ M01_safe_q[15]_carry_eqn;
M01_safe_q[15]_sload_eqn = (FB1L81 & FB1L53) # (!FB1L81 & M01_safe_q[15]_lut_out);
M01_safe_q[15] = DFFEA(M01_safe_q[15]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M01L33 = CARRY(!M01L13 # !M01_safe_q[15]);


--M01_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M01_safe_q[13]_carry_eqn = M01L72;
M01_safe_q[13]_lut_out = M01_safe_q[13] $ M01_safe_q[13]_carry_eqn;
M01_safe_q[13]_sload_eqn = (FB1L81 & FB1L33) # (!FB1L81 & M01_safe_q[13]_lut_out);
M01_safe_q[13] = DFFEA(M01_safe_q[13]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M01L92 = CARRY(!M01L72 # !M01_safe_q[13]);


--M01_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M01_safe_q[12]_carry_eqn = M01L52;
M01_safe_q[12]_lut_out = M01_safe_q[12] $ !M01_safe_q[12]_carry_eqn;
M01_safe_q[12]_sload_eqn = (FB1L81 & FB1L23) # (!FB1L81 & M01_safe_q[12]_lut_out);
M01_safe_q[12] = DFFEA(M01_safe_q[12]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M01L72 = CARRY(M01_safe_q[12] & !M01L52);


--W1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~78
--operation mode is normal

W1L97 = M01_safe_q[17] # M01_safe_q[15] # M01_safe_q[13] # M01_safe_q[12];


--M01_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M01_safe_q[5]_carry_eqn = M01L11;
M01_safe_q[5]_lut_out = M01_safe_q[5] $ M01_safe_q[5]_carry_eqn;
M01_safe_q[5]_sload_eqn = (FB1L81 & FB1L52) # (!FB1L81 & M01_safe_q[5]_lut_out);
M01_safe_q[5] = DFFEA(M01_safe_q[5]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M01L31 = CARRY(!M01L11 # !M01_safe_q[5]);


--M01_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M01_safe_q[9]_carry_eqn = M01L91;
M01_safe_q[9]_lut_out = M01_safe_q[9] $ M01_safe_q[9]_carry_eqn;
M01_safe_q[9]_sload_eqn = (FB1L81 & FB1L92) # (!FB1L81 & M01_safe_q[9]_lut_out);
M01_safe_q[9] = DFFEA(M01_safe_q[9]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M01L12 = CARRY(!M01L91 # !M01_safe_q[9]);


--M01_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M01_safe_q[8]_carry_eqn = M01L71;
M01_safe_q[8]_lut_out = M01_safe_q[8] $ !M01_safe_q[8]_carry_eqn;
M01_safe_q[8]_sload_eqn = (FB1L81 & FB1L82) # (!FB1L81 & M01_safe_q[8]_lut_out);
M01_safe_q[8] = DFFEA(M01_safe_q[8]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M01L91 = CARRY(M01_safe_q[8] & !M01L71);


--M01_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M01_safe_q[11]_carry_eqn = M01L32;
M01_safe_q[11]_lut_out = M01_safe_q[11] $ M01_safe_q[11]_carry_eqn;
M01_safe_q[11]_sload_eqn = (FB1L81 & FB1L13) # (!FB1L81 & M01_safe_q[11]_lut_out);
M01_safe_q[11] = DFFEA(M01_safe_q[11]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M01L52 = CARRY(!M01L32 # !M01_safe_q[11]);


--M01_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M01_safe_q[10]_carry_eqn = M01L12;
M01_safe_q[10]_lut_out = M01_safe_q[10] $ !M01_safe_q[10]_carry_eqn;
M01_safe_q[10]_sload_eqn = (FB1L81 & FB1L03) # (!FB1L81 & M01_safe_q[10]_lut_out);
M01_safe_q[10] = DFFEA(M01_safe_q[10]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M01L32 = CARRY(M01_safe_q[10] & !M01L12);


--W1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~79
--operation mode is normal

W1L08 = M01_safe_q[11] # M01_safe_q[10];


--W1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~80
--operation mode is normal

W1L18 = M01_safe_q[5] # M01_safe_q[9] # M01_safe_q[8] # W1L08;


--M01_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is normal

M01_safe_q[29]_carry_eqn = M01L95;
M01_safe_q[29]_lut_out = M01_safe_q[29] $ M01_safe_q[29]_carry_eqn;
M01_safe_q[29]_sload_eqn = (FB1L81 & FB1L94) # (!FB1L81 & M01_safe_q[29]_lut_out);
M01_safe_q[29] = DFFEA(M01_safe_q[29]_sload_eqn, LB1__clk0, VCC, , , , );


--M01_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M01_safe_q[28]_carry_eqn = M01L75;
M01_safe_q[28]_lut_out = M01_safe_q[28] $ !M01_safe_q[28]_carry_eqn;
M01_safe_q[28]_sload_eqn = (FB1L81 & FB1L84) # (!FB1L81 & M01_safe_q[28]_lut_out);
M01_safe_q[28] = DFFEA(M01_safe_q[28]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M01L95 = CARRY(M01_safe_q[28] & !M01L75);


--M01_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M01_safe_q[27]_carry_eqn = M01L55;
M01_safe_q[27]_lut_out = M01_safe_q[27] $ M01_safe_q[27]_carry_eqn;
M01_safe_q[27]_sload_eqn = (FB1L81 & FB1L74) # (!FB1L81 & M01_safe_q[27]_lut_out);
M01_safe_q[27] = DFFEA(M01_safe_q[27]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M01L75 = CARRY(!M01L55 # !M01_safe_q[27]);


--M01_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M01_safe_q[26]_carry_eqn = M01L35;
M01_safe_q[26]_lut_out = M01_safe_q[26] $ !M01_safe_q[26]_carry_eqn;
M01_safe_q[26]_sload_eqn = (FB1L81 & FB1L64) # (!FB1L81 & M01_safe_q[26]_lut_out);
M01_safe_q[26] = DFFEA(M01_safe_q[26]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M01L55 = CARRY(M01_safe_q[26] & !M01L35);


--M01L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600
--operation mode is normal

M01L36 = !M01_safe_q[29] & !M01_safe_q[28] & !M01_safe_q[27] & !M01_safe_q[26];


--M01_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M01_safe_q[25]_carry_eqn = M01L15;
M01_safe_q[25]_lut_out = M01_safe_q[25] $ M01_safe_q[25]_carry_eqn;
M01_safe_q[25]_sload_eqn = (FB1L81 & FB1L54) # (!FB1L81 & M01_safe_q[25]_lut_out);
M01_safe_q[25] = DFFEA(M01_safe_q[25]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M01L35 = CARRY(!M01L15 # !M01_safe_q[25]);


--M01_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M01_safe_q[24]_carry_eqn = M01L94;
M01_safe_q[24]_lut_out = M01_safe_q[24] $ !M01_safe_q[24]_carry_eqn;
M01_safe_q[24]_sload_eqn = (FB1L81 & FB1L44) # (!FB1L81 & M01_safe_q[24]_lut_out);
M01_safe_q[24] = DFFEA(M01_safe_q[24]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M01L15 = CARRY(M01_safe_q[24] & !M01L94);


--M01_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M01_safe_q[23]_carry_eqn = M01L74;
M01_safe_q[23]_lut_out = M01_safe_q[23] $ M01_safe_q[23]_carry_eqn;
M01_safe_q[23]_sload_eqn = (FB1L81 & FB1L34) # (!FB1L81 & M01_safe_q[23]_lut_out);
M01_safe_q[23] = DFFEA(M01_safe_q[23]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M01L94 = CARRY(!M01L74 # !M01_safe_q[23]);


--M01_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M01_safe_q[22]_carry_eqn = M01L54;
M01_safe_q[22]_lut_out = M01_safe_q[22] $ !M01_safe_q[22]_carry_eqn;
M01_safe_q[22]_sload_eqn = (FB1L81 & FB1L24) # (!FB1L81 & M01_safe_q[22]_lut_out);
M01_safe_q[22] = DFFEA(M01_safe_q[22]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M01L74 = CARRY(M01_safe_q[22] & !M01L54);


--M01L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601
--operation mode is normal

M01L46 = !M01_safe_q[25] & !M01_safe_q[24] & !M01_safe_q[23] & !M01_safe_q[22];


--M01_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M01_safe_q[21]_carry_eqn = M01L34;
M01_safe_q[21]_lut_out = M01_safe_q[21] $ M01_safe_q[21]_carry_eqn;
M01_safe_q[21]_sload_eqn = (FB1L81 & FB1L14) # (!FB1L81 & M01_safe_q[21]_lut_out);
M01_safe_q[21] = DFFEA(M01_safe_q[21]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M01L54 = CARRY(!M01L34 # !M01_safe_q[21]);


--M01_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M01_safe_q[20]_carry_eqn = M01L14;
M01_safe_q[20]_lut_out = M01_safe_q[20] $ !M01_safe_q[20]_carry_eqn;
M01_safe_q[20]_sload_eqn = (FB1L81 & FB1L04) # (!FB1L81 & M01_safe_q[20]_lut_out);
M01_safe_q[20] = DFFEA(M01_safe_q[20]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M01L34 = CARRY(M01_safe_q[20] & !M01L14);


--M01_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M01_safe_q[19]_carry_eqn = M01L93;
M01_safe_q[19]_lut_out = M01_safe_q[19] $ M01_safe_q[19]_carry_eqn;
M01_safe_q[19]_sload_eqn = (FB1L81 & FB1L93) # (!FB1L81 & M01_safe_q[19]_lut_out);
M01_safe_q[19] = DFFEA(M01_safe_q[19]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M01L14 = CARRY(!M01L93 # !M01_safe_q[19]);


--M01_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M01_safe_q[18]_carry_eqn = M01L73;
M01_safe_q[18]_lut_out = M01_safe_q[18] $ !M01_safe_q[18]_carry_eqn;
M01_safe_q[18]_sload_eqn = (FB1L81 & FB1L83) # (!FB1L81 & M01_safe_q[18]_lut_out);
M01_safe_q[18] = DFFEA(M01_safe_q[18]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M01L93 = CARRY(M01_safe_q[18] & !M01L73);


--M01L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602
--operation mode is normal

M01L56 = !M01_safe_q[21] & !M01_safe_q[20] & !M01_safe_q[19] & !M01_safe_q[18];


--M01_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M01_safe_q[16]_carry_eqn = M01L33;
M01_safe_q[16]_lut_out = M01_safe_q[16] $ !M01_safe_q[16]_carry_eqn;
M01_safe_q[16]_sload_eqn = (FB1L81 & FB1L63) # (!FB1L81 & M01_safe_q[16]_lut_out);
M01_safe_q[16] = DFFEA(M01_safe_q[16]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M01L53 = CARRY(M01_safe_q[16] & !M01L33);


--M01_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M01_safe_q[14]_carry_eqn = M01L92;
M01_safe_q[14]_lut_out = M01_safe_q[14] $ !M01_safe_q[14]_carry_eqn;
M01_safe_q[14]_sload_eqn = (FB1L81 & FB1L43) # (!FB1L81 & M01_safe_q[14]_lut_out);
M01_safe_q[14] = DFFEA(M01_safe_q[14]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M01L13 = CARRY(M01_safe_q[14] & !M01L92);


--M01_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M01_safe_q[7]_carry_eqn = M01L51;
M01_safe_q[7]_lut_out = M01_safe_q[7] $ M01_safe_q[7]_carry_eqn;
M01_safe_q[7]_sload_eqn = (FB1L81 & FB1L72) # (!FB1L81 & M01_safe_q[7]_lut_out);
M01_safe_q[7] = DFFEA(M01_safe_q[7]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M01L71 = CARRY(!M01L51 # !M01_safe_q[7]);


--M01_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M01_safe_q[6]_carry_eqn = M01L31;
M01_safe_q[6]_lut_out = M01_safe_q[6] $ !M01_safe_q[6]_carry_eqn;
M01_safe_q[6]_sload_eqn = (FB1L81 & FB1L62) # (!FB1L81 & M01_safe_q[6]_lut_out);
M01_safe_q[6] = DFFEA(M01_safe_q[6]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M01L51 = CARRY(M01_safe_q[6] & !M01L31);


--M01L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603
--operation mode is normal

M01L66 = !M01_safe_q[16] & !M01_safe_q[14] & !M01_safe_q[7] & !M01_safe_q[6];


--M01L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604
--operation mode is normal

M01L76 = M01L36 & M01L46 & M01L56 & M01L66;


--M01_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M01_safe_q[4]_carry_eqn = M01L9;
M01_safe_q[4]_lut_out = M01_safe_q[4] $ !M01_safe_q[4]_carry_eqn;
M01_safe_q[4]_sload_eqn = (FB1L81 & FB1L42) # (!FB1L81 & M01_safe_q[4]_lut_out);
M01_safe_q[4] = DFFEA(M01_safe_q[4]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M01L11 = CARRY(M01_safe_q[4] & !M01L9);


--M01_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M01_safe_q[3]_carry_eqn = M01L7;
M01_safe_q[3]_lut_out = M01_safe_q[3] $ M01_safe_q[3]_carry_eqn;
M01_safe_q[3]_sload_eqn = (FB1L81 & FB1L32) # (!FB1L81 & M01_safe_q[3]_lut_out);
M01_safe_q[3] = DFFEA(M01_safe_q[3]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M01L9 = CARRY(!M01L7 # !M01_safe_q[3]);


--M01L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605
--operation mode is normal

M01L86 = !M01_safe_q[4] & !M01_safe_q[3];


--M01_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M01_safe_q[0]_lut_out = !M01_safe_q[0];
M01_safe_q[0]_sload_eqn = (FB1L81 & FB1L02) # (!FB1L81 & M01_safe_q[0]_lut_out);
M01_safe_q[0] = DFFEA(M01_safe_q[0]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L3 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M01L3 = CARRY(M01_safe_q[0]);


--M01_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M01_safe_q[2]_carry_eqn = M01L5;
M01_safe_q[2]_lut_out = M01_safe_q[2] $ !M01_safe_q[2]_carry_eqn;
M01_safe_q[2]_sload_eqn = (FB1L81 & FB1L22) # (!FB1L81 & M01_safe_q[2]_lut_out);
M01_safe_q[2] = DFFEA(M01_safe_q[2]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M01L7 = CARRY(M01_safe_q[2] & !M01L5);


--M01_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M01_safe_q[1]_carry_eqn = M01L3;
M01_safe_q[1]_lut_out = M01_safe_q[1] $ M01_safe_q[1]_carry_eqn;
M01_safe_q[1]_sload_eqn = (FB1L81 & FB1L12) # (!FB1L81 & M01_safe_q[1]_lut_out);
M01_safe_q[1] = DFFEA(M01_safe_q[1]_sload_eqn, LB1__clk0, VCC, , , , );

--M01L5 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M01L5 = CARRY(!M01L3 # !M01_safe_q[1]);


--M01L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606
--operation mode is normal

M01L96 = M01L86 & !M01_safe_q[0] & !M01_safe_q[2] & !M01_safe_q[1];


--W1L67 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1
--operation mode is normal

W1L67 = W1L97 # W1L18 # !M01L96 # !M01L76;


--BB5_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[1]
--operation mode is normal

BB5_reg[1]_lut_out = CB1L4Q & EB1_q_b[0] & DB1L07Q # !CB1L4Q & BB5_reg[2];
BB5_reg[1] = DFFEA(BB5_reg[1]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--CB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21
--operation mode is normal

CB1L4Q_lut_out = !CB1L3Q & DB1L07Q;
CB1L4Q = DFFEA(CB1L4Q_lut_out, LB1__clk0, !rst, , , , );


--LB1__clk0 is ac_pll:pll0|altpll:altpll_component|_clk0
LB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--LB1__clk1 is ac_pll:pll0|altpll:altpll_component|_clk1
LB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--LB1__clk2 is ac_pll:pll0|altpll:altpll_component|_clk2
LB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--rst is rst
--operation mode is normal

rst = ttl_nrx1 # !rst_n;


--Z7_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[0]
--operation mode is normal

Z7_count[0]_lut_out = CB1L3Q & (Z7L1 # !Z7L22);
Z7_count[0] = DFFEA(Z7_count[0]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--CB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~44
--operation mode is normal

CB1L01 = CB1L5Q & Z7_count[0];


--Z7_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[5]
--operation mode is normal

Z7_count[5]_lut_out = Z7L11 & CB1L3Q & Z7L22;
Z7_count[5] = DFFEA(Z7_count[5]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--Z7_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[4]
--operation mode is normal

Z7_count[4]_lut_out = Z7L9 & CB1L3Q & Z7L22;
Z7_count[4] = DFFEA(Z7_count[4]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--Z7_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[3]
--operation mode is normal

Z7_count[3]_lut_out = Z7L7 & CB1L3Q & Z7L22;
Z7_count[3] = DFFEA(Z7_count[3]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--Z7_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[2]
--operation mode is normal

Z7_count[2]_lut_out = Z7L5 & CB1L3Q & Z7L22;
Z7_count[2] = DFFEA(Z7_count[2]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--CB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~73
--operation mode is normal

CB1L7 = !Z7_count[5] & !Z7_count[4] & !Z7_count[3] & !Z7_count[2];


--Z7_count[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[6]
--operation mode is normal

Z7_count[6]_lut_out = CB1L3Q & (Z7L31 # !Z7L22);
Z7_count[6] = DFFEA(Z7_count[6]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--CB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~45
--operation mode is normal

CB1L11 = CB1L4Q # CB1L01 & (CB1L7 # !Z7_count[6]);


--Z7_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[1]
--operation mode is normal

Z7_count[1]_lut_out = CB1L3Q & (Z7L3 # !Z7L22);
Z7_count[1] = DFFEA(Z7_count[1]_lut_out, LB1__clk0, !rst, , CB1_bit_count_ena, , );


--CB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~74
--operation mode is normal

CB1L8 = Z7_count[6] & Z7_count[0] & Z7_count[1];


--G1_dac_off_data[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[13]
--operation mode is normal

G1_dac_off_data[13]_lut_out = S1_q_b[13];
G1_dac_off_data[13] = DFFEA(G1_dac_off_data[13]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[13]
--operation mode is normal

G1_dac_on_data[13]_lut_out = S3_q_b[13];
G1_dac_on_data[13] = DFFEA(G1_dac_on_data[13]_lut_out, LB1__clk0, !rst, , , , );


--G1L101Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~22
--operation mode is normal

G1L101Q_lut_out = G1L601 # G1L701 & G1_mux_en # !G1L701 & G1L401Q;
G1L101Q = DFFEA(G1L101Q_lut_out, LB1__clk0, !rst, , , , );


--G1L34 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~1
--operation mode is normal

G1L34 = G1L201Q # G1L101Q;


--G1L301Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~24
--operation mode is normal

G1L301Q_lut_out = G1L201Q # G1L301Q & GB1L835 & !GB1L123;
G1L301Q = DFFEA(G1L301Q_lut_out, LB1__clk0, !rst, , , , );


--G1L44 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~2
--operation mode is normal

G1L44 = G1L401Q # G1L301Q;


--G1_dac_on_data[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[12]
--operation mode is normal

G1_dac_on_data[12]_lut_out = S3_q_b[12];
G1_dac_on_data[12] = DFFEA(G1_dac_on_data[12]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[12]
--operation mode is normal

G1_dac_off_data[12]_lut_out = S1_q_b[12];
G1_dac_off_data[12] = DFFEA(G1_dac_off_data[12]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[11]
--operation mode is normal

G1_dac_on_data[11]_lut_out = S3_q_b[11];
G1_dac_on_data[11] = DFFEA(G1_dac_on_data[11]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[11]
--operation mode is normal

G1_dac_off_data[11]_lut_out = S1_q_b[11];
G1_dac_off_data[11] = DFFEA(G1_dac_off_data[11]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[10]
--operation mode is normal

G1_dac_on_data[10]_lut_out = S3_q_b[10];
G1_dac_on_data[10] = DFFEA(G1_dac_on_data[10]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[10]
--operation mode is normal

G1_dac_off_data[10]_lut_out = S1_q_b[10];
G1_dac_off_data[10] = DFFEA(G1_dac_off_data[10]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[9]
--operation mode is normal

G1_dac_on_data[9]_lut_out = S3_q_b[9];
G1_dac_on_data[9] = DFFEA(G1_dac_on_data[9]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[9]
--operation mode is normal

G1_dac_off_data[9]_lut_out = S1_q_b[9];
G1_dac_off_data[9] = DFFEA(G1_dac_off_data[9]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[8]
--operation mode is normal

G1_dac_on_data[8]_lut_out = S3_q_b[8];
G1_dac_on_data[8] = DFFEA(G1_dac_on_data[8]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[8]
--operation mode is normal

G1_dac_off_data[8]_lut_out = S1_q_b[8];
G1_dac_off_data[8] = DFFEA(G1_dac_off_data[8]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[7]
--operation mode is normal

G1_dac_on_data[7]_lut_out = S3_q_b[7];
G1_dac_on_data[7] = DFFEA(G1_dac_on_data[7]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[7]
--operation mode is normal

G1_dac_off_data[7]_lut_out = S1_q_b[7];
G1_dac_off_data[7] = DFFEA(G1_dac_off_data[7]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[6]
--operation mode is normal

G1_dac_on_data[6]_lut_out = S3_q_b[6];
G1_dac_on_data[6] = DFFEA(G1_dac_on_data[6]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[6]
--operation mode is normal

G1_dac_off_data[6]_lut_out = S1_q_b[6];
G1_dac_off_data[6] = DFFEA(G1_dac_off_data[6]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[5]
--operation mode is normal

G1_dac_on_data[5]_lut_out = S3_q_b[5];
G1_dac_on_data[5] = DFFEA(G1_dac_on_data[5]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[5]
--operation mode is normal

G1_dac_off_data[5]_lut_out = S1_q_b[5];
G1_dac_off_data[5] = DFFEA(G1_dac_off_data[5]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[4]
--operation mode is normal

G1_dac_on_data[4]_lut_out = S3_q_b[4];
G1_dac_on_data[4] = DFFEA(G1_dac_on_data[4]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[4]
--operation mode is normal

G1_dac_off_data[4]_lut_out = S1_q_b[4];
G1_dac_off_data[4] = DFFEA(G1_dac_off_data[4]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[3]
--operation mode is normal

G1_dac_on_data[3]_lut_out = S3_q_b[3];
G1_dac_on_data[3] = DFFEA(G1_dac_on_data[3]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[3]
--operation mode is normal

G1_dac_off_data[3]_lut_out = S1_q_b[3];
G1_dac_off_data[3] = DFFEA(G1_dac_off_data[3]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[2]
--operation mode is normal

G1_dac_on_data[2]_lut_out = S3_q_b[2];
G1_dac_on_data[2] = DFFEA(G1_dac_on_data[2]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[2]
--operation mode is normal

G1_dac_off_data[2]_lut_out = S1_q_b[2];
G1_dac_off_data[2] = DFFEA(G1_dac_off_data[2]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[1]
--operation mode is normal

G1_dac_on_data[1]_lut_out = S3_q_b[1];
G1_dac_on_data[1] = DFFEA(G1_dac_on_data[1]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[1]
--operation mode is normal

G1_dac_off_data[1]_lut_out = S1_q_b[1];
G1_dac_off_data[1] = DFFEA(G1_dac_off_data[1]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_on_data[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[0]
--operation mode is normal

G1_dac_on_data[0]_lut_out = S3_q_b[0];
G1_dac_on_data[0] = DFFEA(G1_dac_on_data[0]_lut_out, LB1__clk0, !rst, , , , );


--G1_dac_off_data[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[0]
--operation mode is normal

G1_dac_off_data[0]_lut_out = S1_q_b[0];
G1_dac_off_data[0] = DFFEA(G1_dac_off_data[0]_lut_out, LB1__clk0, !rst, , , , );


--S5_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[0]_PORT_A_data_in = W1L93;
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = LB1__clk1;
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[0] = S5_q_b[0]_PORT_B_data_out[0];


--S5_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[1]_PORT_A_data_in = W1L04;
S5_q_b[1]_PORT_A_data_in_reg = DFFE(S5_q_b[1]_PORT_A_data_in, S5_q_b[1]_clock_0, , , );
S5_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[1]_PORT_A_address_reg = DFFE(S5_q_b[1]_PORT_A_address, S5_q_b[1]_clock_0, , , );
S5_q_b[1]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[1]_PORT_B_address_reg = DFFE(S5_q_b[1]_PORT_B_address, S5_q_b[1]_clock_0, , , );
S5_q_b[1]_PORT_A_write_enable = H1L8;
S5_q_b[1]_PORT_A_write_enable_reg = DFFE(S5_q_b[1]_PORT_A_write_enable, S5_q_b[1]_clock_0, , , );
S5_q_b[1]_PORT_B_read_enable = VCC;
S5_q_b[1]_PORT_B_read_enable_reg = DFFE(S5_q_b[1]_PORT_B_read_enable, S5_q_b[1]_clock_0, , , );
S5_q_b[1]_clock_0 = LB1__clk1;
S5_q_b[1]_PORT_B_data_out = MEMORY(S5_q_b[1]_PORT_A_data_in_reg, , S5_q_b[1]_PORT_A_address_reg, S5_q_b[1]_PORT_B_address_reg, S5_q_b[1]_PORT_A_write_enable_reg, S5_q_b[1]_PORT_B_read_enable_reg, , , S5_q_b[1]_clock_0, , , , , );
S5_q_b[1] = S5_q_b[1]_PORT_B_data_out[0];


--S5_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[2]_PORT_A_data_in = W1L14;
S5_q_b[2]_PORT_A_data_in_reg = DFFE(S5_q_b[2]_PORT_A_data_in, S5_q_b[2]_clock_0, , , );
S5_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[2]_PORT_A_address_reg = DFFE(S5_q_b[2]_PORT_A_address, S5_q_b[2]_clock_0, , , );
S5_q_b[2]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[2]_PORT_B_address_reg = DFFE(S5_q_b[2]_PORT_B_address, S5_q_b[2]_clock_0, , , );
S5_q_b[2]_PORT_A_write_enable = H1L8;
S5_q_b[2]_PORT_A_write_enable_reg = DFFE(S5_q_b[2]_PORT_A_write_enable, S5_q_b[2]_clock_0, , , );
S5_q_b[2]_PORT_B_read_enable = VCC;
S5_q_b[2]_PORT_B_read_enable_reg = DFFE(S5_q_b[2]_PORT_B_read_enable, S5_q_b[2]_clock_0, , , );
S5_q_b[2]_clock_0 = LB1__clk1;
S5_q_b[2]_PORT_B_data_out = MEMORY(S5_q_b[2]_PORT_A_data_in_reg, , S5_q_b[2]_PORT_A_address_reg, S5_q_b[2]_PORT_B_address_reg, S5_q_b[2]_PORT_A_write_enable_reg, S5_q_b[2]_PORT_B_read_enable_reg, , , S5_q_b[2]_clock_0, , , , , );
S5_q_b[2] = S5_q_b[2]_PORT_B_data_out[0];


--S5_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[3]_PORT_A_data_in = W1L24;
S5_q_b[3]_PORT_A_data_in_reg = DFFE(S5_q_b[3]_PORT_A_data_in, S5_q_b[3]_clock_0, , , );
S5_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[3]_PORT_A_address_reg = DFFE(S5_q_b[3]_PORT_A_address, S5_q_b[3]_clock_0, , , );
S5_q_b[3]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[3]_PORT_B_address_reg = DFFE(S5_q_b[3]_PORT_B_address, S5_q_b[3]_clock_0, , , );
S5_q_b[3]_PORT_A_write_enable = H1L8;
S5_q_b[3]_PORT_A_write_enable_reg = DFFE(S5_q_b[3]_PORT_A_write_enable, S5_q_b[3]_clock_0, , , );
S5_q_b[3]_PORT_B_read_enable = VCC;
S5_q_b[3]_PORT_B_read_enable_reg = DFFE(S5_q_b[3]_PORT_B_read_enable, S5_q_b[3]_clock_0, , , );
S5_q_b[3]_clock_0 = LB1__clk1;
S5_q_b[3]_PORT_B_data_out = MEMORY(S5_q_b[3]_PORT_A_data_in_reg, , S5_q_b[3]_PORT_A_address_reg, S5_q_b[3]_PORT_B_address_reg, S5_q_b[3]_PORT_A_write_enable_reg, S5_q_b[3]_PORT_B_read_enable_reg, , , S5_q_b[3]_clock_0, , , , , );
S5_q_b[3] = S5_q_b[3]_PORT_B_data_out[0];


--GB1L852Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20
--operation mode is normal

GB1L852Q_lut_out = GB1L852Q # lvds_sync;
GB1L852Q = DFFEA(GB1L852Q_lut_out, LB1__clk0, !HB1_resync_req_o, , , , );


--GB1L123 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~38
--operation mode is normal

GB1L123_carry_eqn = GB1L913;
GB1L123 = GB1L981 & M21_safe_q[31] & GB1L123_carry_eqn # !GB1L981 & (M21_safe_q[31] # GB1L123_carry_eqn);


--GB1L483 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~70
--operation mode is normal

GB1L483_carry_eqn = GB1L283;
GB1L483 = M21_safe_q[31] & GB1L252 & GB1L483_carry_eqn # !M21_safe_q[31] & (GB1L252 # GB1L483_carry_eqn);


--S5_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[5]_PORT_A_data_in = W1L44;
S5_q_b[5]_PORT_A_data_in_reg = DFFE(S5_q_b[5]_PORT_A_data_in, S5_q_b[5]_clock_0, , , );
S5_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[5]_PORT_A_address_reg = DFFE(S5_q_b[5]_PORT_A_address, S5_q_b[5]_clock_0, , , );
S5_q_b[5]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[5]_PORT_B_address_reg = DFFE(S5_q_b[5]_PORT_B_address, S5_q_b[5]_clock_0, , , );
S5_q_b[5]_PORT_A_write_enable = H1L8;
S5_q_b[5]_PORT_A_write_enable_reg = DFFE(S5_q_b[5]_PORT_A_write_enable, S5_q_b[5]_clock_0, , , );
S5_q_b[5]_PORT_B_read_enable = VCC;
S5_q_b[5]_PORT_B_read_enable_reg = DFFE(S5_q_b[5]_PORT_B_read_enable, S5_q_b[5]_clock_0, , , );
S5_q_b[5]_clock_0 = LB1__clk1;
S5_q_b[5]_PORT_B_data_out = MEMORY(S5_q_b[5]_PORT_A_data_in_reg, , S5_q_b[5]_PORT_A_address_reg, S5_q_b[5]_PORT_B_address_reg, S5_q_b[5]_PORT_A_write_enable_reg, S5_q_b[5]_PORT_B_read_enable_reg, , , S5_q_b[5]_clock_0, , , , , );
S5_q_b[5] = S5_q_b[5]_PORT_B_data_out[0];


--S5_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[4]_PORT_A_data_in = W1L34;
S5_q_b[4]_PORT_A_data_in_reg = DFFE(S5_q_b[4]_PORT_A_data_in, S5_q_b[4]_clock_0, , , );
S5_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S5_q_b[4]_PORT_A_address_reg = DFFE(S5_q_b[4]_PORT_A_address, S5_q_b[4]_clock_0, , , );
S5_q_b[4]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[4]_PORT_B_address_reg = DFFE(S5_q_b[4]_PORT_B_address, S5_q_b[4]_clock_0, , , );
S5_q_b[4]_PORT_A_write_enable = H1L8;
S5_q_b[4]_PORT_A_write_enable_reg = DFFE(S5_q_b[4]_PORT_A_write_enable, S5_q_b[4]_clock_0, , , );
S5_q_b[4]_PORT_B_read_enable = VCC;
S5_q_b[4]_PORT_B_read_enable_reg = DFFE(S5_q_b[4]_PORT_B_read_enable, S5_q_b[4]_clock_0, , , );
S5_q_b[4]_clock_0 = LB1__clk1;
S5_q_b[4]_PORT_B_data_out = MEMORY(S5_q_b[4]_PORT_A_data_in_reg, , S5_q_b[4]_PORT_A_address_reg, S5_q_b[4]_PORT_B_address_reg, S5_q_b[4]_PORT_A_write_enable_reg, S5_q_b[4]_PORT_B_read_enable_reg, , , S5_q_b[4]_clock_0, , , , , );
S5_q_b[4] = S5_q_b[4]_PORT_B_data_out[0];


--X1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[0]_PORT_A_data_in = U1L16;
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L461Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = LB1__clk0;
X1_q_b[0]_clock_1 = !LB1__clk0;
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[0] = X1_q_b[0]_PORT_B_data_out[0];


--E1L01Q is leds:leds_slave|pres_state~21
--operation mode is normal

E1L01Q_lut_out = W1L37Q & W1L77 & E1L51 & !E1L9Q;
E1L01Q = DFFEA(E1L01Q_lut_out, LB1__clk0, !rst, , , , );


--W1L37Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21
--operation mode is normal

W1L37Q_lut_out = W1L17 & (C1L01Q & !W1L27Q # !A1L682) # !W1L17 & C1L01Q & !W1L27Q;
W1L37Q = DFFEA(W1L37Q_lut_out, LB1__clk0, !rst, , , , );


--E1L4 is leds:leds_slave|led_data[0]~2
--operation mode is normal

E1L4 = X1_q_b[0] & E1L01Q & W1L37Q;


--X1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[1]_PORT_A_data_in = U1L26;
X1_q_b[1]_PORT_A_data_in_reg = DFFE(X1_q_b[1]_PORT_A_data_in, X1_q_b[1]_clock_0, , , );
X1_q_b[1]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[1]_PORT_A_address_reg = DFFE(X1_q_b[1]_PORT_A_address, X1_q_b[1]_clock_0, , , );
X1_q_b[1]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[1]_PORT_B_address_reg = DFFE(X1_q_b[1]_PORT_B_address, X1_q_b[1]_clock_1, , , );
X1_q_b[1]_PORT_A_write_enable = U1L461Q;
X1_q_b[1]_PORT_A_write_enable_reg = DFFE(X1_q_b[1]_PORT_A_write_enable, X1_q_b[1]_clock_0, , , );
X1_q_b[1]_PORT_B_read_enable = VCC;
X1_q_b[1]_PORT_B_read_enable_reg = DFFE(X1_q_b[1]_PORT_B_read_enable, X1_q_b[1]_clock_1, , , );
X1_q_b[1]_clock_0 = LB1__clk0;
X1_q_b[1]_clock_1 = !LB1__clk0;
X1_q_b[1]_PORT_B_data_out = MEMORY(X1_q_b[1]_PORT_A_data_in_reg, , X1_q_b[1]_PORT_A_address_reg, X1_q_b[1]_PORT_B_address_reg, X1_q_b[1]_PORT_A_write_enable_reg, X1_q_b[1]_PORT_B_read_enable_reg, , , X1_q_b[1]_clock_0, X1_q_b[1]_clock_1, , , , );
X1_q_b[1] = X1_q_b[1]_PORT_B_data_out[0];


--E1L6 is leds:leds_slave|led_data[1]~1
--operation mode is normal

E1L6 = X1_q_b[1] & E1L01Q & W1L37Q;


--X1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[2]_PORT_A_data_in = U1L36;
X1_q_b[2]_PORT_A_data_in_reg = DFFE(X1_q_b[2]_PORT_A_data_in, X1_q_b[2]_clock_0, , , );
X1_q_b[2]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[2]_PORT_A_address_reg = DFFE(X1_q_b[2]_PORT_A_address, X1_q_b[2]_clock_0, , , );
X1_q_b[2]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[2]_PORT_B_address_reg = DFFE(X1_q_b[2]_PORT_B_address, X1_q_b[2]_clock_1, , , );
X1_q_b[2]_PORT_A_write_enable = U1L461Q;
X1_q_b[2]_PORT_A_write_enable_reg = DFFE(X1_q_b[2]_PORT_A_write_enable, X1_q_b[2]_clock_0, , , );
X1_q_b[2]_PORT_B_read_enable = VCC;
X1_q_b[2]_PORT_B_read_enable_reg = DFFE(X1_q_b[2]_PORT_B_read_enable, X1_q_b[2]_clock_1, , , );
X1_q_b[2]_clock_0 = LB1__clk0;
X1_q_b[2]_clock_1 = !LB1__clk0;
X1_q_b[2]_PORT_B_data_out = MEMORY(X1_q_b[2]_PORT_A_data_in_reg, , X1_q_b[2]_PORT_A_address_reg, X1_q_b[2]_PORT_B_address_reg, X1_q_b[2]_PORT_A_write_enable_reg, X1_q_b[2]_PORT_B_read_enable_reg, , , X1_q_b[2]_clock_0, X1_q_b[2]_clock_1, , , , );
X1_q_b[2] = X1_q_b[2]_PORT_B_data_out[0];


--E1L8 is leds:leds_slave|led_data[2]~0
--operation mode is normal

E1L8 = X1_q_b[2] & E1L01Q & W1L37Q;


--W1L47Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22
--operation mode is normal

W1L47Q_lut_out = W1L37Q & A1L282 & W1L522 & W1L822;
W1L47Q = DFFEA(W1L47Q_lut_out, LB1__clk0, !rst, , , , );


--M01L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607
--operation mode is normal

M01L07 = M01_safe_q[17] & M01_safe_q[15] & M01_safe_q[13] & M01_safe_q[12];


--M01L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608
--operation mode is normal

M01L17 = M01_safe_q[11] & M01_safe_q[10] & M01_safe_q[9] & M01_safe_q[8];


--W1L532 is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst~22
--operation mode is normal

W1L532 = M01_safe_q[5] & M01L07 & M01L17 & M01L96;


--W1L632 is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst~23
--operation mode is normal

W1L632 = W1L37Q # W1L47Q # M01L76 & W1L532;


--FB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198
--operation mode is normal

FB1L73 = M01_safe_q[17] & !W1L632;


--FB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3]
--operation mode is normal

FB1_\timer:clk_count[3]_lut_out = FB1L31;
FB1_\timer:clk_count[3] = DFFEA(FB1_\timer:clk_count[3]_lut_out, LB1__clk0, VCC, , , , );


--FB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5]
--operation mode is normal

FB1_\timer:clk_count[5]_lut_out = FB1L71 & FB1L81;
FB1_\timer:clk_count[5] = DFFEA(FB1_\timer:clk_count[5]_lut_out, LB1__clk0, VCC, , , , );


--FB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4]
--operation mode is normal

FB1_\timer:clk_count[4]_lut_out = FB1L51 & FB1L81;
FB1_\timer:clk_count[4] = DFFEA(FB1_\timer:clk_count[4]_lut_out, LB1__clk0, VCC, , , , );


--FB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0]
--operation mode is normal

FB1_\timer:clk_count[0]_lut_out = FB1L7;
FB1_\timer:clk_count[0] = DFFEA(FB1_\timer:clk_count[0]_lut_out, LB1__clk0, VCC, , , , );


--FB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43
--operation mode is normal

FB1L91 = FB1_\timer:clk_count[3] # !FB1_\timer:clk_count[0] # !FB1_\timer:clk_count[4] # !FB1_\timer:clk_count[5];


--FB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2]
--operation mode is normal

FB1_\timer:clk_count[2]_lut_out = FB1L11;
FB1_\timer:clk_count[2] = DFFEA(FB1_\timer:clk_count[2]_lut_out, LB1__clk0, VCC, , , , );


--FB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1]
--operation mode is normal

FB1_\timer:clk_count[1]_lut_out = FB1L9 & FB1L81;
FB1_\timer:clk_count[1] = DFFEA(FB1_\timer:clk_count[1]_lut_out, LB1__clk0, VCC, , , , );


--FB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0
--operation mode is normal

FB1L81 = W1L632 # FB1L91 # FB1_\timer:clk_count[2] # FB1_\timer:clk_count[1];


--FB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196
--operation mode is normal

FB1L53 = M01_safe_q[15] & !W1L632;


--FB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194
--operation mode is normal

FB1L33 = M01_safe_q[13] & !W1L632;


--FB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193
--operation mode is normal

FB1L23 = M01_safe_q[12] & !W1L632;


--FB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186
--operation mode is normal

FB1L52 = M01_safe_q[5] & !W1L632;


--FB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190
--operation mode is normal

FB1L92 = M01_safe_q[9] & !W1L632;


--FB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189
--operation mode is normal

FB1L82 = M01_safe_q[8] & !W1L632;


--FB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192
--operation mode is normal

FB1L13 = M01_safe_q[11] & !W1L632;


--FB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191
--operation mode is normal

FB1L03 = M01_safe_q[10] & !W1L632;


--FB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210
--operation mode is normal

FB1L94 = M01_safe_q[29] & !W1L632;


--FB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209
--operation mode is normal

FB1L84 = M01_safe_q[28] & !W1L632;


--FB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208
--operation mode is normal

FB1L74 = M01_safe_q[27] & !W1L632;


--FB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207
--operation mode is normal

FB1L64 = M01_safe_q[26] & !W1L632;


--FB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206
--operation mode is normal

FB1L54 = M01_safe_q[25] & !W1L632;


--FB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205
--operation mode is normal

FB1L44 = M01_safe_q[24] & !W1L632;


--FB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204
--operation mode is normal

FB1L34 = M01_safe_q[23] & !W1L632;


--FB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203
--operation mode is normal

FB1L24 = M01_safe_q[22] & !W1L632;


--FB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202
--operation mode is normal

FB1L14 = M01_safe_q[21] & !W1L632;


--FB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201
--operation mode is normal

FB1L04 = M01_safe_q[20] & !W1L632;


--FB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200
--operation mode is normal

FB1L93 = M01_safe_q[19] & !W1L632;


--FB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199
--operation mode is normal

FB1L83 = M01_safe_q[18] & !W1L632;


--FB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197
--operation mode is normal

FB1L63 = M01_safe_q[16] & !W1L632;


--FB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195
--operation mode is normal

FB1L43 = M01_safe_q[14] & !W1L632;


--FB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188
--operation mode is normal

FB1L72 = M01_safe_q[7] & !W1L632;


--FB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187
--operation mode is normal

FB1L62 = M01_safe_q[6] & !W1L632;


--FB1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185
--operation mode is normal

FB1L42 = M01_safe_q[4] & !W1L632;


--FB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184
--operation mode is normal

FB1L32 = M01_safe_q[3] & !W1L632;


--FB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181
--operation mode is normal

FB1L02 = M01_safe_q[0] & !W1L632;


--FB1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183
--operation mode is normal

FB1L22 = M01_safe_q[2] & !W1L632;


--FB1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182
--operation mode is normal

FB1L12 = M01_safe_q[1] & !W1L632;


--EB1_q_b[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[0]_PORT_A_data_in = V1L87;
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L111;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = LB1__clk0;
EB1_q_b[0]_clock_1 = !LB1__clk0;
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[0] = EB1_q_b[0]_PORT_B_data_out[0];


--DB1L07Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~23
--operation mode is normal

DB1L07Q_lut_out = DB1L17Q & !DB1L47 & (DB1L07Q # V1L011) # !DB1L17Q & (DB1L07Q # V1L011);
DB1L07Q = DFFEA(DB1L07Q_lut_out, LB1__clk0, !rst, , , , );


--BB5_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[2]
--operation mode is normal

BB5_reg[2]_lut_out = CB1L4Q & EB1_q_b[1] & DB1L07Q # !CB1L4Q & BB5_reg[3];
BB5_reg[2] = DFFEA(BB5_reg[2]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--CB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20
--operation mode is normal

CB1L3Q_lut_out = !CB1L6Q & (DB1L07Q # CB1L3Q);
CB1L3Q = DFFEA(CB1L3Q_lut_out, LB1__clk0, !rst, , , , );


--Z7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~1
--operation mode is arithmetic

Z7L1 = !Z7_count[0];

--Z7L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~1COUT
--operation mode is arithmetic

Z7L2 = CARRY(Z7_count[0]);


--CB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~75
--operation mode is normal

CB1L9 = Z7_count[0] & Z7_count[1];


--CB1_bit_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena
--operation mode is normal

CB1_bit_count_ena = CB1L5Q # !CB1L3Q;


--Z7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~6
--operation mode is arithmetic

Z7L11_carry_eqn = Z7L01;
Z7L11 = Z7_count[5] $ Z7L11_carry_eqn;

--Z7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~6COUT
--operation mode is arithmetic

Z7L21 = CARRY(!Z7L01 # !Z7_count[5]);


--Z7L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~5
--operation mode is arithmetic

Z7L9_carry_eqn = Z7L8;
Z7L9 = Z7_count[4] $ !Z7L9_carry_eqn;

--Z7L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~5COUT
--operation mode is arithmetic

Z7L01 = CARRY(Z7_count[4] & !Z7L8);


--Z7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~4
--operation mode is arithmetic

Z7L7_carry_eqn = Z7L6;
Z7L7 = Z7_count[3] $ Z7L7_carry_eqn;

--Z7L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~4COUT
--operation mode is arithmetic

Z7L8 = CARRY(!Z7L6 # !Z7_count[3]);


--Z7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~3
--operation mode is arithmetic

Z7L5_carry_eqn = Z7L4;
Z7L5 = Z7_count[2] $ !Z7L5_carry_eqn;

--Z7L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~3COUT
--operation mode is arithmetic

Z7L6 = CARRY(Z7_count[2] & !Z7L4);


--Z7L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~7
--operation mode is normal

Z7L31_carry_eqn = Z7L21;
Z7L31 = Z7_count[6] $ !Z7L31_carry_eqn;


--Z7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~2
--operation mode is arithmetic

Z7L3_carry_eqn = Z7L2;
Z7L3 = Z7_count[1] $ Z7L3_carry_eqn;

--Z7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~2COUT
--operation mode is arithmetic

Z7L4 = CARRY(!Z7L2 # !Z7_count[1]);


--S1_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[13]_PORT_A_data_in = W1L25;
S1_q_b[13]_PORT_A_data_in_reg = DFFE(S1_q_b[13]_PORT_A_data_in, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[13]_PORT_A_address_reg = DFFE(S1_q_b[13]_PORT_A_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[13]_PORT_B_address_reg = DFFE(S1_q_b[13]_PORT_B_address, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_A_write_enable = H1L5;
S1_q_b[13]_PORT_A_write_enable_reg = DFFE(S1_q_b[13]_PORT_A_write_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_PORT_B_read_enable = VCC;
S1_q_b[13]_PORT_B_read_enable_reg = DFFE(S1_q_b[13]_PORT_B_read_enable, S1_q_b[13]_clock_0, , , );
S1_q_b[13]_clock_0 = LB1__clk1;
S1_q_b[13]_PORT_B_data_out = MEMORY(S1_q_b[13]_PORT_A_data_in_reg, , S1_q_b[13]_PORT_A_address_reg, S1_q_b[13]_PORT_B_address_reg, S1_q_b[13]_PORT_A_write_enable_reg, S1_q_b[13]_PORT_B_read_enable_reg, , , S1_q_b[13]_clock_0, , , , , );
S1_q_b[13] = S1_q_b[13]_PORT_B_data_out[0];


--S3_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[13]_PORT_A_data_in = W1L25;
S3_q_b[13]_PORT_A_data_in_reg = DFFE(S3_q_b[13]_PORT_A_data_in, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[13]_PORT_A_address_reg = DFFE(S3_q_b[13]_PORT_A_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[13]_PORT_B_address_reg = DFFE(S3_q_b[13]_PORT_B_address, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_A_write_enable = H1L6;
S3_q_b[13]_PORT_A_write_enable_reg = DFFE(S3_q_b[13]_PORT_A_write_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_PORT_B_read_enable = VCC;
S3_q_b[13]_PORT_B_read_enable_reg = DFFE(S3_q_b[13]_PORT_B_read_enable, S3_q_b[13]_clock_0, , , );
S3_q_b[13]_clock_0 = LB1__clk1;
S3_q_b[13]_PORT_B_data_out = MEMORY(S3_q_b[13]_PORT_A_data_in_reg, , S3_q_b[13]_PORT_A_address_reg, S3_q_b[13]_PORT_B_address_reg, S3_q_b[13]_PORT_A_write_enable_reg, S3_q_b[13]_PORT_B_read_enable_reg, , , S3_q_b[13]_clock_0, , , , , );
S3_q_b[13] = S3_q_b[13]_PORT_B_data_out[0];


--G1_mux_en is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|mux_en
--operation mode is normal

G1_mux_en_lut_out = J21_reg_o[0];
G1_mux_en = DFFEA(G1_mux_en_lut_out, LB1__clk0, !rst, , GB1L415, , );


--G1L601 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~3
--operation mode is normal

G1L601 = G1L101Q & (GB1L123 # GB1L483 # !GB1L852Q);


--G1_frame_aligned_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|frame_aligned_reg
--operation mode is normal

G1_frame_aligned_reg_lut_out = GB1L415;
G1_frame_aligned_reg = DFFEA(G1_frame_aligned_reg_lut_out, LB1__clk0, !rst, , GB1_row_switch_o, , );


--G1L001Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~20
--operation mode is normal

G1L001Q_lut_out = G1L001Q & (G1_mux_en # !G1L501) # !G1L001Q & GB1L415 & G1_mux_en;
G1L001Q = DFFEA(G1L001Q_lut_out, LB1__clk0, !rst, , , , );


--GB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29
--operation mode is arithmetic

GB1L92_carry_eqn = GB1L82;
GB1L92 = KB1_result[14] $ GB1L92_carry_eqn;

--GB1L03 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29COUT
--operation mode is arithmetic

GB1L03 = CARRY(KB1_result[14] # !GB1L82);


--GB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30
--operation mode is arithmetic

GB1L13_carry_eqn = GB1L03;
GB1L13 = KB1_result[15] $ !GB1L13_carry_eqn;

--GB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30COUT
--operation mode is arithmetic

GB1L23 = CARRY(!KB1_result[15] & !GB1L03);


--M11_safe_q[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M11_safe_q[15]_carry_eqn = M11L13;
M11_safe_q[15]_lut_out = M11_safe_q[15] $ M11_safe_q[15]_carry_eqn;
M11_safe_q[15]_reg_input = GB1L744 & M11_safe_q[15]_lut_out;
M11_safe_q[15] = DFFEA(M11_safe_q[15]_reg_input, LB1__clk0, !rst, , , , );

--M11L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M11L33 = CARRY(!M11L13 # !M11_safe_q[15]);


--M11_safe_q[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M11_safe_q[14]_carry_eqn = M11L92;
M11_safe_q[14]_lut_out = M11_safe_q[14] $ !M11_safe_q[14]_carry_eqn;
M11_safe_q[14]_reg_input = GB1L744 & M11_safe_q[14]_lut_out;
M11_safe_q[14] = DFFEA(M11_safe_q[14]_reg_input, LB1__clk0, !rst, , , , );

--M11L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M11L13 = CARRY(M11_safe_q[14] & !M11L92);


--GB1L715 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~417
--operation mode is normal

GB1L715 = GB1L92 & M11_safe_q[14] & (GB1L13 $ !M11_safe_q[15]) # !GB1L92 & !M11_safe_q[14] & (GB1L13 $ !M11_safe_q[15]);


--GB1L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~45
--operation mode is arithmetic

GB1L16_carry_eqn = GB1L06;
GB1L16 = KB1_result[30] $ GB1L16_carry_eqn;

--GB1L26 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~45COUT
--operation mode is arithmetic

GB1L26 = CARRY(KB1_result[30] # !GB1L06);


--M11_safe_q[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

M11_safe_q[30]_carry_eqn = M11L16;
M11_safe_q[30]_lut_out = M11_safe_q[30] $ !M11_safe_q[30]_carry_eqn;
M11_safe_q[30]_reg_input = GB1L744 & M11_safe_q[30]_lut_out;
M11_safe_q[30] = DFFEA(M11_safe_q[30]_reg_input, LB1__clk0, !rst, , , , );

--M11L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M11L36 = CARRY(M11_safe_q[30] & !M11L16);


--GB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25
--operation mode is arithmetic

GB1L12_carry_eqn = GB1L02;
GB1L12 = KB1_result[10] $ GB1L12_carry_eqn;

--GB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25COUT
--operation mode is arithmetic

GB1L22 = CARRY(KB1_result[10] # !GB1L02);


--M11_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M11_safe_q[10]_carry_eqn = M11L12;
M11_safe_q[10]_lut_out = M11_safe_q[10] $ !M11_safe_q[10]_carry_eqn;
M11_safe_q[10]_reg_input = GB1L744 & M11_safe_q[10]_lut_out;
M11_safe_q[10] = DFFEA(M11_safe_q[10]_reg_input, LB1__clk0, !rst, , , , );

--M11L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M11L32 = CARRY(M11_safe_q[10] & !M11L12);


--GB1L615 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~10
--operation mode is normal

GB1L615 = GB1L12 $ M11_safe_q[10];


--GB1L815 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~418
--operation mode is normal

GB1L815 = GB1L715 & !GB1L615 & (GB1L16 $ !M11_safe_q[30]);


--GB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26
--operation mode is arithmetic

GB1L32_carry_eqn = GB1L22;
GB1L32 = KB1_result[11] $ !GB1L32_carry_eqn;

--GB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT
--operation mode is arithmetic

GB1L42 = CARRY(!KB1_result[11] & !GB1L22);


--GB1L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~37
--operation mode is arithmetic

GB1L54_carry_eqn = GB1L44;
GB1L54 = KB1_result[22] $ GB1L54_carry_eqn;

--GB1L64 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~37COUT
--operation mode is arithmetic

GB1L64 = CARRY(KB1_result[22] # !GB1L44);


--M11_safe_q[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M11_safe_q[22]_carry_eqn = M11L54;
M11_safe_q[22]_lut_out = M11_safe_q[22] $ !M11_safe_q[22]_carry_eqn;
M11_safe_q[22]_reg_input = GB1L744 & M11_safe_q[22]_lut_out;
M11_safe_q[22] = DFFEA(M11_safe_q[22]_reg_input, LB1__clk0, !rst, , , , );

--M11L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M11L74 = CARRY(M11_safe_q[22] & !M11L54);


--M11_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M11_safe_q[11]_carry_eqn = M11L32;
M11_safe_q[11]_lut_out = M11_safe_q[11] $ M11_safe_q[11]_carry_eqn;
M11_safe_q[11]_reg_input = GB1L744 & M11_safe_q[11]_lut_out;
M11_safe_q[11] = DFFEA(M11_safe_q[11]_reg_input, LB1__clk0, !rst, , , , );

--M11L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M11L52 = CARRY(!M11L32 # !M11_safe_q[11]);


--GB1L915 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~419
--operation mode is normal

GB1L915 = GB1L32 & M11_safe_q[11] & (GB1L54 $ !M11_safe_q[22]) # !GB1L32 & !M11_safe_q[11] & (GB1L54 $ !M11_safe_q[22]);


--GB1L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~36
--operation mode is arithmetic

GB1L34_carry_eqn = GB1L24;
GB1L34 = KB1_result[21] $ !GB1L34_carry_eqn;

--GB1L44 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~36COUT
--operation mode is arithmetic

GB1L44 = CARRY(!KB1_result[21] & !GB1L24);


--GB1L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~42
--operation mode is arithmetic

GB1L55_carry_eqn = GB1L45;
GB1L55 = KB1_result[27] $ !GB1L55_carry_eqn;

--GB1L65 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~42COUT
--operation mode is arithmetic

GB1L65 = CARRY(!KB1_result[27] & !GB1L45);


--M11_safe_q[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M11_safe_q[27]_carry_eqn = M11L55;
M11_safe_q[27]_lut_out = M11_safe_q[27] $ M11_safe_q[27]_carry_eqn;
M11_safe_q[27]_reg_input = GB1L744 & M11_safe_q[27]_lut_out;
M11_safe_q[27] = DFFEA(M11_safe_q[27]_reg_input, LB1__clk0, !rst, , , , );

--M11L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M11L75 = CARRY(!M11L55 # !M11_safe_q[27]);


--M11_safe_q[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M11_safe_q[21]_carry_eqn = M11L34;
M11_safe_q[21]_lut_out = M11_safe_q[21] $ M11_safe_q[21]_carry_eqn;
M11_safe_q[21]_reg_input = GB1L744 & M11_safe_q[21]_lut_out;
M11_safe_q[21] = DFFEA(M11_safe_q[21]_reg_input, LB1__clk0, !rst, , , , );

--M11L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M11L54 = CARRY(!M11L34 # !M11_safe_q[21]);


--GB1L025 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~420
--operation mode is normal

GB1L025 = GB1L34 & M11_safe_q[21] & (GB1L55 $ !M11_safe_q[27]) # !GB1L34 & !M11_safe_q[21] & (GB1L55 $ !M11_safe_q[27]);


--GB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23
--operation mode is arithmetic

GB1L71_carry_eqn = GB1L61;
GB1L71 = KB1_result[8] $ GB1L71_carry_eqn;

--GB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT
--operation mode is arithmetic

GB1L81 = CARRY(KB1_result[8] # !GB1L61);


--GB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24
--operation mode is arithmetic

GB1L91_carry_eqn = GB1L81;
GB1L91 = KB1_result[9] $ !GB1L91_carry_eqn;

--GB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24COUT
--operation mode is arithmetic

GB1L02 = CARRY(!KB1_result[9] & !GB1L81);


--M11_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M11_safe_q[9]_carry_eqn = M11L91;
M11_safe_q[9]_lut_out = M11_safe_q[9] $ M11_safe_q[9]_carry_eqn;
M11_safe_q[9]_reg_input = GB1L744 & M11_safe_q[9]_lut_out;
M11_safe_q[9] = DFFEA(M11_safe_q[9]_reg_input, LB1__clk0, !rst, , , , );

--M11L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M11L12 = CARRY(!M11L91 # !M11_safe_q[9]);


--M11_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M11_safe_q[8]_carry_eqn = M11L71;
M11_safe_q[8]_lut_out = M11_safe_q[8] $ !M11_safe_q[8]_carry_eqn;
M11_safe_q[8]_reg_input = GB1L744 & M11_safe_q[8]_lut_out;
M11_safe_q[8] = DFFEA(M11_safe_q[8]_reg_input, LB1__clk0, !rst, , , , );

--M11L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M11L91 = CARRY(M11_safe_q[8] & !M11L71);


--GB1L125 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~421
--operation mode is normal

GB1L125 = GB1L71 & M11_safe_q[8] & (GB1L91 $ !M11_safe_q[9]) # !GB1L71 & !M11_safe_q[8] & (GB1L91 $ !M11_safe_q[9]);


--GB1L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33
--operation mode is arithmetic

GB1L73_carry_eqn = GB1L63;
GB1L73 = KB1_result[18] $ GB1L73_carry_eqn;

--GB1L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT
--operation mode is arithmetic

GB1L83 = CARRY(KB1_result[18] # !GB1L63);


--GB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19
--operation mode is arithmetic

GB1L9_carry_eqn = GB1L8;
GB1L9 = KB1_result[4] $ GB1L9_carry_eqn;

--GB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19COUT
--operation mode is arithmetic

GB1L01 = CARRY(KB1_result[4] # !GB1L8);


--M11_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M11_safe_q[4]_carry_eqn = M11L9;
M11_safe_q[4]_lut_out = M11_safe_q[4] $ !M11_safe_q[4]_carry_eqn;
M11_safe_q[4]_reg_input = GB1L744 & M11_safe_q[4]_lut_out;
M11_safe_q[4] = DFFEA(M11_safe_q[4]_reg_input, LB1__clk0, !rst, , , , );

--M11L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M11L11 = CARRY(M11_safe_q[4] & !M11L9);


--M11_safe_q[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M11_safe_q[18]_carry_eqn = M11L73;
M11_safe_q[18]_lut_out = M11_safe_q[18] $ !M11_safe_q[18]_carry_eqn;
M11_safe_q[18]_reg_input = GB1L744 & M11_safe_q[18]_lut_out;
M11_safe_q[18] = DFFEA(M11_safe_q[18]_reg_input, LB1__clk0, !rst, , , , );

--M11L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M11L93 = CARRY(M11_safe_q[18] & !M11L73);


--GB1L225 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~422
--operation mode is normal

GB1L225 = GB1L73 & M11_safe_q[18] & (GB1L9 $ !M11_safe_q[4]) # !GB1L73 & !M11_safe_q[18] & (GB1L9 $ !M11_safe_q[4]);


--GB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22
--operation mode is arithmetic

GB1L51_carry_eqn = GB1L41;
GB1L51 = KB1_result[7] $ !GB1L51_carry_eqn;

--GB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT
--operation mode is arithmetic

GB1L61 = CARRY(!KB1_result[7] & !GB1L41);


--GB1L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35
--operation mode is arithmetic

GB1L14_carry_eqn = GB1L04;
GB1L14 = KB1_result[20] $ GB1L14_carry_eqn;

--GB1L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35COUT
--operation mode is arithmetic

GB1L24 = CARRY(KB1_result[20] # !GB1L04);


--M11_safe_q[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M11_safe_q[20]_carry_eqn = M11L14;
M11_safe_q[20]_lut_out = M11_safe_q[20] $ !M11_safe_q[20]_carry_eqn;
M11_safe_q[20]_reg_input = GB1L744 & M11_safe_q[20]_lut_out;
M11_safe_q[20] = DFFEA(M11_safe_q[20]_reg_input, LB1__clk0, !rst, , , , );

--M11L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M11L34 = CARRY(M11_safe_q[20] & !M11L14);


--M11_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M11_safe_q[7]_carry_eqn = M11L51;
M11_safe_q[7]_lut_out = M11_safe_q[7] $ M11_safe_q[7]_carry_eqn;
M11_safe_q[7]_reg_input = GB1L744 & M11_safe_q[7]_lut_out;
M11_safe_q[7] = DFFEA(M11_safe_q[7]_reg_input, LB1__clk0, !rst, , , , );

--M11L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M11L71 = CARRY(!M11L51 # !M11_safe_q[7]);


--GB1L325 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~423
--operation mode is normal

GB1L325 = GB1L51 & M11_safe_q[7] & (GB1L14 $ !M11_safe_q[20]) # !GB1L51 & !M11_safe_q[7] & (GB1L14 $ !M11_safe_q[20]);


--GB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20
--operation mode is arithmetic

GB1L11_carry_eqn = GB1L01;
GB1L11 = KB1_result[5] $ !GB1L11_carry_eqn;

--GB1L21 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20COUT
--operation mode is arithmetic

GB1L21 = CARRY(!KB1_result[5] & !GB1L01);


--GB1L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34
--operation mode is arithmetic

GB1L93_carry_eqn = GB1L83;
GB1L93 = KB1_result[19] $ !GB1L93_carry_eqn;

--GB1L04 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34COUT
--operation mode is arithmetic

GB1L04 = CARRY(!KB1_result[19] & !GB1L83);


--M11_safe_q[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M11_safe_q[19]_carry_eqn = M11L93;
M11_safe_q[19]_lut_out = M11_safe_q[19] $ M11_safe_q[19]_carry_eqn;
M11_safe_q[19]_reg_input = GB1L744 & M11_safe_q[19]_lut_out;
M11_safe_q[19] = DFFEA(M11_safe_q[19]_reg_input, LB1__clk0, !rst, , , , );

--M11L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M11L14 = CARRY(!M11L93 # !M11_safe_q[19]);


--M11_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M11_safe_q[5]_carry_eqn = M11L11;
M11_safe_q[5]_lut_out = M11_safe_q[5] $ M11_safe_q[5]_carry_eqn;
M11_safe_q[5]_reg_input = GB1L744 & M11_safe_q[5]_lut_out;
M11_safe_q[5] = DFFEA(M11_safe_q[5]_reg_input, LB1__clk0, !rst, , , , );

--M11L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M11L31 = CARRY(!M11L11 # !M11_safe_q[5]);


--GB1L425 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~424
--operation mode is normal

GB1L425 = GB1L11 & M11_safe_q[5] & (GB1L93 $ !M11_safe_q[19]) # !GB1L11 & !M11_safe_q[5] & (GB1L93 $ !M11_safe_q[19]);


--GB1L525 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~425
--operation mode is normal

GB1L525 = GB1L125 & GB1L225 & GB1L325 & GB1L425;


--GB1L625 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~426
--operation mode is normal

GB1L625 = GB1L815 & GB1L915 & GB1L025 & GB1L525;


--GB1L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~41
--operation mode is arithmetic

GB1L35_carry_eqn = GB1L25;
GB1L35 = KB1_result[26] $ GB1L35_carry_eqn;

--GB1L45 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~41COUT
--operation mode is arithmetic

GB1L45 = CARRY(KB1_result[26] # !GB1L25);


--GB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21
--operation mode is arithmetic

GB1L31_carry_eqn = GB1L21;
GB1L31 = KB1_result[6] $ GB1L31_carry_eqn;

--GB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT
--operation mode is arithmetic

GB1L41 = CARRY(KB1_result[6] # !GB1L21);


--M11_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M11_safe_q[6]_carry_eqn = M11L31;
M11_safe_q[6]_lut_out = M11_safe_q[6] $ !M11_safe_q[6]_carry_eqn;
M11_safe_q[6]_reg_input = GB1L744 & M11_safe_q[6]_lut_out;
M11_safe_q[6] = DFFEA(M11_safe_q[6]_reg_input, LB1__clk0, !rst, , , , );

--M11L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M11L51 = CARRY(M11_safe_q[6] & !M11L31);


--M11_safe_q[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M11_safe_q[26]_carry_eqn = M11L35;
M11_safe_q[26]_lut_out = M11_safe_q[26] $ !M11_safe_q[26]_carry_eqn;
M11_safe_q[26]_reg_input = GB1L744 & M11_safe_q[26]_lut_out;
M11_safe_q[26] = DFFEA(M11_safe_q[26]_reg_input, LB1__clk0, !rst, , , , );

--M11L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M11L55 = CARRY(M11_safe_q[26] & !M11L35);


--GB1L725 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~427
--operation mode is normal

GB1L725 = GB1L35 & M11_safe_q[26] & (GB1L31 $ !M11_safe_q[6]) # !GB1L35 & !M11_safe_q[26] & (GB1L31 $ !M11_safe_q[6]);


--GB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31
--operation mode is arithmetic

GB1L33_carry_eqn = GB1L23;
GB1L33 = KB1_result[16] $ GB1L33_carry_eqn;

--GB1L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT
--operation mode is arithmetic

GB1L43 = CARRY(KB1_result[16] # !GB1L23);


--GB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18
--operation mode is arithmetic

GB1L7_carry_eqn = GB1L6;
GB1L7 = KB1_result[3] $ !GB1L7_carry_eqn;

--GB1L8 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT
--operation mode is arithmetic

GB1L8 = CARRY(!KB1_result[3] & !GB1L6);


--M11_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M11_safe_q[3]_carry_eqn = M11L7;
M11_safe_q[3]_lut_out = M11_safe_q[3] $ M11_safe_q[3]_carry_eqn;
M11_safe_q[3]_reg_input = GB1L744 & M11_safe_q[3]_lut_out;
M11_safe_q[3] = DFFEA(M11_safe_q[3]_reg_input, LB1__clk0, !rst, , , , );

--M11L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M11L9 = CARRY(!M11L7 # !M11_safe_q[3]);


--M11_safe_q[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M11_safe_q[16]_carry_eqn = M11L33;
M11_safe_q[16]_lut_out = M11_safe_q[16] $ !M11_safe_q[16]_carry_eqn;
M11_safe_q[16]_reg_input = GB1L744 & M11_safe_q[16]_lut_out;
M11_safe_q[16] = DFFEA(M11_safe_q[16]_reg_input, LB1__clk0, !rst, , , , );

--M11L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M11L53 = CARRY(M11_safe_q[16] & !M11L33);


--GB1L825 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~428
--operation mode is normal

GB1L825 = GB1L33 & M11_safe_q[16] & (GB1L7 $ !M11_safe_q[3]) # !GB1L33 & !M11_safe_q[16] & (GB1L7 $ !M11_safe_q[3]);


--GB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27
--operation mode is arithmetic

GB1L52_carry_eqn = GB1L42;
GB1L52 = KB1_result[12] $ GB1L52_carry_eqn;

--GB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT
--operation mode is arithmetic

GB1L62 = CARRY(KB1_result[12] # !GB1L42);


--GB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28
--operation mode is arithmetic

GB1L72_carry_eqn = GB1L62;
GB1L72 = KB1_result[13] $ !GB1L72_carry_eqn;

--GB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT
--operation mode is arithmetic

GB1L82 = CARRY(!KB1_result[13] & !GB1L62);


--M11_safe_q[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M11_safe_q[13]_carry_eqn = M11L72;
M11_safe_q[13]_lut_out = M11_safe_q[13] $ M11_safe_q[13]_carry_eqn;
M11_safe_q[13]_reg_input = GB1L744 & M11_safe_q[13]_lut_out;
M11_safe_q[13] = DFFEA(M11_safe_q[13]_reg_input, LB1__clk0, !rst, , , , );

--M11L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M11L92 = CARRY(!M11L72 # !M11_safe_q[13]);


--M11_safe_q[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M11_safe_q[12]_carry_eqn = M11L52;
M11_safe_q[12]_lut_out = M11_safe_q[12] $ !M11_safe_q[12]_carry_eqn;
M11_safe_q[12]_reg_input = GB1L744 & M11_safe_q[12]_lut_out;
M11_safe_q[12] = DFFEA(M11_safe_q[12]_reg_input, LB1__clk0, !rst, , , , );

--M11L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M11L72 = CARRY(M11_safe_q[12] & !M11L52);


--GB1L925 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~429
--operation mode is normal

GB1L925 = GB1L52 & M11_safe_q[12] & (GB1L72 $ !M11_safe_q[13]) # !GB1L52 & !M11_safe_q[12] & (GB1L72 $ !M11_safe_q[13]);


--GB1L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~38
--operation mode is arithmetic

GB1L74_carry_eqn = GB1L64;
GB1L74 = KB1_result[23] $ !GB1L74_carry_eqn;

--GB1L84 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~38COUT
--operation mode is arithmetic

GB1L84 = CARRY(!KB1_result[23] & !GB1L64);


--GB1L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~43
--operation mode is arithmetic

GB1L75_carry_eqn = GB1L65;
GB1L75 = KB1_result[28] $ GB1L75_carry_eqn;

--GB1L85 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~43COUT
--operation mode is arithmetic

GB1L85 = CARRY(KB1_result[28] # !GB1L65);


--M11_safe_q[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M11_safe_q[28]_carry_eqn = M11L75;
M11_safe_q[28]_lut_out = M11_safe_q[28] $ !M11_safe_q[28]_carry_eqn;
M11_safe_q[28]_reg_input = GB1L744 & M11_safe_q[28]_lut_out;
M11_safe_q[28] = DFFEA(M11_safe_q[28]_reg_input, LB1__clk0, !rst, , , , );

--M11L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M11L95 = CARRY(M11_safe_q[28] & !M11L75);


--M11_safe_q[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M11_safe_q[23]_carry_eqn = M11L74;
M11_safe_q[23]_lut_out = M11_safe_q[23] $ M11_safe_q[23]_carry_eqn;
M11_safe_q[23]_reg_input = GB1L744 & M11_safe_q[23]_lut_out;
M11_safe_q[23] = DFFEA(M11_safe_q[23]_reg_input, LB1__clk0, !rst, , , , );

--M11L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M11L94 = CARRY(!M11L74 # !M11_safe_q[23]);


--GB1L035 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~430
--operation mode is normal

GB1L035 = GB1L74 & M11_safe_q[23] & (GB1L75 $ !M11_safe_q[28]) # !GB1L74 & !M11_safe_q[23] & (GB1L75 $ !M11_safe_q[28]);


--GB1L135 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~431
--operation mode is normal

GB1L135 = GB1L725 & GB1L825 & GB1L925 & GB1L035;


--GB1L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~39
--operation mode is arithmetic

GB1L94_carry_eqn = GB1L84;
GB1L94 = KB1_result[24] $ GB1L94_carry_eqn;

--GB1L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~39COUT
--operation mode is arithmetic

GB1L05 = CARRY(KB1_result[24] # !GB1L84);


--GB1L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15
--operation mode is arithmetic

GB1L1 = !KB1_result[0];

--GB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15COUT
--operation mode is arithmetic

GB1L2 = CARRY(KB1_result[0]);


--M11_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M11_safe_q[0]_lut_out = !M11_safe_q[0];
M11_safe_q[0]_reg_input = GB1L744 & M11_safe_q[0]_lut_out;
M11_safe_q[0] = DFFEA(M11_safe_q[0]_reg_input, LB1__clk0, !rst, , , , );

--M11L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M11L3 = CARRY(M11_safe_q[0]);


--M11_safe_q[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M11_safe_q[24]_carry_eqn = M11L94;
M11_safe_q[24]_lut_out = M11_safe_q[24] $ !M11_safe_q[24]_carry_eqn;
M11_safe_q[24]_reg_input = GB1L744 & M11_safe_q[24]_lut_out;
M11_safe_q[24] = DFFEA(M11_safe_q[24]_reg_input, LB1__clk0, !rst, , , , );

--M11L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M11L15 = CARRY(M11_safe_q[24] & !M11L94);


--GB1L235 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~432
--operation mode is normal

GB1L235 = GB1L94 & M11_safe_q[24] & (GB1L1 $ !M11_safe_q[0]) # !GB1L94 & !M11_safe_q[24] & (GB1L1 $ !M11_safe_q[0]);


--GB1L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~40
--operation mode is arithmetic

GB1L15_carry_eqn = GB1L05;
GB1L15 = KB1_result[25] $ !GB1L15_carry_eqn;

--GB1L25 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~40COUT
--operation mode is arithmetic

GB1L25 = CARRY(!KB1_result[25] & !GB1L05);


--GB1L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~44
--operation mode is arithmetic

GB1L95_carry_eqn = GB1L85;
GB1L95 = KB1_result[29] $ !GB1L95_carry_eqn;

--GB1L06 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~44COUT
--operation mode is arithmetic

GB1L06 = CARRY(!KB1_result[29] & !GB1L85);


--M11_safe_q[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

M11_safe_q[29]_carry_eqn = M11L95;
M11_safe_q[29]_lut_out = M11_safe_q[29] $ M11_safe_q[29]_carry_eqn;
M11_safe_q[29]_reg_input = GB1L744 & M11_safe_q[29]_lut_out;
M11_safe_q[29] = DFFEA(M11_safe_q[29]_reg_input, LB1__clk0, !rst, , , , );

--M11L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M11L16 = CARRY(!M11L95 # !M11_safe_q[29]);


--M11_safe_q[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M11_safe_q[25]_carry_eqn = M11L15;
M11_safe_q[25]_lut_out = M11_safe_q[25] $ M11_safe_q[25]_carry_eqn;
M11_safe_q[25]_reg_input = GB1L744 & M11_safe_q[25]_lut_out;
M11_safe_q[25] = DFFEA(M11_safe_q[25]_reg_input, LB1__clk0, !rst, , , , );

--M11L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M11L35 = CARRY(!M11L15 # !M11_safe_q[25]);


--GB1L335 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~433
--operation mode is normal

GB1L335 = GB1L15 & M11_safe_q[25] & (GB1L95 $ !M11_safe_q[29]) # !GB1L15 & !M11_safe_q[25] & (GB1L95 $ !M11_safe_q[29]);


--GB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16
--operation mode is arithmetic

GB1L3_carry_eqn = GB1L2;
GB1L3 = KB1_result[1] $ !GB1L3_carry_eqn;

--GB1L4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT
--operation mode is arithmetic

GB1L4 = CARRY(!KB1_result[1] & !GB1L2);


--GB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32
--operation mode is arithmetic

GB1L53_carry_eqn = GB1L43;
GB1L53 = KB1_result[17] $ !GB1L53_carry_eqn;

--GB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT
--operation mode is arithmetic

GB1L63 = CARRY(!KB1_result[17] & !GB1L43);


--M11_safe_q[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M11_safe_q[17]_carry_eqn = M11L53;
M11_safe_q[17]_lut_out = M11_safe_q[17] $ M11_safe_q[17]_carry_eqn;
M11_safe_q[17]_reg_input = GB1L744 & M11_safe_q[17]_lut_out;
M11_safe_q[17] = DFFEA(M11_safe_q[17]_reg_input, LB1__clk0, !rst, , , , );

--M11L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M11L73 = CARRY(!M11L53 # !M11_safe_q[17]);


--M11_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M11_safe_q[1]_carry_eqn = M11L3;
M11_safe_q[1]_lut_out = M11_safe_q[1] $ M11_safe_q[1]_carry_eqn;
M11_safe_q[1]_reg_input = GB1L744 & M11_safe_q[1]_lut_out;
M11_safe_q[1] = DFFEA(M11_safe_q[1]_reg_input, LB1__clk0, !rst, , , , );

--M11L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M11L5 = CARRY(!M11L3 # !M11_safe_q[1]);


--GB1L435 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~434
--operation mode is normal

GB1L435 = GB1L3 & M11_safe_q[1] & (GB1L53 $ !M11_safe_q[17]) # !GB1L3 & !M11_safe_q[1] & (GB1L53 $ !M11_safe_q[17]);


--GB1L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~46
--operation mode is normal

GB1L36_carry_eqn = GB1L26;
GB1L36 = KB1_result[31] $ !GB1L36_carry_eqn;


--M11_safe_q[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

M11_safe_q[31]_carry_eqn = M11L36;
M11_safe_q[31]_lut_out = M11_safe_q[31] $ M11_safe_q[31]_carry_eqn;
M11_safe_q[31]_reg_input = GB1L744 & M11_safe_q[31]_lut_out;
M11_safe_q[31] = DFFEA(M11_safe_q[31]_reg_input, LB1__clk0, !rst, , , , );


--GB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17
--operation mode is arithmetic

GB1L5_carry_eqn = GB1L4;
GB1L5 = KB1_result[2] $ GB1L5_carry_eqn;

--GB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT
--operation mode is arithmetic

GB1L6 = CARRY(KB1_result[2] # !GB1L4);


--M11_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M11_safe_q[2]_carry_eqn = M11L5;
M11_safe_q[2]_lut_out = M11_safe_q[2] $ !M11_safe_q[2]_carry_eqn;
M11_safe_q[2]_reg_input = GB1L744 & M11_safe_q[2]_lut_out;
M11_safe_q[2] = DFFEA(M11_safe_q[2]_reg_input, LB1__clk0, !rst, , , , );

--M11L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M11L7 = CARRY(M11_safe_q[2] & !M11L5);


--GB1L515 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~2
--operation mode is normal

GB1L515 = GB1L5 $ M11_safe_q[2];


--GB1L535 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~435
--operation mode is normal

GB1L535 = GB1L435 & !GB1L515 & (GB1L36 $ !M11_safe_q[31]);


--GB1L635 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~436
--operation mode is normal

GB1L635 = GB1L135 & GB1L235 & GB1L335 & GB1L535;


--GB1L415 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~10
--operation mode is normal

GB1L415 = GB1L852Q & GB1L625 & GB1L635 # !GB1L852Q & lvds_sync;


--G1L701 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~94
--operation mode is normal

G1L701 = G1L401Q & G1_frame_aligned_reg # !G1L401Q & !G1L001Q & GB1L415;


--GB1L835 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~23
--operation mode is normal

GB1L835 = GB1L852Q & !GB1L483;


--S3_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[12]_PORT_A_data_in = W1L15;
S3_q_b[12]_PORT_A_data_in_reg = DFFE(S3_q_b[12]_PORT_A_data_in, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[12]_PORT_A_address_reg = DFFE(S3_q_b[12]_PORT_A_address, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[12]_PORT_B_address_reg = DFFE(S3_q_b[12]_PORT_B_address, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_A_write_enable = H1L6;
S3_q_b[12]_PORT_A_write_enable_reg = DFFE(S3_q_b[12]_PORT_A_write_enable, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_PORT_B_read_enable = VCC;
S3_q_b[12]_PORT_B_read_enable_reg = DFFE(S3_q_b[12]_PORT_B_read_enable, S3_q_b[12]_clock_0, , , );
S3_q_b[12]_clock_0 = LB1__clk1;
S3_q_b[12]_PORT_B_data_out = MEMORY(S3_q_b[12]_PORT_A_data_in_reg, , S3_q_b[12]_PORT_A_address_reg, S3_q_b[12]_PORT_B_address_reg, S3_q_b[12]_PORT_A_write_enable_reg, S3_q_b[12]_PORT_B_read_enable_reg, , , S3_q_b[12]_clock_0, , , , , );
S3_q_b[12] = S3_q_b[12]_PORT_B_data_out[0];


--S1_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[12]_PORT_A_data_in = W1L15;
S1_q_b[12]_PORT_A_data_in_reg = DFFE(S1_q_b[12]_PORT_A_data_in, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[12]_PORT_A_address_reg = DFFE(S1_q_b[12]_PORT_A_address, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[12]_PORT_B_address_reg = DFFE(S1_q_b[12]_PORT_B_address, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_A_write_enable = H1L5;
S1_q_b[12]_PORT_A_write_enable_reg = DFFE(S1_q_b[12]_PORT_A_write_enable, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_PORT_B_read_enable = VCC;
S1_q_b[12]_PORT_B_read_enable_reg = DFFE(S1_q_b[12]_PORT_B_read_enable, S1_q_b[12]_clock_0, , , );
S1_q_b[12]_clock_0 = LB1__clk1;
S1_q_b[12]_PORT_B_data_out = MEMORY(S1_q_b[12]_PORT_A_data_in_reg, , S1_q_b[12]_PORT_A_address_reg, S1_q_b[12]_PORT_B_address_reg, S1_q_b[12]_PORT_A_write_enable_reg, S1_q_b[12]_PORT_B_read_enable_reg, , , S1_q_b[12]_clock_0, , , , , );
S1_q_b[12] = S1_q_b[12]_PORT_B_data_out[0];


--S3_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[11]_PORT_A_data_in = W1L05;
S3_q_b[11]_PORT_A_data_in_reg = DFFE(S3_q_b[11]_PORT_A_data_in, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[11]_PORT_A_address_reg = DFFE(S3_q_b[11]_PORT_A_address, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[11]_PORT_B_address_reg = DFFE(S3_q_b[11]_PORT_B_address, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_A_write_enable = H1L6;
S3_q_b[11]_PORT_A_write_enable_reg = DFFE(S3_q_b[11]_PORT_A_write_enable, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_PORT_B_read_enable = VCC;
S3_q_b[11]_PORT_B_read_enable_reg = DFFE(S3_q_b[11]_PORT_B_read_enable, S3_q_b[11]_clock_0, , , );
S3_q_b[11]_clock_0 = LB1__clk1;
S3_q_b[11]_PORT_B_data_out = MEMORY(S3_q_b[11]_PORT_A_data_in_reg, , S3_q_b[11]_PORT_A_address_reg, S3_q_b[11]_PORT_B_address_reg, S3_q_b[11]_PORT_A_write_enable_reg, S3_q_b[11]_PORT_B_read_enable_reg, , , S3_q_b[11]_clock_0, , , , , );
S3_q_b[11] = S3_q_b[11]_PORT_B_data_out[0];


--S1_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[11]_PORT_A_data_in = W1L05;
S1_q_b[11]_PORT_A_data_in_reg = DFFE(S1_q_b[11]_PORT_A_data_in, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[11]_PORT_A_address_reg = DFFE(S1_q_b[11]_PORT_A_address, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[11]_PORT_B_address_reg = DFFE(S1_q_b[11]_PORT_B_address, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_A_write_enable = H1L5;
S1_q_b[11]_PORT_A_write_enable_reg = DFFE(S1_q_b[11]_PORT_A_write_enable, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_PORT_B_read_enable = VCC;
S1_q_b[11]_PORT_B_read_enable_reg = DFFE(S1_q_b[11]_PORT_B_read_enable, S1_q_b[11]_clock_0, , , );
S1_q_b[11]_clock_0 = LB1__clk1;
S1_q_b[11]_PORT_B_data_out = MEMORY(S1_q_b[11]_PORT_A_data_in_reg, , S1_q_b[11]_PORT_A_address_reg, S1_q_b[11]_PORT_B_address_reg, S1_q_b[11]_PORT_A_write_enable_reg, S1_q_b[11]_PORT_B_read_enable_reg, , , S1_q_b[11]_clock_0, , , , , );
S1_q_b[11] = S1_q_b[11]_PORT_B_data_out[0];


--S3_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[10]_PORT_A_data_in = W1L94;
S3_q_b[10]_PORT_A_data_in_reg = DFFE(S3_q_b[10]_PORT_A_data_in, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[10]_PORT_A_address_reg = DFFE(S3_q_b[10]_PORT_A_address, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[10]_PORT_B_address_reg = DFFE(S3_q_b[10]_PORT_B_address, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_A_write_enable = H1L6;
S3_q_b[10]_PORT_A_write_enable_reg = DFFE(S3_q_b[10]_PORT_A_write_enable, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_PORT_B_read_enable = VCC;
S3_q_b[10]_PORT_B_read_enable_reg = DFFE(S3_q_b[10]_PORT_B_read_enable, S3_q_b[10]_clock_0, , , );
S3_q_b[10]_clock_0 = LB1__clk1;
S3_q_b[10]_PORT_B_data_out = MEMORY(S3_q_b[10]_PORT_A_data_in_reg, , S3_q_b[10]_PORT_A_address_reg, S3_q_b[10]_PORT_B_address_reg, S3_q_b[10]_PORT_A_write_enable_reg, S3_q_b[10]_PORT_B_read_enable_reg, , , S3_q_b[10]_clock_0, , , , , );
S3_q_b[10] = S3_q_b[10]_PORT_B_data_out[0];


--S1_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[10]_PORT_A_data_in = W1L94;
S1_q_b[10]_PORT_A_data_in_reg = DFFE(S1_q_b[10]_PORT_A_data_in, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[10]_PORT_A_address_reg = DFFE(S1_q_b[10]_PORT_A_address, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[10]_PORT_B_address_reg = DFFE(S1_q_b[10]_PORT_B_address, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_A_write_enable = H1L5;
S1_q_b[10]_PORT_A_write_enable_reg = DFFE(S1_q_b[10]_PORT_A_write_enable, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_PORT_B_read_enable = VCC;
S1_q_b[10]_PORT_B_read_enable_reg = DFFE(S1_q_b[10]_PORT_B_read_enable, S1_q_b[10]_clock_0, , , );
S1_q_b[10]_clock_0 = LB1__clk1;
S1_q_b[10]_PORT_B_data_out = MEMORY(S1_q_b[10]_PORT_A_data_in_reg, , S1_q_b[10]_PORT_A_address_reg, S1_q_b[10]_PORT_B_address_reg, S1_q_b[10]_PORT_A_write_enable_reg, S1_q_b[10]_PORT_B_read_enable_reg, , , S1_q_b[10]_clock_0, , , , , );
S1_q_b[10] = S1_q_b[10]_PORT_B_data_out[0];


--S3_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[9]_PORT_A_data_in = W1L84;
S3_q_b[9]_PORT_A_data_in_reg = DFFE(S3_q_b[9]_PORT_A_data_in, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[9]_PORT_A_address_reg = DFFE(S3_q_b[9]_PORT_A_address, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[9]_PORT_B_address_reg = DFFE(S3_q_b[9]_PORT_B_address, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_A_write_enable = H1L6;
S3_q_b[9]_PORT_A_write_enable_reg = DFFE(S3_q_b[9]_PORT_A_write_enable, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_PORT_B_read_enable = VCC;
S3_q_b[9]_PORT_B_read_enable_reg = DFFE(S3_q_b[9]_PORT_B_read_enable, S3_q_b[9]_clock_0, , , );
S3_q_b[9]_clock_0 = LB1__clk1;
S3_q_b[9]_PORT_B_data_out = MEMORY(S3_q_b[9]_PORT_A_data_in_reg, , S3_q_b[9]_PORT_A_address_reg, S3_q_b[9]_PORT_B_address_reg, S3_q_b[9]_PORT_A_write_enable_reg, S3_q_b[9]_PORT_B_read_enable_reg, , , S3_q_b[9]_clock_0, , , , , );
S3_q_b[9] = S3_q_b[9]_PORT_B_data_out[0];


--S1_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[9]_PORT_A_data_in = W1L84;
S1_q_b[9]_PORT_A_data_in_reg = DFFE(S1_q_b[9]_PORT_A_data_in, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[9]_PORT_A_address_reg = DFFE(S1_q_b[9]_PORT_A_address, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[9]_PORT_B_address_reg = DFFE(S1_q_b[9]_PORT_B_address, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_A_write_enable = H1L5;
S1_q_b[9]_PORT_A_write_enable_reg = DFFE(S1_q_b[9]_PORT_A_write_enable, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_PORT_B_read_enable = VCC;
S1_q_b[9]_PORT_B_read_enable_reg = DFFE(S1_q_b[9]_PORT_B_read_enable, S1_q_b[9]_clock_0, , , );
S1_q_b[9]_clock_0 = LB1__clk1;
S1_q_b[9]_PORT_B_data_out = MEMORY(S1_q_b[9]_PORT_A_data_in_reg, , S1_q_b[9]_PORT_A_address_reg, S1_q_b[9]_PORT_B_address_reg, S1_q_b[9]_PORT_A_write_enable_reg, S1_q_b[9]_PORT_B_read_enable_reg, , , S1_q_b[9]_clock_0, , , , , );
S1_q_b[9] = S1_q_b[9]_PORT_B_data_out[0];


--S3_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[8]_PORT_A_data_in = W1L74;
S3_q_b[8]_PORT_A_data_in_reg = DFFE(S3_q_b[8]_PORT_A_data_in, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[8]_PORT_A_address_reg = DFFE(S3_q_b[8]_PORT_A_address, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[8]_PORT_B_address_reg = DFFE(S3_q_b[8]_PORT_B_address, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_A_write_enable = H1L6;
S3_q_b[8]_PORT_A_write_enable_reg = DFFE(S3_q_b[8]_PORT_A_write_enable, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_PORT_B_read_enable = VCC;
S3_q_b[8]_PORT_B_read_enable_reg = DFFE(S3_q_b[8]_PORT_B_read_enable, S3_q_b[8]_clock_0, , , );
S3_q_b[8]_clock_0 = LB1__clk1;
S3_q_b[8]_PORT_B_data_out = MEMORY(S3_q_b[8]_PORT_A_data_in_reg, , S3_q_b[8]_PORT_A_address_reg, S3_q_b[8]_PORT_B_address_reg, S3_q_b[8]_PORT_A_write_enable_reg, S3_q_b[8]_PORT_B_read_enable_reg, , , S3_q_b[8]_clock_0, , , , , );
S3_q_b[8] = S3_q_b[8]_PORT_B_data_out[0];


--S1_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[8]_PORT_A_data_in = W1L74;
S1_q_b[8]_PORT_A_data_in_reg = DFFE(S1_q_b[8]_PORT_A_data_in, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[8]_PORT_A_address_reg = DFFE(S1_q_b[8]_PORT_A_address, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[8]_PORT_B_address_reg = DFFE(S1_q_b[8]_PORT_B_address, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_A_write_enable = H1L5;
S1_q_b[8]_PORT_A_write_enable_reg = DFFE(S1_q_b[8]_PORT_A_write_enable, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_PORT_B_read_enable = VCC;
S1_q_b[8]_PORT_B_read_enable_reg = DFFE(S1_q_b[8]_PORT_B_read_enable, S1_q_b[8]_clock_0, , , );
S1_q_b[8]_clock_0 = LB1__clk1;
S1_q_b[8]_PORT_B_data_out = MEMORY(S1_q_b[8]_PORT_A_data_in_reg, , S1_q_b[8]_PORT_A_address_reg, S1_q_b[8]_PORT_B_address_reg, S1_q_b[8]_PORT_A_write_enable_reg, S1_q_b[8]_PORT_B_read_enable_reg, , , S1_q_b[8]_clock_0, , , , , );
S1_q_b[8] = S1_q_b[8]_PORT_B_data_out[0];


--S3_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[7]_PORT_A_data_in = W1L64;
S3_q_b[7]_PORT_A_data_in_reg = DFFE(S3_q_b[7]_PORT_A_data_in, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[7]_PORT_A_address_reg = DFFE(S3_q_b[7]_PORT_A_address, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[7]_PORT_B_address_reg = DFFE(S3_q_b[7]_PORT_B_address, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_A_write_enable = H1L6;
S3_q_b[7]_PORT_A_write_enable_reg = DFFE(S3_q_b[7]_PORT_A_write_enable, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_PORT_B_read_enable = VCC;
S3_q_b[7]_PORT_B_read_enable_reg = DFFE(S3_q_b[7]_PORT_B_read_enable, S3_q_b[7]_clock_0, , , );
S3_q_b[7]_clock_0 = LB1__clk1;
S3_q_b[7]_PORT_B_data_out = MEMORY(S3_q_b[7]_PORT_A_data_in_reg, , S3_q_b[7]_PORT_A_address_reg, S3_q_b[7]_PORT_B_address_reg, S3_q_b[7]_PORT_A_write_enable_reg, S3_q_b[7]_PORT_B_read_enable_reg, , , S3_q_b[7]_clock_0, , , , , );
S3_q_b[7] = S3_q_b[7]_PORT_B_data_out[0];


--S1_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[7]_PORT_A_data_in = W1L64;
S1_q_b[7]_PORT_A_data_in_reg = DFFE(S1_q_b[7]_PORT_A_data_in, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[7]_PORT_A_address_reg = DFFE(S1_q_b[7]_PORT_A_address, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[7]_PORT_B_address_reg = DFFE(S1_q_b[7]_PORT_B_address, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_A_write_enable = H1L5;
S1_q_b[7]_PORT_A_write_enable_reg = DFFE(S1_q_b[7]_PORT_A_write_enable, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_PORT_B_read_enable = VCC;
S1_q_b[7]_PORT_B_read_enable_reg = DFFE(S1_q_b[7]_PORT_B_read_enable, S1_q_b[7]_clock_0, , , );
S1_q_b[7]_clock_0 = LB1__clk1;
S1_q_b[7]_PORT_B_data_out = MEMORY(S1_q_b[7]_PORT_A_data_in_reg, , S1_q_b[7]_PORT_A_address_reg, S1_q_b[7]_PORT_B_address_reg, S1_q_b[7]_PORT_A_write_enable_reg, S1_q_b[7]_PORT_B_read_enable_reg, , , S1_q_b[7]_clock_0, , , , , );
S1_q_b[7] = S1_q_b[7]_PORT_B_data_out[0];


--S3_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[6]_PORT_A_data_in = W1L54;
S3_q_b[6]_PORT_A_data_in_reg = DFFE(S3_q_b[6]_PORT_A_data_in, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[6]_PORT_A_address_reg = DFFE(S3_q_b[6]_PORT_A_address, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[6]_PORT_B_address_reg = DFFE(S3_q_b[6]_PORT_B_address, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_A_write_enable = H1L6;
S3_q_b[6]_PORT_A_write_enable_reg = DFFE(S3_q_b[6]_PORT_A_write_enable, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_PORT_B_read_enable = VCC;
S3_q_b[6]_PORT_B_read_enable_reg = DFFE(S3_q_b[6]_PORT_B_read_enable, S3_q_b[6]_clock_0, , , );
S3_q_b[6]_clock_0 = LB1__clk1;
S3_q_b[6]_PORT_B_data_out = MEMORY(S3_q_b[6]_PORT_A_data_in_reg, , S3_q_b[6]_PORT_A_address_reg, S3_q_b[6]_PORT_B_address_reg, S3_q_b[6]_PORT_A_write_enable_reg, S3_q_b[6]_PORT_B_read_enable_reg, , , S3_q_b[6]_clock_0, , , , , );
S3_q_b[6] = S3_q_b[6]_PORT_B_data_out[0];


--S1_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[6]_PORT_A_data_in = W1L54;
S1_q_b[6]_PORT_A_data_in_reg = DFFE(S1_q_b[6]_PORT_A_data_in, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[6]_PORT_A_address_reg = DFFE(S1_q_b[6]_PORT_A_address, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[6]_PORT_B_address_reg = DFFE(S1_q_b[6]_PORT_B_address, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_A_write_enable = H1L5;
S1_q_b[6]_PORT_A_write_enable_reg = DFFE(S1_q_b[6]_PORT_A_write_enable, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_PORT_B_read_enable = VCC;
S1_q_b[6]_PORT_B_read_enable_reg = DFFE(S1_q_b[6]_PORT_B_read_enable, S1_q_b[6]_clock_0, , , );
S1_q_b[6]_clock_0 = LB1__clk1;
S1_q_b[6]_PORT_B_data_out = MEMORY(S1_q_b[6]_PORT_A_data_in_reg, , S1_q_b[6]_PORT_A_address_reg, S1_q_b[6]_PORT_B_address_reg, S1_q_b[6]_PORT_A_write_enable_reg, S1_q_b[6]_PORT_B_read_enable_reg, , , S1_q_b[6]_clock_0, , , , , );
S1_q_b[6] = S1_q_b[6]_PORT_B_data_out[0];


--S3_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[5]_PORT_A_data_in = W1L44;
S3_q_b[5]_PORT_A_data_in_reg = DFFE(S3_q_b[5]_PORT_A_data_in, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[5]_PORT_A_address_reg = DFFE(S3_q_b[5]_PORT_A_address, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[5]_PORT_B_address_reg = DFFE(S3_q_b[5]_PORT_B_address, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_A_write_enable = H1L6;
S3_q_b[5]_PORT_A_write_enable_reg = DFFE(S3_q_b[5]_PORT_A_write_enable, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_PORT_B_read_enable = VCC;
S3_q_b[5]_PORT_B_read_enable_reg = DFFE(S3_q_b[5]_PORT_B_read_enable, S3_q_b[5]_clock_0, , , );
S3_q_b[5]_clock_0 = LB1__clk1;
S3_q_b[5]_PORT_B_data_out = MEMORY(S3_q_b[5]_PORT_A_data_in_reg, , S3_q_b[5]_PORT_A_address_reg, S3_q_b[5]_PORT_B_address_reg, S3_q_b[5]_PORT_A_write_enable_reg, S3_q_b[5]_PORT_B_read_enable_reg, , , S3_q_b[5]_clock_0, , , , , );
S3_q_b[5] = S3_q_b[5]_PORT_B_data_out[0];


--S1_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[5]_PORT_A_data_in = W1L44;
S1_q_b[5]_PORT_A_data_in_reg = DFFE(S1_q_b[5]_PORT_A_data_in, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[5]_PORT_A_address_reg = DFFE(S1_q_b[5]_PORT_A_address, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[5]_PORT_B_address_reg = DFFE(S1_q_b[5]_PORT_B_address, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_A_write_enable = H1L5;
S1_q_b[5]_PORT_A_write_enable_reg = DFFE(S1_q_b[5]_PORT_A_write_enable, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_PORT_B_read_enable = VCC;
S1_q_b[5]_PORT_B_read_enable_reg = DFFE(S1_q_b[5]_PORT_B_read_enable, S1_q_b[5]_clock_0, , , );
S1_q_b[5]_clock_0 = LB1__clk1;
S1_q_b[5]_PORT_B_data_out = MEMORY(S1_q_b[5]_PORT_A_data_in_reg, , S1_q_b[5]_PORT_A_address_reg, S1_q_b[5]_PORT_B_address_reg, S1_q_b[5]_PORT_A_write_enable_reg, S1_q_b[5]_PORT_B_read_enable_reg, , , S1_q_b[5]_clock_0, , , , , );
S1_q_b[5] = S1_q_b[5]_PORT_B_data_out[0];


--S3_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[4]_PORT_A_data_in = W1L34;
S3_q_b[4]_PORT_A_data_in_reg = DFFE(S3_q_b[4]_PORT_A_data_in, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[4]_PORT_A_address_reg = DFFE(S3_q_b[4]_PORT_A_address, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[4]_PORT_B_address_reg = DFFE(S3_q_b[4]_PORT_B_address, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_A_write_enable = H1L6;
S3_q_b[4]_PORT_A_write_enable_reg = DFFE(S3_q_b[4]_PORT_A_write_enable, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_PORT_B_read_enable = VCC;
S3_q_b[4]_PORT_B_read_enable_reg = DFFE(S3_q_b[4]_PORT_B_read_enable, S3_q_b[4]_clock_0, , , );
S3_q_b[4]_clock_0 = LB1__clk1;
S3_q_b[4]_PORT_B_data_out = MEMORY(S3_q_b[4]_PORT_A_data_in_reg, , S3_q_b[4]_PORT_A_address_reg, S3_q_b[4]_PORT_B_address_reg, S3_q_b[4]_PORT_A_write_enable_reg, S3_q_b[4]_PORT_B_read_enable_reg, , , S3_q_b[4]_clock_0, , , , , );
S3_q_b[4] = S3_q_b[4]_PORT_B_data_out[0];


--S1_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[4]_PORT_A_data_in = W1L34;
S1_q_b[4]_PORT_A_data_in_reg = DFFE(S1_q_b[4]_PORT_A_data_in, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[4]_PORT_A_address_reg = DFFE(S1_q_b[4]_PORT_A_address, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[4]_PORT_B_address_reg = DFFE(S1_q_b[4]_PORT_B_address, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_A_write_enable = H1L5;
S1_q_b[4]_PORT_A_write_enable_reg = DFFE(S1_q_b[4]_PORT_A_write_enable, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_PORT_B_read_enable = VCC;
S1_q_b[4]_PORT_B_read_enable_reg = DFFE(S1_q_b[4]_PORT_B_read_enable, S1_q_b[4]_clock_0, , , );
S1_q_b[4]_clock_0 = LB1__clk1;
S1_q_b[4]_PORT_B_data_out = MEMORY(S1_q_b[4]_PORT_A_data_in_reg, , S1_q_b[4]_PORT_A_address_reg, S1_q_b[4]_PORT_B_address_reg, S1_q_b[4]_PORT_A_write_enable_reg, S1_q_b[4]_PORT_B_read_enable_reg, , , S1_q_b[4]_clock_0, , , , , );
S1_q_b[4] = S1_q_b[4]_PORT_B_data_out[0];


--S3_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[3]_PORT_A_data_in = W1L24;
S3_q_b[3]_PORT_A_data_in_reg = DFFE(S3_q_b[3]_PORT_A_data_in, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[3]_PORT_A_address_reg = DFFE(S3_q_b[3]_PORT_A_address, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[3]_PORT_B_address_reg = DFFE(S3_q_b[3]_PORT_B_address, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_A_write_enable = H1L6;
S3_q_b[3]_PORT_A_write_enable_reg = DFFE(S3_q_b[3]_PORT_A_write_enable, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_PORT_B_read_enable = VCC;
S3_q_b[3]_PORT_B_read_enable_reg = DFFE(S3_q_b[3]_PORT_B_read_enable, S3_q_b[3]_clock_0, , , );
S3_q_b[3]_clock_0 = LB1__clk1;
S3_q_b[3]_PORT_B_data_out = MEMORY(S3_q_b[3]_PORT_A_data_in_reg, , S3_q_b[3]_PORT_A_address_reg, S3_q_b[3]_PORT_B_address_reg, S3_q_b[3]_PORT_A_write_enable_reg, S3_q_b[3]_PORT_B_read_enable_reg, , , S3_q_b[3]_clock_0, , , , , );
S3_q_b[3] = S3_q_b[3]_PORT_B_data_out[0];


--S1_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[3]_PORT_A_data_in = W1L24;
S1_q_b[3]_PORT_A_data_in_reg = DFFE(S1_q_b[3]_PORT_A_data_in, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[3]_PORT_A_address_reg = DFFE(S1_q_b[3]_PORT_A_address, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[3]_PORT_B_address_reg = DFFE(S1_q_b[3]_PORT_B_address, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_A_write_enable = H1L5;
S1_q_b[3]_PORT_A_write_enable_reg = DFFE(S1_q_b[3]_PORT_A_write_enable, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_PORT_B_read_enable = VCC;
S1_q_b[3]_PORT_B_read_enable_reg = DFFE(S1_q_b[3]_PORT_B_read_enable, S1_q_b[3]_clock_0, , , );
S1_q_b[3]_clock_0 = LB1__clk1;
S1_q_b[3]_PORT_B_data_out = MEMORY(S1_q_b[3]_PORT_A_data_in_reg, , S1_q_b[3]_PORT_A_address_reg, S1_q_b[3]_PORT_B_address_reg, S1_q_b[3]_PORT_A_write_enable_reg, S1_q_b[3]_PORT_B_read_enable_reg, , , S1_q_b[3]_clock_0, , , , , );
S1_q_b[3] = S1_q_b[3]_PORT_B_data_out[0];


--S3_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[2]_PORT_A_data_in = W1L14;
S3_q_b[2]_PORT_A_data_in_reg = DFFE(S3_q_b[2]_PORT_A_data_in, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[2]_PORT_A_address_reg = DFFE(S3_q_b[2]_PORT_A_address, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[2]_PORT_B_address_reg = DFFE(S3_q_b[2]_PORT_B_address, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_A_write_enable = H1L6;
S3_q_b[2]_PORT_A_write_enable_reg = DFFE(S3_q_b[2]_PORT_A_write_enable, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_PORT_B_read_enable = VCC;
S3_q_b[2]_PORT_B_read_enable_reg = DFFE(S3_q_b[2]_PORT_B_read_enable, S3_q_b[2]_clock_0, , , );
S3_q_b[2]_clock_0 = LB1__clk1;
S3_q_b[2]_PORT_B_data_out = MEMORY(S3_q_b[2]_PORT_A_data_in_reg, , S3_q_b[2]_PORT_A_address_reg, S3_q_b[2]_PORT_B_address_reg, S3_q_b[2]_PORT_A_write_enable_reg, S3_q_b[2]_PORT_B_read_enable_reg, , , S3_q_b[2]_clock_0, , , , , );
S3_q_b[2] = S3_q_b[2]_PORT_B_data_out[0];


--S1_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[2]_PORT_A_data_in = W1L14;
S1_q_b[2]_PORT_A_data_in_reg = DFFE(S1_q_b[2]_PORT_A_data_in, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[2]_PORT_A_address_reg = DFFE(S1_q_b[2]_PORT_A_address, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[2]_PORT_B_address_reg = DFFE(S1_q_b[2]_PORT_B_address, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_A_write_enable = H1L5;
S1_q_b[2]_PORT_A_write_enable_reg = DFFE(S1_q_b[2]_PORT_A_write_enable, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_PORT_B_read_enable = VCC;
S1_q_b[2]_PORT_B_read_enable_reg = DFFE(S1_q_b[2]_PORT_B_read_enable, S1_q_b[2]_clock_0, , , );
S1_q_b[2]_clock_0 = LB1__clk1;
S1_q_b[2]_PORT_B_data_out = MEMORY(S1_q_b[2]_PORT_A_data_in_reg, , S1_q_b[2]_PORT_A_address_reg, S1_q_b[2]_PORT_B_address_reg, S1_q_b[2]_PORT_A_write_enable_reg, S1_q_b[2]_PORT_B_read_enable_reg, , , S1_q_b[2]_clock_0, , , , , );
S1_q_b[2] = S1_q_b[2]_PORT_B_data_out[0];


--S3_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[1]_PORT_A_data_in = W1L04;
S3_q_b[1]_PORT_A_data_in_reg = DFFE(S3_q_b[1]_PORT_A_data_in, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[1]_PORT_A_address_reg = DFFE(S3_q_b[1]_PORT_A_address, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[1]_PORT_B_address_reg = DFFE(S3_q_b[1]_PORT_B_address, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_A_write_enable = H1L6;
S3_q_b[1]_PORT_A_write_enable_reg = DFFE(S3_q_b[1]_PORT_A_write_enable, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_PORT_B_read_enable = VCC;
S3_q_b[1]_PORT_B_read_enable_reg = DFFE(S3_q_b[1]_PORT_B_read_enable, S3_q_b[1]_clock_0, , , );
S3_q_b[1]_clock_0 = LB1__clk1;
S3_q_b[1]_PORT_B_data_out = MEMORY(S3_q_b[1]_PORT_A_data_in_reg, , S3_q_b[1]_PORT_A_address_reg, S3_q_b[1]_PORT_B_address_reg, S3_q_b[1]_PORT_A_write_enable_reg, S3_q_b[1]_PORT_B_read_enable_reg, , , S3_q_b[1]_clock_0, , , , , );
S3_q_b[1] = S3_q_b[1]_PORT_B_data_out[0];


--S1_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[1]_PORT_A_data_in = W1L04;
S1_q_b[1]_PORT_A_data_in_reg = DFFE(S1_q_b[1]_PORT_A_data_in, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[1]_PORT_A_address_reg = DFFE(S1_q_b[1]_PORT_A_address, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[1]_PORT_B_address_reg = DFFE(S1_q_b[1]_PORT_B_address, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_A_write_enable = H1L5;
S1_q_b[1]_PORT_A_write_enable_reg = DFFE(S1_q_b[1]_PORT_A_write_enable, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_PORT_B_read_enable = VCC;
S1_q_b[1]_PORT_B_read_enable_reg = DFFE(S1_q_b[1]_PORT_B_read_enable, S1_q_b[1]_clock_0, , , );
S1_q_b[1]_clock_0 = LB1__clk1;
S1_q_b[1]_PORT_B_data_out = MEMORY(S1_q_b[1]_PORT_A_data_in_reg, , S1_q_b[1]_PORT_A_address_reg, S1_q_b[1]_PORT_B_address_reg, S1_q_b[1]_PORT_A_write_enable_reg, S1_q_b[1]_PORT_B_read_enable_reg, , , S1_q_b[1]_clock_0, , , , , );
S1_q_b[1] = S1_q_b[1]_PORT_B_data_out[0];


--S3_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S3_q_b[0]_PORT_A_data_in = W1L93;
S3_q_b[0]_PORT_A_data_in_reg = DFFE(S3_q_b[0]_PORT_A_data_in, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S3_q_b[0]_PORT_A_address_reg = DFFE(S3_q_b[0]_PORT_A_address, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S3_q_b[0]_PORT_B_address_reg = DFFE(S3_q_b[0]_PORT_B_address, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_A_write_enable = H1L6;
S3_q_b[0]_PORT_A_write_enable_reg = DFFE(S3_q_b[0]_PORT_A_write_enable, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_PORT_B_read_enable = VCC;
S3_q_b[0]_PORT_B_read_enable_reg = DFFE(S3_q_b[0]_PORT_B_read_enable, S3_q_b[0]_clock_0, , , );
S3_q_b[0]_clock_0 = LB1__clk1;
S3_q_b[0]_PORT_B_data_out = MEMORY(S3_q_b[0]_PORT_A_data_in_reg, , S3_q_b[0]_PORT_A_address_reg, S3_q_b[0]_PORT_B_address_reg, S3_q_b[0]_PORT_A_write_enable_reg, S3_q_b[0]_PORT_B_read_enable_reg, , , S3_q_b[0]_clock_0, , , , , );
S3_q_b[0] = S3_q_b[0]_PORT_B_data_out[0];


--S1_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_b[0]_PORT_A_data_in = W1L93;
S1_q_b[0]_PORT_A_data_in_reg = DFFE(S1_q_b[0]_PORT_A_data_in, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S1_q_b[0]_PORT_A_address_reg = DFFE(S1_q_b[0]_PORT_A_address, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
S1_q_b[0]_PORT_B_address_reg = DFFE(S1_q_b[0]_PORT_B_address, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_A_write_enable = H1L5;
S1_q_b[0]_PORT_A_write_enable_reg = DFFE(S1_q_b[0]_PORT_A_write_enable, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_PORT_B_read_enable = VCC;
S1_q_b[0]_PORT_B_read_enable_reg = DFFE(S1_q_b[0]_PORT_B_read_enable, S1_q_b[0]_clock_0, , , );
S1_q_b[0]_clock_0 = LB1__clk1;
S1_q_b[0]_PORT_B_data_out = MEMORY(S1_q_b[0]_PORT_A_data_in_reg, , S1_q_b[0]_PORT_A_address_reg, S1_q_b[0]_PORT_B_address_reg, S1_q_b[0]_PORT_A_write_enable_reg, S1_q_b[0]_PORT_B_read_enable_reg, , , S1_q_b[0]_clock_0, , , , , );
S1_q_b[0] = S1_q_b[0]_PORT_B_data_out[0];


--H1L2Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~21
--operation mode is normal

H1L2Q_lut_out = W1L37Q & (H1L2Q # H1L7 & H1L4) # !W1L37Q & H1L7 & H1L4;
H1L2Q = DFFEA(H1L2Q_lut_out, LB1__clk0, !rst, , , , );


--J41_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16]
--operation mode is normal

J41_reg_o[16]_lut_out = U1L661Q & J02_reg_o[16];
J41_reg_o[16] = DFFEA(J41_reg_o[16]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J41_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17]
--operation mode is normal

J41_reg_o[17]_lut_out = U1L661Q & J02_reg_o[17];
J41_reg_o[17] = DFFEA(J41_reg_o[17]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--A1L962 is reduce_nor~582
--operation mode is normal

A1L962 = W1L37Q & J41_reg_o[16] & !J41_reg_o[17];


--J41_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22]
--operation mode is normal

J41_reg_o[22]_lut_out = U1L661Q & J02_reg_o[22];
J41_reg_o[22] = DFFEA(J41_reg_o[22]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J41_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19]
--operation mode is normal

J41_reg_o[19]_lut_out = U1L661Q & J02_reg_o[19];
J41_reg_o[19] = DFFEA(J41_reg_o[19]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J41_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23]
--operation mode is normal

J41_reg_o[23]_lut_out = U1L661Q & J02_reg_o[23];
J41_reg_o[23] = DFFEA(J41_reg_o[23]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--A1L072 is reduce_nor~583
--operation mode is normal

A1L072 = !J41_reg_o[22] & !J41_reg_o[19] & !J41_reg_o[23] # !W1L37Q;


--J41_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20]
--operation mode is normal

J41_reg_o[20]_lut_out = U1L661Q & J02_reg_o[20];
J41_reg_o[20] = DFFEA(J41_reg_o[20]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J41_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21]
--operation mode is normal

J41_reg_o[21]_lut_out = U1L661Q & J02_reg_o[21];
J41_reg_o[21] = DFFEA(J41_reg_o[21]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--A1L172 is reduce_nor~584
--operation mode is normal

A1L172 = !J41_reg_o[20] & !J41_reg_o[21] # !W1L37Q;


--J41_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18]
--operation mode is normal

J41_reg_o[18]_lut_out = U1L661Q & J02_reg_o[18];
J41_reg_o[18] = DFFEA(J41_reg_o[18]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--W1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13
--operation mode is normal

W1L4 = W1L37Q & J41_reg_o[18];


--A1L952 is reduce_nor~32
--operation mode is normal

A1L952 = A1L962 & A1L072 & A1L172 & !W1L4;


--H1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|row_order_wren~4
--operation mode is normal

H1L8 = H1L2Q & A1L952;


--W1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~32
--operation mode is normal

W1L93 = X1_q_b[0] & W1L37Q;


--M9_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M9_safe_q[0]_lut_out = !M9_safe_q[0];
M9_safe_q[0]_reg_input = !Z8L1 & M9_safe_q[0]_lut_out;
M9_safe_q[0] = DFFEA(M9_safe_q[0]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M9L3 = CARRY(M9_safe_q[0]);


--W1L922 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32
--operation mode is normal

W1L922 = M9_safe_q[0] & W1L37Q;


--M9_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M9_safe_q[1]_carry_eqn = M9L3;
M9_safe_q[1]_lut_out = M9_safe_q[1] $ M9_safe_q[1]_carry_eqn;
M9_safe_q[1]_reg_input = !Z8L1 & M9_safe_q[1]_lut_out;
M9_safe_q[1] = DFFEA(M9_safe_q[1]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M9L5 = CARRY(!M9L3 # !M9_safe_q[1]);


--W1L032 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33
--operation mode is normal

W1L032 = M9_safe_q[1] & W1L37Q;


--M9_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M9_safe_q[2]_carry_eqn = M9L5;
M9_safe_q[2]_lut_out = M9_safe_q[2] $ !M9_safe_q[2]_carry_eqn;
M9_safe_q[2]_reg_input = !Z8L1 & M9_safe_q[2]_lut_out;
M9_safe_q[2] = DFFEA(M9_safe_q[2]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L7 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M9L7 = CARRY(M9_safe_q[2] & !M9L5);


--W1L132 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34
--operation mode is normal

W1L132 = M9_safe_q[2] & W1L37Q;


--M9_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M9_safe_q[3]_carry_eqn = M9L7;
M9_safe_q[3]_lut_out = M9_safe_q[3] $ M9_safe_q[3]_carry_eqn;
M9_safe_q[3]_reg_input = !Z8L1 & M9_safe_q[3]_lut_out;
M9_safe_q[3] = DFFEA(M9_safe_q[3]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L9 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M9L9 = CARRY(!M9L7 # !M9_safe_q[3]);


--W1L232 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35
--operation mode is normal

W1L232 = M9_safe_q[3] & W1L37Q;


--M9_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M9_safe_q[4]_carry_eqn = M9L9;
M9_safe_q[4]_lut_out = M9_safe_q[4] $ !M9_safe_q[4]_carry_eqn;
M9_safe_q[4]_reg_input = !Z8L1 & M9_safe_q[4]_lut_out;
M9_safe_q[4] = DFFEA(M9_safe_q[4]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L11 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M9L11 = CARRY(M9_safe_q[4] & !M9L9);


--W1L332 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36
--operation mode is normal

W1L332 = M9_safe_q[4] & W1L37Q;


--M9_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M9_safe_q[5]_carry_eqn = M9L11;
M9_safe_q[5]_lut_out = M9_safe_q[5] $ M9_safe_q[5]_carry_eqn;
M9_safe_q[5]_reg_input = !Z8L1 & M9_safe_q[5]_lut_out;
M9_safe_q[5] = DFFEA(M9_safe_q[5]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M9L31 = CARRY(!M9L11 # !M9_safe_q[5]);


--W1L432 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37
--operation mode is normal

W1L432 = M9_safe_q[5] & W1L37Q;


--M1_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M1_safe_q[0]_lut_out = !M1_safe_q[0];
M1_safe_q[0]_reg_input = !GB1L415 & M1_safe_q[0]_lut_out;
M1_safe_q[0] = DFFEA(M1_safe_q[0]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );

--M1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M1L3 = CARRY(M1_safe_q[0]);


--M1_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M1_safe_q[1]_carry_eqn = M1L3;
M1_safe_q[1]_lut_out = M1_safe_q[1] $ M1_safe_q[1]_carry_eqn;
M1_safe_q[1]_reg_input = !GB1L415 & M1_safe_q[1]_lut_out;
M1_safe_q[1] = DFFEA(M1_safe_q[1]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );

--M1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M1L5 = CARRY(!M1L3 # !M1_safe_q[1]);


--M1_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M1_safe_q[2]_carry_eqn = M1L5;
M1_safe_q[2]_lut_out = M1_safe_q[2] $ !M1_safe_q[2]_carry_eqn;
M1_safe_q[2]_reg_input = !GB1L415 & M1_safe_q[2]_lut_out;
M1_safe_q[2] = DFFEA(M1_safe_q[2]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );

--M1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M1L7 = CARRY(M1_safe_q[2] & !M1L5);


--M1_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M1_safe_q[3]_carry_eqn = M1L7;
M1_safe_q[3]_lut_out = M1_safe_q[3] $ M1_safe_q[3]_carry_eqn;
M1_safe_q[3]_reg_input = !GB1L415 & M1_safe_q[3]_lut_out;
M1_safe_q[3] = DFFEA(M1_safe_q[3]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );

--M1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M1L9 = CARRY(!M1L7 # !M1_safe_q[3]);


--M1_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M1_safe_q[4]_carry_eqn = M1L9;
M1_safe_q[4]_lut_out = M1_safe_q[4] $ !M1_safe_q[4]_carry_eqn;
M1_safe_q[4]_reg_input = !GB1L415 & M1_safe_q[4]_lut_out;
M1_safe_q[4] = DFFEA(M1_safe_q[4]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );

--M1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M1L11 = CARRY(M1_safe_q[4] & !M1L9);


--M1_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

M1_safe_q[5]_carry_eqn = M1L11;
M1_safe_q[5]_lut_out = M1_safe_q[5] $ M1_safe_q[5]_carry_eqn;
M1_safe_q[5]_reg_input = !GB1L415 & M1_safe_q[5]_lut_out;
M1_safe_q[5] = DFFEA(M1_safe_q[5]_reg_input, LB1__clk0, !rst, , GB1_row_switch_o, , );


--W1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~33
--operation mode is normal

W1L04 = X1_q_b[1] & W1L37Q;


--W1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~34
--operation mode is normal

W1L14 = X1_q_b[2] & W1L37Q;


--X1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[3]_PORT_A_data_in = U1L46;
X1_q_b[3]_PORT_A_data_in_reg = DFFE(X1_q_b[3]_PORT_A_data_in, X1_q_b[3]_clock_0, , , );
X1_q_b[3]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[3]_PORT_A_address_reg = DFFE(X1_q_b[3]_PORT_A_address, X1_q_b[3]_clock_0, , , );
X1_q_b[3]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[3]_PORT_B_address_reg = DFFE(X1_q_b[3]_PORT_B_address, X1_q_b[3]_clock_1, , , );
X1_q_b[3]_PORT_A_write_enable = U1L461Q;
X1_q_b[3]_PORT_A_write_enable_reg = DFFE(X1_q_b[3]_PORT_A_write_enable, X1_q_b[3]_clock_0, , , );
X1_q_b[3]_PORT_B_read_enable = VCC;
X1_q_b[3]_PORT_B_read_enable_reg = DFFE(X1_q_b[3]_PORT_B_read_enable, X1_q_b[3]_clock_1, , , );
X1_q_b[3]_clock_0 = LB1__clk0;
X1_q_b[3]_clock_1 = !LB1__clk0;
X1_q_b[3]_PORT_B_data_out = MEMORY(X1_q_b[3]_PORT_A_data_in_reg, , X1_q_b[3]_PORT_A_address_reg, X1_q_b[3]_PORT_B_address_reg, X1_q_b[3]_PORT_A_write_enable_reg, X1_q_b[3]_PORT_B_read_enable_reg, , , X1_q_b[3]_clock_0, X1_q_b[3]_clock_1, , , , );
X1_q_b[3] = X1_q_b[3]_PORT_B_data_out[0];


--W1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~62
--operation mode is normal

W1L24 = X1_q_b[3] & W1L37Q;


--J62_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]
--operation mode is normal

J62_reg_o[30]_lut_out = W1L96;
J62_reg_o[30] = DFFEA(J62_reg_o[30]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]
--operation mode is normal

J62_reg_o[29]_lut_out = W1L86;
J62_reg_o[29] = DFFEA(J62_reg_o[29]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28]
--operation mode is normal

J62_reg_o[28]_lut_out = W1L76;
J62_reg_o[28] = DFFEA(J62_reg_o[28]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]
--operation mode is normal

J62_reg_o[27]_lut_out = W1L66;
J62_reg_o[27] = DFFEA(J62_reg_o[27]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L742 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279
--operation mode is normal

HB1L742 = J62_reg_o[30] # J62_reg_o[29] # J62_reg_o[28] # J62_reg_o[27];


--J62_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26]
--operation mode is normal

J62_reg_o[26]_lut_out = W1L56;
J62_reg_o[26] = DFFEA(J62_reg_o[26]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]
--operation mode is normal

J62_reg_o[25]_lut_out = W1L46;
J62_reg_o[25] = DFFEA(J62_reg_o[25]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24]
--operation mode is normal

J62_reg_o[24]_lut_out = W1L36;
J62_reg_o[24] = DFFEA(J62_reg_o[24]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23]
--operation mode is normal

J62_reg_o[23]_lut_out = W1L26;
J62_reg_o[23] = DFFEA(J62_reg_o[23]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L842 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280
--operation mode is normal

HB1L842 = J62_reg_o[26] # J62_reg_o[25] # J62_reg_o[24] # J62_reg_o[23];


--J62_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22]
--operation mode is normal

J62_reg_o[22]_lut_out = W1L16;
J62_reg_o[22] = DFFEA(J62_reg_o[22]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]
--operation mode is normal

J62_reg_o[21]_lut_out = W1L06;
J62_reg_o[21] = DFFEA(J62_reg_o[21]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20]
--operation mode is normal

J62_reg_o[20]_lut_out = W1L95;
J62_reg_o[20] = DFFEA(J62_reg_o[20]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19]
--operation mode is normal

J62_reg_o[19]_lut_out = W1L85;
J62_reg_o[19] = DFFEA(J62_reg_o[19]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L942 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281
--operation mode is normal

HB1L942 = J62_reg_o[22] # J62_reg_o[21] # J62_reg_o[20] # J62_reg_o[19];


--J62_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]
--operation mode is normal

J62_reg_o[18]_lut_out = W1L75;
J62_reg_o[18] = DFFEA(J62_reg_o[18]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17]
--operation mode is normal

J62_reg_o[17]_lut_out = W1L65;
J62_reg_o[17] = DFFEA(J62_reg_o[17]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16]
--operation mode is normal

J62_reg_o[16]_lut_out = W1L55;
J62_reg_o[16] = DFFEA(J62_reg_o[16]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]
--operation mode is normal

J62_reg_o[15]_lut_out = W1L45;
J62_reg_o[15] = DFFEA(J62_reg_o[15]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L052 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282
--operation mode is normal

HB1L052 = J62_reg_o[18] # J62_reg_o[17] # J62_reg_o[16] # J62_reg_o[15];


--HB1L152 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283
--operation mode is normal

HB1L152 = HB1L742 # HB1L842 # HB1L942 # HB1L052;


--J62_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14]
--operation mode is normal

J62_reg_o[14]_lut_out = W1L35;
J62_reg_o[14] = DFFEA(J62_reg_o[14]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13]
--operation mode is normal

J62_reg_o[13]_lut_out = W1L25;
J62_reg_o[13] = DFFEA(J62_reg_o[13]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L252 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284
--operation mode is normal

HB1L252 = J62_reg_o[14] # J62_reg_o[13];


--J62_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12]
--operation mode is normal

J62_reg_o[12]_lut_out = W1L15;
J62_reg_o[12] = DFFEA(J62_reg_o[12]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11]
--operation mode is normal

J62_reg_o[11]_lut_out = W1L05;
J62_reg_o[11] = DFFEA(J62_reg_o[11]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]
--operation mode is normal

J62_reg_o[10]_lut_out = W1L94;
J62_reg_o[10] = DFFEA(J62_reg_o[10]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]
--operation mode is normal

J62_reg_o[9]_lut_out = W1L84;
J62_reg_o[9] = DFFEA(J62_reg_o[9]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8]
--operation mode is normal

J62_reg_o[8]_lut_out = W1L74;
J62_reg_o[8] = DFFEA(J62_reg_o[8]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7]
--operation mode is normal

J62_reg_o[7]_lut_out = W1L64;
J62_reg_o[7] = DFFEA(J62_reg_o[7]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L352 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285
--operation mode is normal

HB1L352 = J62_reg_o[10] # J62_reg_o[9] # J62_reg_o[8] # J62_reg_o[7];


--HB1L452 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286
--operation mode is normal

HB1L452 = HB1L252 # J62_reg_o[12] # J62_reg_o[11] # HB1L352;


--J62_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6]
--operation mode is normal

J62_reg_o[6]_lut_out = W1L54;
J62_reg_o[6] = DFFEA(J62_reg_o[6]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5]
--operation mode is normal

J62_reg_o[5]_lut_out = W1L44;
J62_reg_o[5] = DFFEA(J62_reg_o[5]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4]
--operation mode is normal

J62_reg_o[4]_lut_out = W1L34;
J62_reg_o[4] = DFFEA(J62_reg_o[4]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3]
--operation mode is normal

J62_reg_o[3]_lut_out = W1L24;
J62_reg_o[3] = DFFEA(J62_reg_o[3]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L552 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287
--operation mode is normal

HB1L552 = J62_reg_o[6] # J62_reg_o[5] # J62_reg_o[4] # J62_reg_o[3];


--J62_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]
--operation mode is normal

J62_reg_o[2]_lut_out = W1L14;
J62_reg_o[2] = DFFEA(J62_reg_o[2]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1]
--operation mode is normal

J62_reg_o[1]_lut_out = W1L04;
J62_reg_o[1] = DFFEA(J62_reg_o[1]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]
--operation mode is normal

J62_reg_o[0]_lut_out = W1L93;
J62_reg_o[0] = DFFEA(J62_reg_o[0]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--J62_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]
--operation mode is normal

J62_reg_o[31]_lut_out = W1L07;
J62_reg_o[31] = DFFEA(J62_reg_o[31]_lut_out, LB1__clk0, !rst, , HB1L752, , );


--HB1L652 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288
--operation mode is normal

HB1L652 = J62_reg_o[2] # J62_reg_o[1] # J62_reg_o[0] # J62_reg_o[31];


--HB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o
--operation mode is normal

HB1_resync_req_o = HB1L152 # HB1L452 # HB1L552 # HB1L652;


--GB1L981 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~110
--operation mode is normal

GB1L981_carry_eqn = GB1L881;
GB1L981 = J42_reg_o[31] $ !GB1L981_carry_eqn;


--M21_safe_q[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

M21_safe_q[31]_carry_eqn = M21L36;
M21_safe_q[31]_lut_out = M21_safe_q[31] $ M21_safe_q[31]_carry_eqn;
M21_safe_q[31]_reg_input = GB1L015 & M21_safe_q[31]_lut_out;
M21_safe_q[31] = DFFEA(M21_safe_q[31]_reg_input, LB1__clk0, !rst, , , , );


--GB1L913 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~37
--operation mode is arithmetic

GB1L913 = CARRY(M21_safe_q[30] & GB1L781 & !GB1L713 # !M21_safe_q[30] & (GB1L781 # !GB1L713));


--GB1L252 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~142
--operation mode is normal

GB1L252_carry_eqn = GB1L152;
GB1L252 = GB1L621 $ !GB1L252_carry_eqn;


--GB1L283 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~69
--operation mode is arithmetic

GB1L283 = CARRY(GB1L052 & M21_safe_q[30] & !GB1L083 # !GB1L052 & (M21_safe_q[30] # !GB1L083));


--X1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[5]_PORT_A_data_in = U1L66;
X1_q_b[5]_PORT_A_data_in_reg = DFFE(X1_q_b[5]_PORT_A_data_in, X1_q_b[5]_clock_0, , , );
X1_q_b[5]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[5]_PORT_A_address_reg = DFFE(X1_q_b[5]_PORT_A_address, X1_q_b[5]_clock_0, , , );
X1_q_b[5]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[5]_PORT_B_address_reg = DFFE(X1_q_b[5]_PORT_B_address, X1_q_b[5]_clock_1, , , );
X1_q_b[5]_PORT_A_write_enable = U1L461Q;
X1_q_b[5]_PORT_A_write_enable_reg = DFFE(X1_q_b[5]_PORT_A_write_enable, X1_q_b[5]_clock_0, , , );
X1_q_b[5]_PORT_B_read_enable = VCC;
X1_q_b[5]_PORT_B_read_enable_reg = DFFE(X1_q_b[5]_PORT_B_read_enable, X1_q_b[5]_clock_1, , , );
X1_q_b[5]_clock_0 = LB1__clk0;
X1_q_b[5]_clock_1 = !LB1__clk0;
X1_q_b[5]_PORT_B_data_out = MEMORY(X1_q_b[5]_PORT_A_data_in_reg, , X1_q_b[5]_PORT_A_address_reg, X1_q_b[5]_PORT_B_address_reg, X1_q_b[5]_PORT_A_write_enable_reg, X1_q_b[5]_PORT_B_read_enable_reg, , , X1_q_b[5]_clock_0, X1_q_b[5]_clock_1, , , , );
X1_q_b[5] = X1_q_b[5]_PORT_B_data_out[0];


--W1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~60
--operation mode is normal

W1L44 = X1_q_b[5] & W1L37Q;


--X1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[4]_PORT_A_data_in = U1L56;
X1_q_b[4]_PORT_A_data_in_reg = DFFE(X1_q_b[4]_PORT_A_data_in, X1_q_b[4]_clock_0, , , );
X1_q_b[4]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[4]_PORT_A_address_reg = DFFE(X1_q_b[4]_PORT_A_address, X1_q_b[4]_clock_0, , , );
X1_q_b[4]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[4]_PORT_B_address_reg = DFFE(X1_q_b[4]_PORT_B_address, X1_q_b[4]_clock_1, , , );
X1_q_b[4]_PORT_A_write_enable = U1L461Q;
X1_q_b[4]_PORT_A_write_enable_reg = DFFE(X1_q_b[4]_PORT_A_write_enable, X1_q_b[4]_clock_0, , , );
X1_q_b[4]_PORT_B_read_enable = VCC;
X1_q_b[4]_PORT_B_read_enable_reg = DFFE(X1_q_b[4]_PORT_B_read_enable, X1_q_b[4]_clock_1, , , );
X1_q_b[4]_clock_0 = LB1__clk0;
X1_q_b[4]_clock_1 = !LB1__clk0;
X1_q_b[4]_PORT_B_data_out = MEMORY(X1_q_b[4]_PORT_A_data_in_reg, , X1_q_b[4]_PORT_A_address_reg, X1_q_b[4]_PORT_B_address_reg, X1_q_b[4]_PORT_A_write_enable_reg, X1_q_b[4]_PORT_B_read_enable_reg, , , X1_q_b[4]_clock_0, X1_q_b[4]_clock_1, , , , );
X1_q_b[4] = X1_q_b[4]_PORT_B_data_out[0];


--W1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~61
--operation mode is normal

W1L34 = X1_q_b[4] & W1L37Q;


--U1L461Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27
--operation mode is normal

U1L461Q_lut_out = U1L511Q & U1L851Q;
U1L461Q = DFFEA(U1L461Q_lut_out, LB1__clk0, !rst, , , , );


--BB1_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

BB1_reg[0]_lut_out = U1L311Q & J12_reg_o[0] # !U1L311Q & (U1L811Q & J12_reg_o[0] # !U1L811Q & BB1_reg[1]);
BB1_reg[0] = DFFEA(BB1_reg[0]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~32
--operation mode is normal

U1L16 = U1L461Q & BB1_reg[0];


--M3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M3_safe_q[0]_lut_out = !M3_safe_q[0];
M3_safe_q[0]_reg_input = !Z2L1 & M3_safe_q[0]_lut_out;
M3_safe_q[0] = DFFEA(M3_safe_q[0]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M3L3 = CARRY(M3_safe_q[0]);


--U1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6
--operation mode is normal

U1L55 = M3_safe_q[0] & U1L461Q;


--M3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M3_safe_q[1]_carry_eqn = M3L3;
M3_safe_q[1]_lut_out = M3_safe_q[1] $ M3_safe_q[1]_carry_eqn;
M3_safe_q[1]_reg_input = !Z2L1 & M3_safe_q[1]_lut_out;
M3_safe_q[1] = DFFEA(M3_safe_q[1]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M3L5 = CARRY(!M3L3 # !M3_safe_q[1]);


--U1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7
--operation mode is normal

U1L65 = M3_safe_q[1] & U1L461Q;


--M3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M3_safe_q[2]_carry_eqn = M3L5;
M3_safe_q[2]_lut_out = M3_safe_q[2] $ !M3_safe_q[2]_carry_eqn;
M3_safe_q[2]_reg_input = !Z2L1 & M3_safe_q[2]_lut_out;
M3_safe_q[2] = DFFEA(M3_safe_q[2]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M3L7 = CARRY(M3_safe_q[2] & !M3L5);


--U1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8
--operation mode is normal

U1L75 = M3_safe_q[2] & U1L461Q;


--M3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M3_safe_q[3]_carry_eqn = M3L7;
M3_safe_q[3]_lut_out = M3_safe_q[3] $ M3_safe_q[3]_carry_eqn;
M3_safe_q[3]_reg_input = !Z2L1 & M3_safe_q[3]_lut_out;
M3_safe_q[3] = DFFEA(M3_safe_q[3]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M3L9 = CARRY(!M3L7 # !M3_safe_q[3]);


--U1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9
--operation mode is normal

U1L85 = M3_safe_q[3] & U1L461Q;


--M3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M3_safe_q[4]_carry_eqn = M3L9;
M3_safe_q[4]_lut_out = M3_safe_q[4] $ !M3_safe_q[4]_carry_eqn;
M3_safe_q[4]_reg_input = !Z2L1 & M3_safe_q[4]_lut_out;
M3_safe_q[4] = DFFEA(M3_safe_q[4]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M3L11 = CARRY(M3_safe_q[4] & !M3L9);


--U1L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10
--operation mode is normal

U1L95 = M3_safe_q[4] & U1L461Q;


--M3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M3_safe_q[5]_carry_eqn = M3L11;
M3_safe_q[5]_lut_out = M3_safe_q[5] $ M3_safe_q[5]_carry_eqn;
M3_safe_q[5]_reg_input = !Z2L1 & M3_safe_q[5]_lut_out;
M3_safe_q[5] = DFFEA(M3_safe_q[5]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M3L31 = CARRY(!M3L11 # !M3_safe_q[5]);


--U1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11
--operation mode is normal

U1L06 = M3_safe_q[5] & U1L461Q;


--J31_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15]
--operation mode is normal

J31_reg_o[15]_lut_out = U1L661Q & J91_reg_o[15];
J31_reg_o[15] = DFFEA(J31_reg_o[15]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14]
--operation mode is normal

J31_reg_o[14]_lut_out = U1L661Q & J91_reg_o[14];
J31_reg_o[14] = DFFEA(J31_reg_o[14]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13]
--operation mode is normal

J31_reg_o[13]_lut_out = U1L661Q & J91_reg_o[13];
J31_reg_o[13] = DFFEA(J31_reg_o[13]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--W1L77 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3
--operation mode is normal

W1L77 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13];


--E1L31 is leds:leds_slave|write_cmd~43
--operation mode is normal

E1L31 = W1L37Q & J41_reg_o[20] & !J41_reg_o[17] & !J41_reg_o[18];


--E1L41 is leds:leds_slave|write_cmd~44
--operation mode is normal

E1L41 = W1L37Q & J41_reg_o[16] & J41_reg_o[19] & !J41_reg_o[22];


--W1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8
--operation mode is normal

W1L7 = !J41_reg_o[23] # !W1L37Q;


--W1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10
--operation mode is normal

W1L6 = W1L37Q & J41_reg_o[21];


--E1L51 is leds:leds_slave|write_cmd~45
--operation mode is normal

E1L51 = E1L31 & E1L41 & !W1L7 & !W1L6;


--E1L9Q is leds:leds_slave|pres_state~20
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L9Q # E1L51);
E1L9Q = DFFEA(E1L9Q_lut_out, LB1__clk0, !rst, , , , );


--HB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20
--operation mode is normal

HB1L2Q_lut_out = W1L37Q & (HB1L2Q # A1L072 & A1L272);
HB1L2Q = DFFEA(HB1L2Q_lut_out, LB1__clk0, !rst, , , , );


--A1L272 is reduce_nor~585
--operation mode is normal

A1L272 = W1L37Q & J41_reg_o[20] & J41_reg_o[21];


--E1L21Q is leds:leds_slave|pres_state~23
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, LB1__clk0, !rst, , , , );


--E1L1 is leds:leds_slave|ack_o~0
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L382 is slave_ack~77
--operation mode is normal

A1L382 = HB1L2Q & (A1L862 # E1L51 & !E1L1) # !HB1L2Q & E1L51 & !E1L1;


--H1L1Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~20
--operation mode is normal

H1L1Q_lut_out = W1L37Q & (H1L1Q # H1L7);
H1L1Q = DFFEA(H1L1Q_lut_out, LB1__clk0, !rst, , , , );


--W1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14
--operation mode is normal

W1L3 = W1L37Q & J41_reg_o[17];


--A1L372 is reduce_nor~586
--operation mode is normal

A1L372 = W1L3 & A1L072 & A1L172 & !W1L4;


--A1L852 is reduce_nor~31
--operation mode is normal

A1L852 = A1L962 & W1L4 & A1L072 & A1L172;


--H1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~32
--operation mode is normal

H1L7 = A1L952 # A1L372 # A1L852;


--A1L282 is slave_ack~1
--operation mode is normal

A1L282 = A1L382 # H1L1Q & H1L7;


--W1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9
--operation mode is arithmetic

W1L22_carry_eqn = W1L12;
W1L22 = J31_reg_o[7] $ !W1L22_carry_eqn;

--W1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT
--operation mode is arithmetic

W1L32 = CARRY(!J31_reg_o[7] & !W1L12);


--M9_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M9_safe_q[7]_carry_eqn = M9L51;
M9_safe_q[7]_lut_out = M9_safe_q[7] $ M9_safe_q[7]_carry_eqn;
M9_safe_q[7]_reg_input = !Z8L1 & M9_safe_q[7]_lut_out;
M9_safe_q[7] = DFFEA(M9_safe_q[7]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L71 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M9L71 = CARRY(!M9L51 # !M9_safe_q[7]);


--W1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4
--operation mode is arithmetic

W1L21_carry_eqn = W1L11;
W1L21 = J31_reg_o[2] $ W1L21_carry_eqn;

--W1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT
--operation mode is arithmetic

W1L31 = CARRY(J31_reg_o[2] # !W1L11);


--W1L122 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~95
--operation mode is normal

W1L122 = M9_safe_q[2] & W1L21 & (W1L22 $ !M9_safe_q[7]) # !M9_safe_q[2] & !W1L21 & (W1L22 $ !M9_safe_q[7]);


--W1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13
--operation mode is arithmetic

W1L03_carry_eqn = W1L92;
W1L03 = J31_reg_o[11] $ !W1L03_carry_eqn;

--W1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT
--operation mode is arithmetic

W1L13 = CARRY(!J31_reg_o[11] & !W1L92);


--M9_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M9_safe_q[11]_carry_eqn = M9L32;
M9_safe_q[11]_lut_out = M9_safe_q[11] $ M9_safe_q[11]_carry_eqn;
M9_safe_q[11]_reg_input = !Z8L1 & M9_safe_q[11]_lut_out;
M9_safe_q[11] = DFFEA(M9_safe_q[11]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L52 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M9L52 = CARRY(!M9L32 # !M9_safe_q[11]);


--W1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3
--operation mode is arithmetic

W1L01_carry_eqn = W1L9;
W1L01 = J31_reg_o[1] $ !W1L01_carry_eqn;

--W1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT
--operation mode is arithmetic

W1L11 = CARRY(!J31_reg_o[1] & !W1L9);


--W1L222 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~96
--operation mode is normal

W1L222 = M9_safe_q[1] & W1L01 & (W1L03 $ !M9_safe_q[11]) # !M9_safe_q[1] & !W1L01 & (W1L03 $ !M9_safe_q[11]);


--W1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10
--operation mode is arithmetic

W1L42_carry_eqn = W1L32;
W1L42 = J31_reg_o[8] $ W1L42_carry_eqn;

--W1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT
--operation mode is arithmetic

W1L52 = CARRY(J31_reg_o[8] # !W1L32);


--M9_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M9_safe_q[8]_carry_eqn = M9L71;
M9_safe_q[8]_lut_out = M9_safe_q[8] $ !M9_safe_q[8]_carry_eqn;
M9_safe_q[8]_reg_input = !Z8L1 & M9_safe_q[8]_lut_out;
M9_safe_q[8] = DFFEA(M9_safe_q[8]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L91 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M9L91 = CARRY(M9_safe_q[8] & !M9L71);


--W1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2
--operation mode is arithmetic

W1L8 = !J31_reg_o[0];

--W1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT
--operation mode is arithmetic

W1L9 = CARRY(J31_reg_o[0]);


--W1L322 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~97
--operation mode is normal

W1L322 = M9_safe_q[0] & W1L8 & (W1L42 $ !M9_safe_q[8]) # !M9_safe_q[0] & !W1L8 & (W1L42 $ !M9_safe_q[8]);


--W1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12
--operation mode is arithmetic

W1L82_carry_eqn = W1L72;
W1L82 = J31_reg_o[10] $ W1L82_carry_eqn;

--W1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT
--operation mode is arithmetic

W1L92 = CARRY(J31_reg_o[10] # !W1L72);


--M9_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M9_safe_q[10]_carry_eqn = M9L12;
M9_safe_q[10]_lut_out = M9_safe_q[10] $ !M9_safe_q[10]_carry_eqn;
M9_safe_q[10]_reg_input = !Z8L1 & M9_safe_q[10]_lut_out;
M9_safe_q[10] = DFFEA(M9_safe_q[10]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M9L32 = CARRY(M9_safe_q[10] & !M9L12);


--W1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6
--operation mode is arithmetic

W1L61_carry_eqn = W1L51;
W1L61 = J31_reg_o[4] $ W1L61_carry_eqn;

--W1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT
--operation mode is arithmetic

W1L71 = CARRY(J31_reg_o[4] # !W1L51);


--W1L422 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98
--operation mode is normal

W1L422 = M9_safe_q[4] & W1L61 & (W1L82 $ !M9_safe_q[10]) # !M9_safe_q[4] & !W1L61 & (W1L82 $ !M9_safe_q[10]);


--W1L522 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99
--operation mode is normal

W1L522 = W1L122 & W1L222 & W1L322 & W1L422;


--W1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8
--operation mode is arithmetic

W1L02_carry_eqn = W1L91;
W1L02 = J31_reg_o[6] $ W1L02_carry_eqn;

--W1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT
--operation mode is arithmetic

W1L12 = CARRY(J31_reg_o[6] # !W1L91);


--W1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14
--operation mode is normal

W1L23_carry_eqn = W1L13;
W1L23 = J31_reg_o[12] $ W1L23_carry_eqn;


--M9_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

M9_safe_q[12]_carry_eqn = M9L52;
M9_safe_q[12]_lut_out = M9_safe_q[12] $ !M9_safe_q[12]_carry_eqn;
M9_safe_q[12]_reg_input = !Z8L1 & M9_safe_q[12]_lut_out;
M9_safe_q[12] = DFFEA(M9_safe_q[12]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );


--M9_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M9_safe_q[6]_carry_eqn = M9L31;
M9_safe_q[6]_lut_out = M9_safe_q[6] $ !M9_safe_q[6]_carry_eqn;
M9_safe_q[6]_reg_input = !Z8L1 & M9_safe_q[6]_lut_out;
M9_safe_q[6] = DFFEA(M9_safe_q[6]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L51 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M9L51 = CARRY(M9_safe_q[6] & !M9L31);


--W1L622 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100
--operation mode is normal

W1L622 = W1L02 & M9_safe_q[6] & (W1L23 $ !M9_safe_q[12]) # !W1L02 & !M9_safe_q[6] & (W1L23 $ !M9_safe_q[12]);


--W1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11
--operation mode is arithmetic

W1L62_carry_eqn = W1L52;
W1L62 = J31_reg_o[9] $ !W1L62_carry_eqn;

--W1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT
--operation mode is arithmetic

W1L72 = CARRY(!J31_reg_o[9] & !W1L52);


--M9_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M9_safe_q[9]_carry_eqn = M9L91;
M9_safe_q[9]_lut_out = M9_safe_q[9] $ M9_safe_q[9]_carry_eqn;
M9_safe_q[9]_reg_input = !Z8L1 & M9_safe_q[9]_lut_out;
M9_safe_q[9] = DFFEA(M9_safe_q[9]_reg_input, LB1__clk0, !rst, , W1_addr_ena, , );

--M9L12 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M9L12 = CARRY(!M9L91 # !M9_safe_q[9]);


--W1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7
--operation mode is arithmetic

W1L81_carry_eqn = W1L71;
W1L81 = J31_reg_o[5] $ !W1L81_carry_eqn;

--W1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT
--operation mode is arithmetic

W1L91 = CARRY(!J31_reg_o[5] & !W1L71);


--W1L722 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101
--operation mode is normal

W1L722 = M9_safe_q[5] & W1L81 & (W1L62 $ !M9_safe_q[9]) # !M9_safe_q[5] & !W1L81 & (W1L62 $ !M9_safe_q[9]);


--W1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5
--operation mode is arithmetic

W1L41_carry_eqn = W1L31;
W1L41 = J31_reg_o[3] $ !W1L41_carry_eqn;

--W1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT
--operation mode is arithmetic

W1L51 = CARRY(!J31_reg_o[3] & !W1L31);


--W1L822 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102
--operation mode is normal

W1L822 = W1L622 & W1L722 & (M9_safe_q[3] $ !W1L41);


--W1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10
--operation mode is normal

W1L17 = W1L37Q & (!W1L822 # !W1L522 # !A1L282);


--C1L01Q is dispatch:cmd0|pres_state~22
--operation mode is normal

C1L01Q_lut_out = C1L01Q & (U1L661Q & !C1L8Q # !C1L6) # !C1L01Q & U1L661Q & !C1L8Q;
C1L01Q = DFFEA(C1L01Q_lut_out, LB1__clk0, !rst, , , , );


--A1L482 is slave_err~366
--operation mode is normal

A1L482 = W1L37Q & (J41_reg_o[22] # J41_reg_o[21] & !J41_reg_o[20]);


--W1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~12
--operation mode is normal

W1L5 = W1L37Q & J41_reg_o[19];


--A1L582 is slave_err~367
--operation mode is normal

A1L582 = W1L7 & W1L5 # !W1L7 & (W1L6 # !E1L31);


--W1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15
--operation mode is normal

W1L2 = W1L37Q & J41_reg_o[16];


--A1L682 is slave_err~368
--operation mode is normal

A1L682 = A1L482 # A1L582 # A1L882 & !W1L6;


--W1L27Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20
--operation mode is normal

W1L27Q_lut_out = !W1L47Q & !W1L57Q & (C1L01Q # W1L27Q);
W1L27Q = DFFEA(W1L27Q_lut_out, LB1__clk0, !rst, , , , );


--BB1_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

BB1_reg[1]_lut_out = U1L311Q & J12_reg_o[1] # !U1L311Q & (U1L811Q & J12_reg_o[1] # !U1L811Q & BB1_reg[2]);
BB1_reg[1] = DFFEA(BB1_reg[1]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~33
--operation mode is normal

U1L26 = U1L461Q & BB1_reg[1];


--BB1_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

BB1_reg[2]_lut_out = U1L311Q & J12_reg_o[2] # !U1L311Q & (U1L811Q & J12_reg_o[2] # !U1L811Q & BB1_reg[3]);
BB1_reg[2] = DFFEA(BB1_reg[2]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~34
--operation mode is normal

U1L36 = U1L461Q & BB1_reg[2];


--FB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5
--operation mode is arithmetic

FB1L31_carry_eqn = FB1L21;
FB1L31 = FB1L31_carry_eqn $ (!W1L632 & FB1_\timer:clk_count[3]);

--FB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT
--operation mode is arithmetic

FB1L41 = CARRY(W1L632 # !FB1L21 # !FB1_\timer:clk_count[3]);


--FB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7
--operation mode is normal

FB1L71_carry_eqn = FB1L61;
FB1L71 = FB1L71_carry_eqn $ (FB1_\timer:clk_count[5] & !W1L632);


--FB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6
--operation mode is arithmetic

FB1L51_carry_eqn = FB1L41;
FB1L51 = FB1L51_carry_eqn $ (W1L632 # !FB1_\timer:clk_count[4]);

--FB1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT
--operation mode is arithmetic

FB1L61 = CARRY(!W1L632 & FB1_\timer:clk_count[4] & !FB1L41);


--FB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2
--operation mode is arithmetic

FB1L7 = W1L632 # !FB1_\timer:clk_count[0];

--FB1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT
--operation mode is arithmetic

FB1L8 = CARRY(!W1L632 & FB1_\timer:clk_count[0]);


--FB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4
--operation mode is arithmetic

FB1L11_carry_eqn = FB1L01;
FB1L11 = FB1L11_carry_eqn $ (W1L632 # !FB1_\timer:clk_count[2]);

--FB1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT
--operation mode is arithmetic

FB1L21 = CARRY(!W1L632 & FB1_\timer:clk_count[2] & !FB1L01);


--FB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3
--operation mode is arithmetic

FB1L9_carry_eqn = FB1L8;
FB1L9 = FB1L9_carry_eqn $ (!W1L632 & FB1_\timer:clk_count[1]);

--FB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT
--operation mode is arithmetic

FB1L01 = CARRY(W1L632 # !FB1L8 # !FB1_\timer:clk_count[1]);


--V1L031Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22
--operation mode is normal

V1L031Q_lut_out = DB1L27Q & (V1L031Q # V1L17Q & V1L921Q) # !DB1L27Q & V1L17Q & V1L921Q;
V1L031Q = DFFEA(V1L031Q_lut_out, LB1__clk0, !rst, , , , );


--V1L131Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23
--operation mode is normal

V1L131Q_lut_out = V1L521 # V1L621 & !V1L611 & !V1L021;
V1L131Q = DFFEA(V1L131Q_lut_out, LB1__clk0, !rst, , , , );


--DB1L27Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~25
--operation mode is normal

DB1L27Q_lut_out = DB1L27Q & (DB1L17Q & DB1L86 # !CB1L6Q) # !DB1L27Q & DB1L17Q & DB1L86;
DB1L27Q = DFFEA(DB1L27Q_lut_out, LB1__clk0, !rst, , , , );


--V1L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~4
--operation mode is normal

V1L111 = !DB1L27Q & (V1L031Q # V1L131Q);


--BB4_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0]
--operation mode is normal

BB4_reg[0]_lut_out = BB4L53 # BB4L63 # BB4_reg[1] & !V1L76;
BB4_reg[0] = DFFEA(BB4_reg[0]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32]
--operation mode is normal

AB2_crc_reg[32]_lut_out = AB2_crc_reg[31] & !V1L96Q;
AB2_crc_reg[32] = DFFEA(AB2_crc_reg[32]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36
--operation mode is arithmetic

V1L7 = !J22_reg_o[0];

--V1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT
--operation mode is arithmetic

V1L8 = CARRY(J22_reg_o[0]);


--V1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37
--operation mode is arithmetic

V1L9_carry_eqn = V1L8;
V1L9 = J22_reg_o[1] $ !V1L9_carry_eqn;

--V1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT
--operation mode is arithmetic

V1L01 = CARRY(!J22_reg_o[1] & !V1L8);


--M4_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M4_safe_q[6]_carry_eqn = M4L31;
M4_safe_q[6]_lut_out = M4_safe_q[6] $ !M4_safe_q[6]_carry_eqn;
M4_safe_q[6]_reg_input = !V1L96Q & M4_safe_q[6]_lut_out;
M4_safe_q[6] = DFFEA(M4_safe_q[6]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M4L51 = CARRY(M4_safe_q[6] & !M4L31);


--M4_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M4_safe_q[5]_carry_eqn = M4L11;
M4_safe_q[5]_lut_out = M4_safe_q[5] $ M4_safe_q[5]_carry_eqn;
M4_safe_q[5]_reg_input = !V1L96Q & M4_safe_q[5]_lut_out;
M4_safe_q[5] = DFFEA(M4_safe_q[5]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M4L31 = CARRY(!M4L11 # !M4_safe_q[5]);


--AB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371
--operation mode is normal

AB2L43 = V1L7 & M4_safe_q[5] & (V1L9 $ !M4_safe_q[6]) # !V1L7 & !M4_safe_q[5] & (V1L9 $ !M4_safe_q[6]);


--V1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38
--operation mode is arithmetic

V1L11_carry_eqn = V1L01;
V1L11 = J22_reg_o[2] $ !V1L11_carry_eqn;

--V1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT
--operation mode is arithmetic

V1L21 = CARRY(J22_reg_o[2] & !V1L01);


--V1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43
--operation mode is arithmetic

V1L12_carry_eqn = V1L02;
V1L12 = J22_reg_o[7] $ V1L12_carry_eqn;

--V1L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT
--operation mode is arithmetic

V1L22 = CARRY(!V1L02 # !J22_reg_o[7]);


--M4_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M4_safe_q[12]_carry_eqn = M4L52;
M4_safe_q[12]_lut_out = M4_safe_q[12] $ !M4_safe_q[12]_carry_eqn;
M4_safe_q[12]_reg_input = !V1L96Q & M4_safe_q[12]_lut_out;
M4_safe_q[12] = DFFEA(M4_safe_q[12]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M4L72 = CARRY(M4_safe_q[12] & !M4L52);


--M4_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M4_safe_q[7]_carry_eqn = M4L51;
M4_safe_q[7]_lut_out = M4_safe_q[7] $ M4_safe_q[7]_carry_eqn;
M4_safe_q[7]_reg_input = !V1L96Q & M4_safe_q[7]_lut_out;
M4_safe_q[7] = DFFEA(M4_safe_q[7]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M4L71 = CARRY(!M4L51 # !M4_safe_q[7]);


--AB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372
--operation mode is normal

AB2L53 = V1L11 & M4_safe_q[7] & (V1L12 $ !M4_safe_q[12]) # !V1L11 & !M4_safe_q[7] & (V1L12 $ !M4_safe_q[12]);


--V1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42
--operation mode is arithmetic

V1L91_carry_eqn = V1L81;
V1L91 = J22_reg_o[6] $ !V1L91_carry_eqn;

--V1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT
--operation mode is arithmetic

V1L02 = CARRY(J22_reg_o[6] & !V1L81);


--V1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45
--operation mode is arithmetic

V1L52_carry_eqn = V1L42;
V1L52 = J22_reg_o[9] $ V1L52_carry_eqn;

--V1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT
--operation mode is arithmetic

V1L62 = CARRY(!V1L42 # !J22_reg_o[9]);


--M4_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M4_safe_q[14]_carry_eqn = M4L92;
M4_safe_q[14]_lut_out = M4_safe_q[14] $ !M4_safe_q[14]_carry_eqn;
M4_safe_q[14]_reg_input = !V1L96Q & M4_safe_q[14]_lut_out;
M4_safe_q[14] = DFFEA(M4_safe_q[14]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M4L13 = CARRY(M4_safe_q[14] & !M4L92);


--M4_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M4_safe_q[11]_carry_eqn = M4L32;
M4_safe_q[11]_lut_out = M4_safe_q[11] $ M4_safe_q[11]_carry_eqn;
M4_safe_q[11]_reg_input = !V1L96Q & M4_safe_q[11]_lut_out;
M4_safe_q[11] = DFFEA(M4_safe_q[11]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M4L52 = CARRY(!M4L32 # !M4_safe_q[11]);


--AB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373
--operation mode is normal

AB2L63 = V1L91 & M4_safe_q[11] & (V1L52 $ !M4_safe_q[14]) # !V1L91 & !M4_safe_q[11] & (V1L52 $ !M4_safe_q[14]);


--V1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40
--operation mode is arithmetic

V1L51_carry_eqn = V1L41;
V1L51 = J22_reg_o[4] $ !V1L51_carry_eqn;

--V1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT
--operation mode is arithmetic

V1L61 = CARRY(J22_reg_o[4] & !V1L41);


--V1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39
--operation mode is arithmetic

V1L31_carry_eqn = V1L21;
V1L31 = J22_reg_o[3] $ V1L31_carry_eqn;

--V1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT
--operation mode is arithmetic

V1L41 = CARRY(!V1L21 # !J22_reg_o[3]);


--M4_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M4_safe_q[8]_carry_eqn = M4L71;
M4_safe_q[8]_lut_out = M4_safe_q[8] $ !M4_safe_q[8]_carry_eqn;
M4_safe_q[8]_reg_input = !V1L96Q & M4_safe_q[8]_lut_out;
M4_safe_q[8] = DFFEA(M4_safe_q[8]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M4L91 = CARRY(M4_safe_q[8] & !M4L71);


--M4_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M4_safe_q[9]_carry_eqn = M4L91;
M4_safe_q[9]_lut_out = M4_safe_q[9] $ M4_safe_q[9]_carry_eqn;
M4_safe_q[9]_reg_input = !V1L96Q & M4_safe_q[9]_lut_out;
M4_safe_q[9] = DFFEA(M4_safe_q[9]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M4L12 = CARRY(!M4L91 # !M4_safe_q[9]);


--AB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374
--operation mode is normal

AB2L73 = V1L51 & M4_safe_q[9] & (V1L31 $ !M4_safe_q[8]) # !V1L51 & !M4_safe_q[9] & (V1L31 $ !M4_safe_q[8]);


--AB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375
--operation mode is normal

AB2L83 = AB2L43 & AB2L53 & AB2L63 & AB2L73;


--V1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~48
--operation mode is normal

V1L13_carry_eqn = V1L03;
V1L13 = J22_reg_o[12] $ !V1L13_carry_eqn;


--V1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41
--operation mode is arithmetic

V1L71_carry_eqn = V1L61;
V1L71 = J22_reg_o[5] $ V1L71_carry_eqn;

--V1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT
--operation mode is arithmetic

V1L81 = CARRY(!V1L61 # !J22_reg_o[5]);


--M4_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M4_safe_q[10]_carry_eqn = M4L12;
M4_safe_q[10]_lut_out = M4_safe_q[10] $ !M4_safe_q[10]_carry_eqn;
M4_safe_q[10]_reg_input = !V1L96Q & M4_safe_q[10]_lut_out;
M4_safe_q[10] = DFFEA(M4_safe_q[10]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M4L32 = CARRY(M4_safe_q[10] & !M4L12);


--M4_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M4_safe_q[17]_carry_eqn = M4L53;
M4_safe_q[17]_lut_out = M4_safe_q[17] $ M4_safe_q[17]_carry_eqn;
M4_safe_q[17]_reg_input = !V1L96Q & M4_safe_q[17]_lut_out;
M4_safe_q[17] = DFFEA(M4_safe_q[17]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M4L73 = CARRY(!M4L53 # !M4_safe_q[17]);


--AB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376
--operation mode is normal

AB2L93 = V1L13 & M4_safe_q[17] & (V1L71 $ !M4_safe_q[10]) # !V1L13 & !M4_safe_q[17] & (V1L71 $ !M4_safe_q[10]);


--V1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46
--operation mode is arithmetic

V1L72_carry_eqn = V1L62;
V1L72 = J22_reg_o[10] $ !V1L72_carry_eqn;

--V1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46COUT
--operation mode is arithmetic

V1L82 = CARRY(J22_reg_o[10] & !V1L62);


--V1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47
--operation mode is arithmetic

V1L92_carry_eqn = V1L82;
V1L92 = J22_reg_o[11] $ V1L92_carry_eqn;

--V1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT
--operation mode is arithmetic

V1L03 = CARRY(!V1L82 # !J22_reg_o[11]);


--M4_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M4_safe_q[16]_carry_eqn = M4L33;
M4_safe_q[16]_lut_out = M4_safe_q[16] $ !M4_safe_q[16]_carry_eqn;
M4_safe_q[16]_reg_input = !V1L96Q & M4_safe_q[16]_lut_out;
M4_safe_q[16] = DFFEA(M4_safe_q[16]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M4L53 = CARRY(M4_safe_q[16] & !M4L33);


--M4_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M4_safe_q[15]_carry_eqn = M4L13;
M4_safe_q[15]_lut_out = M4_safe_q[15] $ M4_safe_q[15]_carry_eqn;
M4_safe_q[15]_reg_input = !V1L96Q & M4_safe_q[15]_lut_out;
M4_safe_q[15] = DFFEA(M4_safe_q[15]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M4L33 = CARRY(!M4L13 # !M4_safe_q[15]);


--AB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377
--operation mode is normal

AB2L04 = V1L72 & M4_safe_q[15] & (V1L92 $ !M4_safe_q[16]) # !V1L72 & !M4_safe_q[15] & (V1L92 $ !M4_safe_q[16]);


--M4_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

M4_safe_q[31]_carry_eqn = M4L36;
M4_safe_q[31]_lut_out = M4_safe_q[31] $ M4_safe_q[31]_carry_eqn;
M4_safe_q[31]_reg_input = !V1L96Q & M4_safe_q[31]_lut_out;
M4_safe_q[31] = DFFEA(M4_safe_q[31]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );


--M4_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

M4_safe_q[30]_carry_eqn = M4L16;
M4_safe_q[30]_lut_out = M4_safe_q[30] $ !M4_safe_q[30]_carry_eqn;
M4_safe_q[30]_reg_input = !V1L96Q & M4_safe_q[30]_lut_out;
M4_safe_q[30] = DFFEA(M4_safe_q[30]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M4L36 = CARRY(M4_safe_q[30] & !M4L16);


--AB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378
--operation mode is normal

AB2L14 = !M4_safe_q[31] & !M4_safe_q[30];


--M4_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

M4_safe_q[29]_carry_eqn = M4L95;
M4_safe_q[29]_lut_out = M4_safe_q[29] $ M4_safe_q[29]_carry_eqn;
M4_safe_q[29]_reg_input = !V1L96Q & M4_safe_q[29]_lut_out;
M4_safe_q[29] = DFFEA(M4_safe_q[29]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M4L16 = CARRY(!M4L95 # !M4_safe_q[29]);


--M4_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M4_safe_q[28]_carry_eqn = M4L75;
M4_safe_q[28]_lut_out = M4_safe_q[28] $ !M4_safe_q[28]_carry_eqn;
M4_safe_q[28]_reg_input = !V1L96Q & M4_safe_q[28]_lut_out;
M4_safe_q[28] = DFFEA(M4_safe_q[28]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M4L95 = CARRY(M4_safe_q[28] & !M4L75);


--M4_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M4_safe_q[27]_carry_eqn = M4L55;
M4_safe_q[27]_lut_out = M4_safe_q[27] $ M4_safe_q[27]_carry_eqn;
M4_safe_q[27]_reg_input = !V1L96Q & M4_safe_q[27]_lut_out;
M4_safe_q[27] = DFFEA(M4_safe_q[27]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M4L75 = CARRY(!M4L55 # !M4_safe_q[27]);


--M4_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M4_safe_q[26]_carry_eqn = M4L35;
M4_safe_q[26]_lut_out = M4_safe_q[26] $ !M4_safe_q[26]_carry_eqn;
M4_safe_q[26]_reg_input = !V1L96Q & M4_safe_q[26]_lut_out;
M4_safe_q[26] = DFFEA(M4_safe_q[26]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M4L55 = CARRY(M4_safe_q[26] & !M4L35);


--AB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~379
--operation mode is normal

AB2L24 = !M4_safe_q[29] & !M4_safe_q[28] & !M4_safe_q[27] & !M4_safe_q[26];


--V1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44
--operation mode is arithmetic

V1L32_carry_eqn = V1L22;
V1L32 = J22_reg_o[8] $ !V1L32_carry_eqn;

--V1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT
--operation mode is arithmetic

V1L42 = CARRY(J22_reg_o[8] & !V1L22);


--M4_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M4_safe_q[13]_carry_eqn = M4L72;
M4_safe_q[13]_lut_out = M4_safe_q[13] $ M4_safe_q[13]_carry_eqn;
M4_safe_q[13]_reg_input = !V1L96Q & M4_safe_q[13]_lut_out;
M4_safe_q[13] = DFFEA(M4_safe_q[13]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M4L92 = CARRY(!M4L72 # !M4_safe_q[13]);


--AB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~380
--operation mode is normal

AB2L34 = AB2L14 & AB2L24 & (V1L32 $ !M4_safe_q[13]);


--M4_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M4_safe_q[25]_carry_eqn = M4L15;
M4_safe_q[25]_lut_out = M4_safe_q[25] $ M4_safe_q[25]_carry_eqn;
M4_safe_q[25]_reg_input = !V1L96Q & M4_safe_q[25]_lut_out;
M4_safe_q[25] = DFFEA(M4_safe_q[25]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M4L35 = CARRY(!M4L15 # !M4_safe_q[25]);


--M4_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M4_safe_q[24]_carry_eqn = M4L94;
M4_safe_q[24]_lut_out = M4_safe_q[24] $ !M4_safe_q[24]_carry_eqn;
M4_safe_q[24]_reg_input = !V1L96Q & M4_safe_q[24]_lut_out;
M4_safe_q[24] = DFFEA(M4_safe_q[24]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M4L15 = CARRY(M4_safe_q[24] & !M4L94);


--M4_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M4_safe_q[23]_carry_eqn = M4L74;
M4_safe_q[23]_lut_out = M4_safe_q[23] $ M4_safe_q[23]_carry_eqn;
M4_safe_q[23]_reg_input = !V1L96Q & M4_safe_q[23]_lut_out;
M4_safe_q[23] = DFFEA(M4_safe_q[23]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M4L94 = CARRY(!M4L74 # !M4_safe_q[23]);


--M4_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M4_safe_q[22]_carry_eqn = M4L54;
M4_safe_q[22]_lut_out = M4_safe_q[22] $ !M4_safe_q[22]_carry_eqn;
M4_safe_q[22]_reg_input = !V1L96Q & M4_safe_q[22]_lut_out;
M4_safe_q[22] = DFFEA(M4_safe_q[22]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M4L74 = CARRY(M4_safe_q[22] & !M4L54);


--AB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~381
--operation mode is normal

AB2L44 = !M4_safe_q[25] & !M4_safe_q[24] & !M4_safe_q[23] & !M4_safe_q[22];


--M4_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M4_safe_q[21]_carry_eqn = M4L34;
M4_safe_q[21]_lut_out = M4_safe_q[21] $ M4_safe_q[21]_carry_eqn;
M4_safe_q[21]_reg_input = !V1L96Q & M4_safe_q[21]_lut_out;
M4_safe_q[21] = DFFEA(M4_safe_q[21]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M4L54 = CARRY(!M4L34 # !M4_safe_q[21]);


--M4_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M4_safe_q[20]_carry_eqn = M4L14;
M4_safe_q[20]_lut_out = M4_safe_q[20] $ !M4_safe_q[20]_carry_eqn;
M4_safe_q[20]_reg_input = !V1L96Q & M4_safe_q[20]_lut_out;
M4_safe_q[20] = DFFEA(M4_safe_q[20]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M4L34 = CARRY(M4_safe_q[20] & !M4L14);


--M4_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M4_safe_q[19]_carry_eqn = M4L93;
M4_safe_q[19]_lut_out = M4_safe_q[19] $ M4_safe_q[19]_carry_eqn;
M4_safe_q[19]_reg_input = !V1L96Q & M4_safe_q[19]_lut_out;
M4_safe_q[19] = DFFEA(M4_safe_q[19]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M4L14 = CARRY(!M4L93 # !M4_safe_q[19]);


--M4_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M4_safe_q[18]_carry_eqn = M4L73;
M4_safe_q[18]_lut_out = M4_safe_q[18] $ !M4_safe_q[18]_carry_eqn;
M4_safe_q[18]_reg_input = !V1L96Q & M4_safe_q[18]_lut_out;
M4_safe_q[18] = DFFEA(M4_safe_q[18]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M4L93 = CARRY(M4_safe_q[18] & !M4L73);


--AB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~382
--operation mode is normal

AB2L54 = !M4_safe_q[21] & !M4_safe_q[20] & !M4_safe_q[19] & !M4_safe_q[18];


--M4_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M4_safe_q[4]_carry_eqn = M4L9;
M4_safe_q[4]_lut_out = M4_safe_q[4] $ !M4_safe_q[4]_carry_eqn;
M4_safe_q[4]_reg_input = !V1L96Q & M4_safe_q[4]_lut_out;
M4_safe_q[4] = DFFEA(M4_safe_q[4]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M4L11 = CARRY(M4_safe_q[4] & !M4L9);


--M4_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M4_safe_q[3]_carry_eqn = M4L7;
M4_safe_q[3]_lut_out = M4_safe_q[3] $ M4_safe_q[3]_carry_eqn;
M4_safe_q[3]_reg_input = !V1L96Q & M4_safe_q[3]_lut_out;
M4_safe_q[3] = DFFEA(M4_safe_q[3]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M4L9 = CARRY(!M4L7 # !M4_safe_q[3]);


--M4_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M4_safe_q[2]_carry_eqn = M4L5;
M4_safe_q[2]_lut_out = M4_safe_q[2] $ !M4_safe_q[2]_carry_eqn;
M4_safe_q[2]_reg_input = !V1L96Q & M4_safe_q[2]_lut_out;
M4_safe_q[2] = DFFEA(M4_safe_q[2]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M4L7 = CARRY(M4_safe_q[2] & !M4L5);


--M4_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M4_safe_q[1]_carry_eqn = M4L3;
M4_safe_q[1]_lut_out = M4_safe_q[1] $ M4_safe_q[1]_carry_eqn;
M4_safe_q[1]_reg_input = !V1L96Q & M4_safe_q[1]_lut_out;
M4_safe_q[1] = DFFEA(M4_safe_q[1]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M4L5 = CARRY(!M4L3 # !M4_safe_q[1]);


--AB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~383
--operation mode is normal

AB2L64 = !M4_safe_q[4] & !M4_safe_q[3] & !M4_safe_q[2] & !M4_safe_q[1];


--M4_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M4_safe_q[0]_lut_out = !M4_safe_q[0];
M4_safe_q[0]_reg_input = !V1L96Q & M4_safe_q[0]_lut_out;
M4_safe_q[0] = DFFEA(M4_safe_q[0]_reg_input, LB1__clk0, !rst, , V1_crc_ena, , );

--M4L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M4L3 = CARRY(M4_safe_q[0]);


--AB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~384
--operation mode is normal

AB2L74 = AB2L44 & AB2L54 & AB2L64 & !M4_safe_q[0];


--AB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~385
--operation mode is normal

AB2L84 = AB2L93 & AB2L04 & AB2L34 & AB2L74;


--AB2L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~386
--operation mode is normal

AB2L94 = AB2L83 & AB2L84;


--V1L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.tx_done~0
--operation mode is normal

V1L721 = DB1L27Q # !V1L131Q;


--V1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[0]~673
--operation mode is normal

V1L87 = V1L721 & BB4_reg[0] # !V1L721 & AB2_crc_reg[32] & AB2L94;


--M7_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M7_safe_q[0]_lut_out = M7_safe_q[0] $ V1L111;
M7_safe_q[0] = DFFEA(M7_safe_q[0]_lut_out, LB1__clk0, !rst, , , , );

--M7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M7L3 = CARRY(M7_safe_q[0]);


--M7_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M7_safe_q[1]_carry_eqn = M7L3;
M7_safe_q[1]_lut_out = M7_safe_q[1] $ (V1L111 & M7_safe_q[1]_carry_eqn);
M7_safe_q[1] = DFFEA(M7_safe_q[1]_lut_out, LB1__clk0, !rst, , , , );

--M7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M7L5 = CARRY(!M7L3 # !M7_safe_q[1]);


--M7_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M7_safe_q[2]_carry_eqn = M7L5;
M7_safe_q[2]_lut_out = M7_safe_q[2] $ (V1L111 & !M7_safe_q[2]_carry_eqn);
M7_safe_q[2] = DFFEA(M7_safe_q[2]_lut_out, LB1__clk0, !rst, , , , );

--M7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M7L7 = CARRY(M7_safe_q[2] & !M7L5);


--M7_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

M7_safe_q[3]_carry_eqn = M7L7;
M7_safe_q[3]_lut_out = M7_safe_q[3] $ (V1L111 & M7_safe_q[3]_carry_eqn);
M7_safe_q[3] = DFFEA(M7_safe_q[3]_lut_out, LB1__clk0, !rst, , , , );


--M6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M6_safe_q[0]_lut_out = M6_safe_q[0] $ DB1L37;
M6_safe_q[0] = DFFEA(M6_safe_q[0]_lut_out, LB1__clk0, !rst, , , , );

--M6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M6L3 = CARRY(M6_safe_q[0]);


--M6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M6_safe_q[1]_carry_eqn = M6L3;
M6_safe_q[1]_lut_out = M6_safe_q[1] $ (DB1L37 & M6_safe_q[1]_carry_eqn);
M6_safe_q[1] = DFFEA(M6_safe_q[1]_lut_out, LB1__clk0, !rst, , , , );

--M6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M6L5 = CARRY(!M6L3 # !M6_safe_q[1]);


--M6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M6_safe_q[2]_carry_eqn = M6L5;
M6_safe_q[2]_lut_out = M6_safe_q[2] $ (DB1L37 & !M6_safe_q[2]_carry_eqn);
M6_safe_q[2] = DFFEA(M6_safe_q[2]_lut_out, LB1__clk0, !rst, , , , );

--M6L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M6L7 = CARRY(M6_safe_q[2] & !M6L5);


--M6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

M6_safe_q[3]_carry_eqn = M6L7;
M6_safe_q[3]_lut_out = M6_safe_q[3] $ (DB1L37 & M6_safe_q[3]_carry_eqn);
M6_safe_q[3] = DFFEA(M6_safe_q[3]_lut_out, LB1__clk0, !rst, , , , );


--DB1L17Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~24
--operation mode is normal

DB1L17Q_lut_out = DB1L96 # DB1L17Q & !DB1L47 & !DB1L57;
DB1L17Q = DFFEA(DB1L17Q_lut_out, LB1__clk0, !rst, , , , );


--M5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

M5_safe_q[30]_carry_eqn = M5L16;
M5_safe_q[30]_lut_out = M5_safe_q[30] $ (DB1L66 & !M5_safe_q[30]_carry_eqn);
M5_safe_q[30]_sload_eqn = (DB1L46 & DB1L16) # (!DB1L46 & M5_safe_q[30]_lut_out);
M5_safe_q[30] = DFFEA(M5_safe_q[30]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M5L36 = CARRY(M5_safe_q[30] & !M5L16);


--M5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

M5_safe_q[29]_carry_eqn = M5L95;
M5_safe_q[29]_lut_out = M5_safe_q[29] $ (DB1L66 & M5_safe_q[29]_carry_eqn);
M5_safe_q[29]_sload_eqn = (DB1L46 & DB1L95) # (!DB1L46 & M5_safe_q[29]_lut_out);
M5_safe_q[29] = DFFEA(M5_safe_q[29]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M5L16 = CARRY(!M5L95 # !M5_safe_q[29]);


--M5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M5_safe_q[28]_carry_eqn = M5L75;
M5_safe_q[28]_lut_out = M5_safe_q[28] $ (DB1L66 & !M5_safe_q[28]_carry_eqn);
M5_safe_q[28]_sload_eqn = (DB1L46 & DB1L75) # (!DB1L46 & M5_safe_q[28]_lut_out);
M5_safe_q[28] = DFFEA(M5_safe_q[28]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M5L95 = CARRY(M5_safe_q[28] & !M5L75);


--M5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M5_safe_q[27]_carry_eqn = M5L55;
M5_safe_q[27]_lut_out = M5_safe_q[27] $ (DB1L66 & M5_safe_q[27]_carry_eqn);
M5_safe_q[27]_sload_eqn = (DB1L46 & DB1L55) # (!DB1L46 & M5_safe_q[27]_lut_out);
M5_safe_q[27] = DFFEA(M5_safe_q[27]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M5L75 = CARRY(!M5L55 # !M5_safe_q[27]);


--DB1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~301
--operation mode is normal

DB1L67 = !M5_safe_q[30] & !M5_safe_q[29] & !M5_safe_q[28] & !M5_safe_q[27];


--M5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M5_safe_q[26]_carry_eqn = M5L35;
M5_safe_q[26]_lut_out = M5_safe_q[26] $ (DB1L66 & !M5_safe_q[26]_carry_eqn);
M5_safe_q[26]_sload_eqn = (DB1L46 & DB1L35) # (!DB1L46 & M5_safe_q[26]_lut_out);
M5_safe_q[26] = DFFEA(M5_safe_q[26]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M5L55 = CARRY(M5_safe_q[26] & !M5L35);


--M5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M5_safe_q[25]_carry_eqn = M5L15;
M5_safe_q[25]_lut_out = M5_safe_q[25] $ (DB1L66 & M5_safe_q[25]_carry_eqn);
M5_safe_q[25]_sload_eqn = (DB1L46 & DB1L15) # (!DB1L46 & M5_safe_q[25]_lut_out);
M5_safe_q[25] = DFFEA(M5_safe_q[25]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M5L35 = CARRY(!M5L15 # !M5_safe_q[25]);


--M5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M5_safe_q[24]_carry_eqn = M5L94;
M5_safe_q[24]_lut_out = M5_safe_q[24] $ (DB1L66 & !M5_safe_q[24]_carry_eqn);
M5_safe_q[24]_sload_eqn = (DB1L46 & DB1L94) # (!DB1L46 & M5_safe_q[24]_lut_out);
M5_safe_q[24] = DFFEA(M5_safe_q[24]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M5L15 = CARRY(M5_safe_q[24] & !M5L94);


--M5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M5_safe_q[23]_carry_eqn = M5L74;
M5_safe_q[23]_lut_out = M5_safe_q[23] $ (DB1L66 & M5_safe_q[23]_carry_eqn);
M5_safe_q[23]_sload_eqn = (DB1L46 & DB1L74) # (!DB1L46 & M5_safe_q[23]_lut_out);
M5_safe_q[23] = DFFEA(M5_safe_q[23]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M5L94 = CARRY(!M5L74 # !M5_safe_q[23]);


--DB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~302
--operation mode is normal

DB1L77 = !M5_safe_q[26] & !M5_safe_q[25] & !M5_safe_q[24] & !M5_safe_q[23];


--M5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M5_safe_q[22]_carry_eqn = M5L54;
M5_safe_q[22]_lut_out = M5_safe_q[22] $ (DB1L66 & !M5_safe_q[22]_carry_eqn);
M5_safe_q[22]_sload_eqn = (DB1L46 & DB1L54) # (!DB1L46 & M5_safe_q[22]_lut_out);
M5_safe_q[22] = DFFEA(M5_safe_q[22]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M5L74 = CARRY(M5_safe_q[22] & !M5L54);


--M5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M5_safe_q[21]_carry_eqn = M5L34;
M5_safe_q[21]_lut_out = M5_safe_q[21] $ (DB1L66 & M5_safe_q[21]_carry_eqn);
M5_safe_q[21]_sload_eqn = (DB1L46 & DB1L34) # (!DB1L46 & M5_safe_q[21]_lut_out);
M5_safe_q[21] = DFFEA(M5_safe_q[21]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M5L54 = CARRY(!M5L34 # !M5_safe_q[21]);


--M5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M5_safe_q[20]_carry_eqn = M5L14;
M5_safe_q[20]_lut_out = M5_safe_q[20] $ (DB1L66 & !M5_safe_q[20]_carry_eqn);
M5_safe_q[20]_sload_eqn = (DB1L46 & DB1L14) # (!DB1L46 & M5_safe_q[20]_lut_out);
M5_safe_q[20] = DFFEA(M5_safe_q[20]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M5L34 = CARRY(M5_safe_q[20] & !M5L14);


--M5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M5_safe_q[19]_carry_eqn = M5L93;
M5_safe_q[19]_lut_out = M5_safe_q[19] $ (DB1L66 & M5_safe_q[19]_carry_eqn);
M5_safe_q[19]_sload_eqn = (DB1L46 & DB1L93) # (!DB1L46 & M5_safe_q[19]_lut_out);
M5_safe_q[19] = DFFEA(M5_safe_q[19]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M5L14 = CARRY(!M5L93 # !M5_safe_q[19]);


--DB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~303
--operation mode is normal

DB1L87 = !M5_safe_q[22] & !M5_safe_q[21] & !M5_safe_q[20] & !M5_safe_q[19];


--M5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M5_safe_q[18]_carry_eqn = M5L73;
M5_safe_q[18]_lut_out = M5_safe_q[18] $ (DB1L66 & !M5_safe_q[18]_carry_eqn);
M5_safe_q[18]_sload_eqn = (DB1L46 & DB1L73) # (!DB1L46 & M5_safe_q[18]_lut_out);
M5_safe_q[18] = DFFEA(M5_safe_q[18]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M5L93 = CARRY(M5_safe_q[18] & !M5L73);


--M5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M5_safe_q[17]_carry_eqn = M5L53;
M5_safe_q[17]_lut_out = M5_safe_q[17] $ (DB1L66 & M5_safe_q[17]_carry_eqn);
M5_safe_q[17]_sload_eqn = (DB1L46 & DB1L53) # (!DB1L46 & M5_safe_q[17]_lut_out);
M5_safe_q[17] = DFFEA(M5_safe_q[17]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M5L73 = CARRY(!M5L53 # !M5_safe_q[17]);


--M5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M5_safe_q[16]_carry_eqn = M5L33;
M5_safe_q[16]_lut_out = M5_safe_q[16] $ (DB1L66 & !M5_safe_q[16]_carry_eqn);
M5_safe_q[16]_sload_eqn = (DB1L46 & DB1L33) # (!DB1L46 & M5_safe_q[16]_lut_out);
M5_safe_q[16] = DFFEA(M5_safe_q[16]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M5L53 = CARRY(M5_safe_q[16] & !M5L33);


--M5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M5_safe_q[15]_carry_eqn = M5L13;
M5_safe_q[15]_lut_out = M5_safe_q[15] $ (DB1L66 & M5_safe_q[15]_carry_eqn);
M5_safe_q[15]_sload_eqn = (DB1L46 & DB1L13) # (!DB1L46 & M5_safe_q[15]_lut_out);
M5_safe_q[15] = DFFEA(M5_safe_q[15]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M5L33 = CARRY(!M5L13 # !M5_safe_q[15]);


--DB1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~304
--operation mode is normal

DB1L97 = !M5_safe_q[18] & !M5_safe_q[17] & !M5_safe_q[16] & !M5_safe_q[15];


--DB1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~305
--operation mode is normal

DB1L08 = DB1L67 & DB1L77 & DB1L87 & DB1L97;


--M5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M5_safe_q[14]_carry_eqn = M5L92;
M5_safe_q[14]_lut_out = M5_safe_q[14] $ (DB1L66 & !M5_safe_q[14]_carry_eqn);
M5_safe_q[14]_sload_eqn = (DB1L46 & DB1L92) # (!DB1L46 & M5_safe_q[14]_lut_out);
M5_safe_q[14] = DFFEA(M5_safe_q[14]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M5L13 = CARRY(M5_safe_q[14] & !M5L92);


--M5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M5_safe_q[13]_carry_eqn = M5L72;
M5_safe_q[13]_lut_out = M5_safe_q[13] $ (DB1L66 & M5_safe_q[13]_carry_eqn);
M5_safe_q[13]_sload_eqn = (DB1L46 & DB1L72) # (!DB1L46 & M5_safe_q[13]_lut_out);
M5_safe_q[13] = DFFEA(M5_safe_q[13]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M5L92 = CARRY(!M5L72 # !M5_safe_q[13]);


--M5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M5_safe_q[12]_carry_eqn = M5L52;
M5_safe_q[12]_lut_out = M5_safe_q[12] $ (DB1L66 & !M5_safe_q[12]_carry_eqn);
M5_safe_q[12]_sload_eqn = (DB1L46 & DB1L52) # (!DB1L46 & M5_safe_q[12]_lut_out);
M5_safe_q[12] = DFFEA(M5_safe_q[12]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M5L72 = CARRY(M5_safe_q[12] & !M5L52);


--M5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M5_safe_q[11]_carry_eqn = M5L32;
M5_safe_q[11]_lut_out = M5_safe_q[11] $ (DB1L66 & M5_safe_q[11]_carry_eqn);
M5_safe_q[11]_sload_eqn = (DB1L46 & DB1L32) # (!DB1L46 & M5_safe_q[11]_lut_out);
M5_safe_q[11] = DFFEA(M5_safe_q[11]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M5L52 = CARRY(!M5L32 # !M5_safe_q[11]);


--DB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~306
--operation mode is normal

DB1L18 = !M5_safe_q[14] & !M5_safe_q[13] & !M5_safe_q[12] & !M5_safe_q[11];


--M5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M5_safe_q[10]_carry_eqn = M5L12;
M5_safe_q[10]_lut_out = M5_safe_q[10] $ (DB1L66 & !M5_safe_q[10]_carry_eqn);
M5_safe_q[10]_sload_eqn = (DB1L46 & DB1L12) # (!DB1L46 & M5_safe_q[10]_lut_out);
M5_safe_q[10] = DFFEA(M5_safe_q[10]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M5L32 = CARRY(M5_safe_q[10] & !M5L12);


--M5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M5_safe_q[9]_carry_eqn = M5L91;
M5_safe_q[9]_lut_out = M5_safe_q[9] $ (DB1L66 & M5_safe_q[9]_carry_eqn);
M5_safe_q[9]_sload_eqn = (DB1L46 & DB1L91) # (!DB1L46 & M5_safe_q[9]_lut_out);
M5_safe_q[9] = DFFEA(M5_safe_q[9]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M5L12 = CARRY(!M5L91 # !M5_safe_q[9]);


--M5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M5_safe_q[8]_carry_eqn = M5L71;
M5_safe_q[8]_lut_out = M5_safe_q[8] $ (DB1L66 & !M5_safe_q[8]_carry_eqn);
M5_safe_q[8]_sload_eqn = (DB1L46 & DB1L71) # (!DB1L46 & M5_safe_q[8]_lut_out);
M5_safe_q[8] = DFFEA(M5_safe_q[8]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M5L91 = CARRY(M5_safe_q[8] & !M5L71);


--M5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M5_safe_q[7]_carry_eqn = M5L51;
M5_safe_q[7]_lut_out = M5_safe_q[7] $ (DB1L66 & M5_safe_q[7]_carry_eqn);
M5_safe_q[7]_sload_eqn = (DB1L46 & DB1L51) # (!DB1L46 & M5_safe_q[7]_lut_out);
M5_safe_q[7] = DFFEA(M5_safe_q[7]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M5L71 = CARRY(!M5L51 # !M5_safe_q[7]);


--DB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~307
--operation mode is normal

DB1L28 = !M5_safe_q[10] & !M5_safe_q[9] & !M5_safe_q[8] & !M5_safe_q[7];


--M5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M5_safe_q[5]_carry_eqn = M5L11;
M5_safe_q[5]_lut_out = M5_safe_q[5] $ (DB1L66 & M5_safe_q[5]_carry_eqn);
M5_safe_q[5]_sload_eqn = (DB1L46 & DB1L11) # (!DB1L46 & M5_safe_q[5]_lut_out);
M5_safe_q[5] = DFFEA(M5_safe_q[5]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M5L31 = CARRY(!M5L11 # !M5_safe_q[5]);


--M5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M5_safe_q[4]_carry_eqn = M5L9;
M5_safe_q[4]_lut_out = M5_safe_q[4] $ (DB1L66 & !M5_safe_q[4]_carry_eqn);
M5_safe_q[4]_sload_eqn = (DB1L46 & DB1L9) # (!DB1L46 & M5_safe_q[4]_lut_out);
M5_safe_q[4] = DFFEA(M5_safe_q[4]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M5L11 = CARRY(M5_safe_q[4] & !M5L9);


--DB1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~308
--operation mode is normal

DB1L38 = !M5_safe_q[5] & !M5_safe_q[4];


--M5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M5_safe_q[6]_carry_eqn = M5L31;
M5_safe_q[6]_lut_out = M5_safe_q[6] $ (DB1L66 & !M5_safe_q[6]_carry_eqn);
M5_safe_q[6]_sload_eqn = (DB1L46 & DB1L31) # (!DB1L46 & M5_safe_q[6]_lut_out);
M5_safe_q[6] = DFFEA(M5_safe_q[6]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M5L51 = CARRY(M5_safe_q[6] & !M5L31);


--DB1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~309
--operation mode is normal

DB1L48 = DB1L18 & DB1L28 & DB1L38 & !M5_safe_q[6];


--M5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M5_safe_q[3]_carry_eqn = M5L7;
M5_safe_q[3]_lut_out = M5_safe_q[3] $ (DB1L66 & M5_safe_q[3]_carry_eqn);
M5_safe_q[3]_sload_eqn = (DB1L46 & DB1L7) # (!DB1L46 & M5_safe_q[3]_lut_out);
M5_safe_q[3] = DFFEA(M5_safe_q[3]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M5L9 = CARRY(!M5L7 # !M5_safe_q[3]);


--M5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M5_safe_q[2]_carry_eqn = M5L5;
M5_safe_q[2]_lut_out = M5_safe_q[2] $ (DB1L66 & !M5_safe_q[2]_carry_eqn);
M5_safe_q[2]_sload_eqn = (DB1L46 & DB1L5) # (!DB1L46 & M5_safe_q[2]_lut_out);
M5_safe_q[2] = DFFEA(M5_safe_q[2]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M5L7 = CARRY(M5_safe_q[2] & !M5L5);


--M5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M5_safe_q[1]_carry_eqn = M5L3;
M5_safe_q[1]_lut_out = M5_safe_q[1] $ (DB1L66 & M5_safe_q[1]_carry_eqn);
M5_safe_q[1]_sload_eqn = (DB1L46 & DB1L3) # (!DB1L46 & M5_safe_q[1]_lut_out);
M5_safe_q[1] = DFFEA(M5_safe_q[1]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M5L5 = CARRY(!M5L3 # !M5_safe_q[1]);


--DB1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~310
--operation mode is normal

DB1L58 = !M5_safe_q[3] & !M5_safe_q[2] & !M5_safe_q[1];


--M5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M5_safe_q[0]_lut_out = M5_safe_q[0] $ DB1L66;
M5_safe_q[0]_sload_eqn = (DB1L46 & DB1L1) # (!DB1L46 & M5_safe_q[0]_lut_out);
M5_safe_q[0] = DFFEA(M5_safe_q[0]_sload_eqn, LB1__clk0, !rst, , , , );

--M5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M5L3 = CARRY(M5_safe_q[0]);


--CB1L6Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23
--operation mode is normal

CB1L6Q_lut_out = CB1L5Q & Z7_count[6] & CB1L7 & CB1L9;
CB1L6Q = DFFEA(CB1L6Q_lut_out, LB1__clk0, !rst, , , , );


--M5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

M5_safe_q[31]_carry_eqn = M5L36;
M5_safe_q[31]_lut_out = M5_safe_q[31] $ (DB1L66 & M5_safe_q[31]_carry_eqn);
M5_safe_q[31]_sload_eqn = (DB1L46 & DB1L36) # (!DB1L46 & M5_safe_q[31]_lut_out);
M5_safe_q[31] = DFFEA(M5_safe_q[31]_sload_eqn, LB1__clk0, !rst, , , , );


--DB1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~311
--operation mode is normal

DB1L68 = M5_safe_q[0] & CB1L6Q & !M5_safe_q[31];


--DB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~0
--operation mode is normal

DB1L47 = DB1L08 & DB1L48 & DB1L58 & DB1L68;


--V1L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~1
--operation mode is normal

V1L011 = V1L031Q # V1L131Q;


--EB1_q_b[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[1]_PORT_A_data_in = V1L97;
EB1_q_b[1]_PORT_A_data_in_reg = DFFE(EB1_q_b[1]_PORT_A_data_in, EB1_q_b[1]_clock_0, , , );
EB1_q_b[1]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[1]_PORT_A_address_reg = DFFE(EB1_q_b[1]_PORT_A_address, EB1_q_b[1]_clock_0, , , );
EB1_q_b[1]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[1]_PORT_B_address_reg = DFFE(EB1_q_b[1]_PORT_B_address, EB1_q_b[1]_clock_1, , , );
EB1_q_b[1]_PORT_A_write_enable = V1L111;
EB1_q_b[1]_PORT_A_write_enable_reg = DFFE(EB1_q_b[1]_PORT_A_write_enable, EB1_q_b[1]_clock_0, , , );
EB1_q_b[1]_PORT_B_read_enable = VCC;
EB1_q_b[1]_PORT_B_read_enable_reg = DFFE(EB1_q_b[1]_PORT_B_read_enable, EB1_q_b[1]_clock_1, , , );
EB1_q_b[1]_clock_0 = LB1__clk0;
EB1_q_b[1]_clock_1 = !LB1__clk0;
EB1_q_b[1]_PORT_B_data_out = MEMORY(EB1_q_b[1]_PORT_A_data_in_reg, , EB1_q_b[1]_PORT_A_address_reg, EB1_q_b[1]_PORT_B_address_reg, EB1_q_b[1]_PORT_A_write_enable_reg, EB1_q_b[1]_PORT_B_read_enable_reg, , , EB1_q_b[1]_clock_0, EB1_q_b[1]_clock_1, , , , );
EB1_q_b[1] = EB1_q_b[1]_PORT_B_data_out[0];


--BB5_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[3]
--operation mode is normal

BB5_reg[3]_lut_out = CB1L4Q & EB1_q_b[2] & DB1L07Q # !CB1L4Q & BB5_reg[4];
BB5_reg[3] = DFFEA(BB5_reg[3]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--X1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[13]_PORT_A_data_in = U1L47;
X1_q_b[13]_PORT_A_data_in_reg = DFFE(X1_q_b[13]_PORT_A_data_in, X1_q_b[13]_clock_0, , , );
X1_q_b[13]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[13]_PORT_A_address_reg = DFFE(X1_q_b[13]_PORT_A_address, X1_q_b[13]_clock_0, , , );
X1_q_b[13]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[13]_PORT_B_address_reg = DFFE(X1_q_b[13]_PORT_B_address, X1_q_b[13]_clock_1, , , );
X1_q_b[13]_PORT_A_write_enable = U1L461Q;
X1_q_b[13]_PORT_A_write_enable_reg = DFFE(X1_q_b[13]_PORT_A_write_enable, X1_q_b[13]_clock_0, , , );
X1_q_b[13]_PORT_B_read_enable = VCC;
X1_q_b[13]_PORT_B_read_enable_reg = DFFE(X1_q_b[13]_PORT_B_read_enable, X1_q_b[13]_clock_1, , , );
X1_q_b[13]_clock_0 = LB1__clk0;
X1_q_b[13]_clock_1 = !LB1__clk0;
X1_q_b[13]_PORT_B_data_out = MEMORY(X1_q_b[13]_PORT_A_data_in_reg, , X1_q_b[13]_PORT_A_address_reg, X1_q_b[13]_PORT_B_address_reg, X1_q_b[13]_PORT_A_write_enable_reg, X1_q_b[13]_PORT_B_read_enable_reg, , , X1_q_b[13]_clock_0, X1_q_b[13]_clock_1, , , , );
X1_q_b[13] = X1_q_b[13]_PORT_B_data_out[0];


--W1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~52
--operation mode is normal

W1L25 = X1_q_b[13] & W1L37Q;


--J21_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[0]
--operation mode is normal

J21_reg_o[0]_lut_out = W1L93;
J21_reg_o[0] = DFFEA(J21_reg_o[0]_lut_out, LB1__clk0, !rst, , H1L3, , );


--GB1L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~62
--operation mode is arithmetic

GB1L49_carry_eqn = GB1L39;
GB1L49 = HB1_row_length_data[15] $ !GB1L49_carry_eqn;

--GB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~62COUT
--operation mode is arithmetic

GB1L59 = CARRY(!HB1_row_length_data[15] & !GB1L39);


--M21_safe_q[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M21_safe_q[15]_carry_eqn = M21L13;
M21_safe_q[15]_lut_out = M21_safe_q[15] $ M21_safe_q[15]_carry_eqn;
M21_safe_q[15]_reg_input = GB1L015 & M21_safe_q[15]_lut_out;
M21_safe_q[15] = DFFEA(M21_safe_q[15]_reg_input, LB1__clk0, !rst, , , , );

--M21L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M21L33 = CARRY(!M21L13 # !M21_safe_q[15]);


--GB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~60
--operation mode is arithmetic

GB1L09_carry_eqn = GB1L98;
GB1L09 = HB1_row_length_data[13] $ !GB1L09_carry_eqn;

--GB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~60COUT
--operation mode is arithmetic

GB1L19 = CARRY(!HB1_row_length_data[13] & !GB1L98);


--M21_safe_q[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M21_safe_q[13]_carry_eqn = M21L72;
M21_safe_q[13]_lut_out = M21_safe_q[13] $ M21_safe_q[13]_carry_eqn;
M21_safe_q[13]_reg_input = GB1L015 & M21_safe_q[13]_lut_out;
M21_safe_q[13] = DFFEA(M21_safe_q[13]_reg_input, LB1__clk0, !rst, , , , );

--M21L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M21L92 = CARRY(!M21L72 # !M21_safe_q[13]);


--GB1L145 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~663
--operation mode is normal

GB1L145 = GB1L49 & (GB1L09 $ M21_safe_q[13] # !M21_safe_q[15]) # !GB1L49 & (M21_safe_q[15] # GB1L09 $ M21_safe_q[13]);


--GB1L86 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~49
--operation mode is arithmetic

GB1L86_carry_eqn = GB1L76;
GB1L86 = HB1_row_length_data[2] $ GB1L86_carry_eqn;

--GB1L96 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~49COUT
--operation mode is arithmetic

GB1L96 = CARRY(HB1_row_length_data[2] # !GB1L76);


--M21_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M21_safe_q[2]_carry_eqn = M21L5;
M21_safe_q[2]_lut_out = M21_safe_q[2] $ !M21_safe_q[2]_carry_eqn;
M21_safe_q[2]_reg_input = GB1L015 & M21_safe_q[2]_lut_out;
M21_safe_q[2] = DFFEA(M21_safe_q[2]_reg_input, LB1__clk0, !rst, , , , );

--M21L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M21L7 = CARRY(M21_safe_q[2] & !M21L5);


--GB1L045 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~2
--operation mode is normal

GB1L045 = GB1L86 $ M21_safe_q[2];


--GB1L011 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~70
--operation mode is arithmetic

GB1L011_carry_eqn = GB1L901;
GB1L011 = HB1_row_length_data[23] $ !GB1L011_carry_eqn;

--GB1L111 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~70COUT
--operation mode is arithmetic

GB1L111 = CARRY(!HB1_row_length_data[23] & !GB1L901);


--M21_safe_q[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M21_safe_q[23]_carry_eqn = M21L74;
M21_safe_q[23]_lut_out = M21_safe_q[23] $ M21_safe_q[23]_carry_eqn;
M21_safe_q[23]_reg_input = GB1L015 & M21_safe_q[23]_lut_out;
M21_safe_q[23] = DFFEA(M21_safe_q[23]_reg_input, LB1__clk0, !rst, , , , );

--M21L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M21L94 = CARRY(!M21L74 # !M21_safe_q[23]);


--GB1L245 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~664
--operation mode is normal

GB1L245 = GB1L145 # GB1L045 # GB1L011 $ M21_safe_q[23];


--GB1L621 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~78
--operation mode is normal

GB1L621_carry_eqn = GB1L521;
GB1L621 = HB1_row_length_data[31] $ !GB1L621_carry_eqn;


--GB1L021 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~75
--operation mode is arithmetic

GB1L021_carry_eqn = GB1L911;
GB1L021 = HB1_row_length_data[28] $ GB1L021_carry_eqn;

--GB1L121 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~75COUT
--operation mode is arithmetic

GB1L121 = CARRY(HB1_row_length_data[28] # !GB1L911);


--M21_safe_q[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M21_safe_q[28]_carry_eqn = M21L75;
M21_safe_q[28]_lut_out = M21_safe_q[28] $ !M21_safe_q[28]_carry_eqn;
M21_safe_q[28]_reg_input = GB1L015 & M21_safe_q[28]_lut_out;
M21_safe_q[28] = DFFEA(M21_safe_q[28]_reg_input, LB1__clk0, !rst, , , , );

--M21L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M21L95 = CARRY(M21_safe_q[28] & !M21L75);


--GB1L345 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~665
--operation mode is normal

GB1L345 = M21_safe_q[31] & (GB1L021 $ M21_safe_q[28] # !GB1L621) # !M21_safe_q[31] & (GB1L621 # GB1L021 $ M21_safe_q[28]);


--GB1L601 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~68
--operation mode is arithmetic

GB1L601_carry_eqn = GB1L501;
GB1L601 = HB1_row_length_data[21] $ !GB1L601_carry_eqn;

--GB1L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~68COUT
--operation mode is arithmetic

GB1L701 = CARRY(!HB1_row_length_data[21] & !GB1L501);


--M21_safe_q[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M21_safe_q[21]_carry_eqn = M21L34;
M21_safe_q[21]_lut_out = M21_safe_q[21] $ M21_safe_q[21]_carry_eqn;
M21_safe_q[21]_reg_input = GB1L015 & M21_safe_q[21]_lut_out;
M21_safe_q[21] = DFFEA(M21_safe_q[21]_reg_input, LB1__clk0, !rst, , , , );

--M21L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M21L54 = CARRY(!M21L34 # !M21_safe_q[21]);


--GB1L67 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~53
--operation mode is arithmetic

GB1L67_carry_eqn = GB1L57;
GB1L67 = HB1_row_length_data[6] $ !GB1L67_carry_eqn;

--GB1L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~53COUT
--operation mode is arithmetic

GB1L77 = CARRY(!GB1L57 # !HB1_row_length_data[6]);


--M21_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M21_safe_q[6]_carry_eqn = M21L31;
M21_safe_q[6]_lut_out = M21_safe_q[6] $ !M21_safe_q[6]_carry_eqn;
M21_safe_q[6]_reg_input = GB1L015 & M21_safe_q[6]_lut_out;
M21_safe_q[6] = DFFEA(M21_safe_q[6]_reg_input, LB1__clk0, !rst, , , , );

--M21L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M21L51 = CARRY(M21_safe_q[6] & !M21L31);


--GB1L445 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~666
--operation mode is normal

GB1L445 = GB1L601 & (GB1L67 $ M21_safe_q[6] # !M21_safe_q[21]) # !GB1L601 & (M21_safe_q[21] # GB1L67 $ M21_safe_q[6]);


--GB1L66 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~48
--operation mode is arithmetic

GB1L66_carry_eqn = GB1L56;
GB1L66 = HB1_row_length_data[1] $ !GB1L66_carry_eqn;

--GB1L76 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~48COUT
--operation mode is arithmetic

GB1L76 = CARRY(!HB1_row_length_data[1] & !GB1L56);


--M21_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M21_safe_q[1]_carry_eqn = M21L3;
M21_safe_q[1]_lut_out = M21_safe_q[1] $ M21_safe_q[1]_carry_eqn;
M21_safe_q[1]_reg_input = GB1L015 & M21_safe_q[1]_lut_out;
M21_safe_q[1] = DFFEA(M21_safe_q[1]_reg_input, LB1__clk0, !rst, , , , );

--M21L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M21L5 = CARRY(!M21L3 # !M21_safe_q[1]);


--GB1L211 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~71
--operation mode is arithmetic

GB1L211_carry_eqn = GB1L111;
GB1L211 = HB1_row_length_data[24] $ GB1L211_carry_eqn;

--GB1L311 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~71COUT
--operation mode is arithmetic

GB1L311 = CARRY(HB1_row_length_data[24] # !GB1L111);


--M21_safe_q[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M21_safe_q[24]_carry_eqn = M21L94;
M21_safe_q[24]_lut_out = M21_safe_q[24] $ !M21_safe_q[24]_carry_eqn;
M21_safe_q[24]_reg_input = GB1L015 & M21_safe_q[24]_lut_out;
M21_safe_q[24] = DFFEA(M21_safe_q[24]_reg_input, LB1__clk0, !rst, , , , );

--M21L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M21L15 = CARRY(M21_safe_q[24] & !M21L94);


--GB1L545 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~667
--operation mode is normal

GB1L545 = GB1L66 & (GB1L211 $ M21_safe_q[24] # !M21_safe_q[1]) # !GB1L66 & (M21_safe_q[1] # GB1L211 $ M21_safe_q[24]);


--GB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~63
--operation mode is arithmetic

GB1L69_carry_eqn = GB1L59;
GB1L69 = HB1_row_length_data[16] $ GB1L69_carry_eqn;

--GB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~63COUT
--operation mode is arithmetic

GB1L79 = CARRY(HB1_row_length_data[16] # !GB1L59);


--M21_safe_q[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M21_safe_q[16]_carry_eqn = M21L33;
M21_safe_q[16]_lut_out = M21_safe_q[16] $ !M21_safe_q[16]_carry_eqn;
M21_safe_q[16]_reg_input = GB1L015 & M21_safe_q[16]_lut_out;
M21_safe_q[16] = DFFEA(M21_safe_q[16]_reg_input, LB1__clk0, !rst, , , , );

--M21L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M21L53 = CARRY(M21_safe_q[16] & !M21L33);


--GB1L411 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~72
--operation mode is arithmetic

GB1L411_carry_eqn = GB1L311;
GB1L411 = HB1_row_length_data[25] $ !GB1L411_carry_eqn;

--GB1L511 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~72COUT
--operation mode is arithmetic

GB1L511 = CARRY(!HB1_row_length_data[25] & !GB1L311);


--M21_safe_q[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M21_safe_q[25]_carry_eqn = M21L15;
M21_safe_q[25]_lut_out = M21_safe_q[25] $ M21_safe_q[25]_carry_eqn;
M21_safe_q[25]_reg_input = GB1L015 & M21_safe_q[25]_lut_out;
M21_safe_q[25] = DFFEA(M21_safe_q[25]_reg_input, LB1__clk0, !rst, , , , );

--M21L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M21L35 = CARRY(!M21L15 # !M21_safe_q[25]);


--GB1L645 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~668
--operation mode is normal

GB1L645 = GB1L69 & (GB1L411 $ M21_safe_q[25] # !M21_safe_q[16]) # !GB1L69 & (M21_safe_q[16] # GB1L411 $ M21_safe_q[25]);


--GB1L08 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~55
--operation mode is arithmetic

GB1L08_carry_eqn = GB1L97;
GB1L08 = HB1_row_length_data[8] $ GB1L08_carry_eqn;

--GB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~55COUT
--operation mode is arithmetic

GB1L18 = CARRY(HB1_row_length_data[8] # !GB1L97);


--M21_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M21_safe_q[8]_carry_eqn = M21L71;
M21_safe_q[8]_lut_out = M21_safe_q[8] $ !M21_safe_q[8]_carry_eqn;
M21_safe_q[8]_reg_input = GB1L015 & M21_safe_q[8]_lut_out;
M21_safe_q[8] = DFFEA(M21_safe_q[8]_reg_input, LB1__clk0, !rst, , , , );

--M21L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M21L91 = CARRY(M21_safe_q[8] & !M21L71);


--GB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~54
--operation mode is arithmetic

GB1L87_carry_eqn = GB1L77;
GB1L87 = HB1_row_length_data[7] $ !GB1L87_carry_eqn;

--GB1L97 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~54COUT
--operation mode is arithmetic

GB1L97 = CARRY(!HB1_row_length_data[7] & !GB1L77);


--M21_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M21_safe_q[7]_carry_eqn = M21L51;
M21_safe_q[7]_lut_out = M21_safe_q[7] $ M21_safe_q[7]_carry_eqn;
M21_safe_q[7]_reg_input = GB1L015 & M21_safe_q[7]_lut_out;
M21_safe_q[7] = DFFEA(M21_safe_q[7]_reg_input, LB1__clk0, !rst, , , , );

--M21L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M21L71 = CARRY(!M21L51 # !M21_safe_q[7]);


--GB1L745 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~669
--operation mode is normal

GB1L745 = GB1L08 & (GB1L87 $ M21_safe_q[7] # !M21_safe_q[8]) # !GB1L08 & (M21_safe_q[8] # GB1L87 $ M21_safe_q[7]);


--GB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~61
--operation mode is arithmetic

GB1L29_carry_eqn = GB1L19;
GB1L29 = HB1_row_length_data[14] $ GB1L29_carry_eqn;

--GB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~61COUT
--operation mode is arithmetic

GB1L39 = CARRY(HB1_row_length_data[14] # !GB1L19);


--M21_safe_q[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M21_safe_q[14]_carry_eqn = M21L92;
M21_safe_q[14]_lut_out = M21_safe_q[14] $ !M21_safe_q[14]_carry_eqn;
M21_safe_q[14]_reg_input = GB1L015 & M21_safe_q[14]_lut_out;
M21_safe_q[14] = DFFEA(M21_safe_q[14]_reg_input, LB1__clk0, !rst, , , , );

--M21L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M21L13 = CARRY(M21_safe_q[14] & !M21L92);


--GB1L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~59
--operation mode is arithmetic

GB1L88_carry_eqn = GB1L78;
GB1L88 = HB1_row_length_data[12] $ GB1L88_carry_eqn;

--GB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~59COUT
--operation mode is arithmetic

GB1L98 = CARRY(HB1_row_length_data[12] # !GB1L78);


--M21_safe_q[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M21_safe_q[12]_carry_eqn = M21L52;
M21_safe_q[12]_lut_out = M21_safe_q[12] $ !M21_safe_q[12]_carry_eqn;
M21_safe_q[12]_reg_input = GB1L015 & M21_safe_q[12]_lut_out;
M21_safe_q[12] = DFFEA(M21_safe_q[12]_reg_input, LB1__clk0, !rst, , , , );

--M21L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M21L72 = CARRY(M21_safe_q[12] & !M21L52);


--GB1L845 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~670
--operation mode is normal

GB1L845 = GB1L29 & (GB1L88 $ M21_safe_q[12] # !M21_safe_q[14]) # !GB1L29 & (M21_safe_q[14] # GB1L88 $ M21_safe_q[12]);


--GB1L945 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~671
--operation mode is normal

GB1L945 = GB1L545 # GB1L645 # GB1L745 # GB1L845;


--GB1L055 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~672
--operation mode is normal

GB1L055 = GB1L245 # GB1L345 # GB1L445 # GB1L945;


--GB1L221 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~76
--operation mode is arithmetic

GB1L221_carry_eqn = GB1L121;
GB1L221 = HB1_row_length_data[29] $ !GB1L221_carry_eqn;

--GB1L321 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~76COUT
--operation mode is arithmetic

GB1L321 = CARRY(!HB1_row_length_data[29] & !GB1L121);


--M21_safe_q[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

M21_safe_q[29]_carry_eqn = M21L95;
M21_safe_q[29]_lut_out = M21_safe_q[29] $ M21_safe_q[29]_carry_eqn;
M21_safe_q[29]_reg_input = GB1L015 & M21_safe_q[29]_lut_out;
M21_safe_q[29] = DFFEA(M21_safe_q[29]_reg_input, LB1__clk0, !rst, , , , );

--M21L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M21L16 = CARRY(!M21L95 # !M21_safe_q[29]);


--GB1L46 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~47
--operation mode is arithmetic

GB1L46 = !HB1_row_length_data[0];

--GB1L56 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~47COUT
--operation mode is arithmetic

GB1L56 = CARRY(HB1_row_length_data[0]);


--M21_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M21_safe_q[0]_lut_out = !M21_safe_q[0];
M21_safe_q[0]_reg_input = GB1L015 & M21_safe_q[0]_lut_out;
M21_safe_q[0] = DFFEA(M21_safe_q[0]_reg_input, LB1__clk0, !rst, , , , );

--M21L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M21L3 = CARRY(M21_safe_q[0]);


--GB1L155 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~673
--operation mode is normal

GB1L155 = GB1L221 & (GB1L46 $ M21_safe_q[0] # !M21_safe_q[29]) # !GB1L221 & (M21_safe_q[29] # GB1L46 $ M21_safe_q[0]);


--GB1L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~51
--operation mode is arithmetic

GB1L27_carry_eqn = GB1L17;
GB1L27 = HB1_row_length_data[4] $ GB1L27_carry_eqn;

--GB1L37 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~51COUT
--operation mode is arithmetic

GB1L37 = CARRY(HB1_row_length_data[4] # !GB1L17);


--M21_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M21_safe_q[4]_carry_eqn = M21L9;
M21_safe_q[4]_lut_out = M21_safe_q[4] $ !M21_safe_q[4]_carry_eqn;
M21_safe_q[4]_reg_input = GB1L015 & M21_safe_q[4]_lut_out;
M21_safe_q[4] = DFFEA(M21_safe_q[4]_reg_input, LB1__clk0, !rst, , , , );

--M21L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M21L11 = CARRY(M21_safe_q[4] & !M21L9);


--GB1L07 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~50
--operation mode is arithmetic

GB1L07_carry_eqn = GB1L96;
GB1L07 = HB1_row_length_data[3] $ !GB1L07_carry_eqn;

--GB1L17 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~50COUT
--operation mode is arithmetic

GB1L17 = CARRY(!HB1_row_length_data[3] & !GB1L96);


--M21_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M21_safe_q[3]_carry_eqn = M21L7;
M21_safe_q[3]_lut_out = M21_safe_q[3] $ M21_safe_q[3]_carry_eqn;
M21_safe_q[3]_reg_input = GB1L015 & M21_safe_q[3]_lut_out;
M21_safe_q[3] = DFFEA(M21_safe_q[3]_reg_input, LB1__clk0, !rst, , , , );

--M21L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M21L9 = CARRY(!M21L7 # !M21_safe_q[3]);


--GB1L255 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~674
--operation mode is normal

GB1L255 = GB1L27 & (GB1L07 $ M21_safe_q[3] # !M21_safe_q[4]) # !GB1L27 & (M21_safe_q[4] # GB1L07 $ M21_safe_q[3]);


--GB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~58
--operation mode is arithmetic

GB1L68_carry_eqn = GB1L58;
GB1L68 = HB1_row_length_data[11] $ !GB1L68_carry_eqn;

--GB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~58COUT
--operation mode is arithmetic

GB1L78 = CARRY(!HB1_row_length_data[11] & !GB1L58);


--M21_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M21_safe_q[11]_carry_eqn = M21L32;
M21_safe_q[11]_lut_out = M21_safe_q[11] $ M21_safe_q[11]_carry_eqn;
M21_safe_q[11]_reg_input = GB1L015 & M21_safe_q[11]_lut_out;
M21_safe_q[11] = DFFEA(M21_safe_q[11]_reg_input, LB1__clk0, !rst, , , , );

--M21L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M21L52 = CARRY(!M21L32 # !M21_safe_q[11]);


--GB1L201 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~66
--operation mode is arithmetic

GB1L201_carry_eqn = GB1L101;
GB1L201 = HB1_row_length_data[19] $ !GB1L201_carry_eqn;

--GB1L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~66COUT
--operation mode is arithmetic

GB1L301 = CARRY(!HB1_row_length_data[19] & !GB1L101);


--M21_safe_q[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M21_safe_q[19]_carry_eqn = M21L93;
M21_safe_q[19]_lut_out = M21_safe_q[19] $ M21_safe_q[19]_carry_eqn;
M21_safe_q[19]_reg_input = GB1L015 & M21_safe_q[19]_lut_out;
M21_safe_q[19] = DFFEA(M21_safe_q[19]_reg_input, LB1__clk0, !rst, , , , );

--M21L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M21L14 = CARRY(!M21L93 # !M21_safe_q[19]);


--GB1L355 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~675
--operation mode is normal

GB1L355 = GB1L68 & (GB1L201 $ M21_safe_q[19] # !M21_safe_q[11]) # !GB1L68 & (M21_safe_q[11] # GB1L201 $ M21_safe_q[19]);


--GB1L421 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~77
--operation mode is arithmetic

GB1L421_carry_eqn = GB1L321;
GB1L421 = HB1_row_length_data[30] $ GB1L421_carry_eqn;

--GB1L521 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~77COUT
--operation mode is arithmetic

GB1L521 = CARRY(HB1_row_length_data[30] # !GB1L321);


--M21_safe_q[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

M21_safe_q[30]_carry_eqn = M21L16;
M21_safe_q[30]_lut_out = M21_safe_q[30] $ !M21_safe_q[30]_carry_eqn;
M21_safe_q[30]_reg_input = GB1L015 & M21_safe_q[30]_lut_out;
M21_safe_q[30] = DFFEA(M21_safe_q[30]_reg_input, LB1__clk0, !rst, , , , );

--M21L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M21L36 = CARRY(M21_safe_q[30] & !M21L16);


--GB1L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~64
--operation mode is arithmetic

GB1L89_carry_eqn = GB1L79;
GB1L89 = HB1_row_length_data[17] $ !GB1L89_carry_eqn;

--GB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~64COUT
--operation mode is arithmetic

GB1L99 = CARRY(!HB1_row_length_data[17] & !GB1L79);


--M21_safe_q[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M21_safe_q[17]_carry_eqn = M21L53;
M21_safe_q[17]_lut_out = M21_safe_q[17] $ M21_safe_q[17]_carry_eqn;
M21_safe_q[17]_reg_input = GB1L015 & M21_safe_q[17]_lut_out;
M21_safe_q[17] = DFFEA(M21_safe_q[17]_reg_input, LB1__clk0, !rst, , , , );

--M21L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M21L73 = CARRY(!M21L53 # !M21_safe_q[17]);


--GB1L455 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~676
--operation mode is normal

GB1L455 = GB1L421 & (GB1L89 $ M21_safe_q[17] # !M21_safe_q[30]) # !GB1L421 & (M21_safe_q[30] # GB1L89 $ M21_safe_q[17]);


--GB1L555 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~677
--operation mode is normal

GB1L555 = GB1L155 # GB1L255 # GB1L355 # GB1L455;


--GB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~52
--operation mode is arithmetic

GB1L47_carry_eqn = GB1L37;
GB1L47 = HB1_row_length_data[5] $ !GB1L47_carry_eqn;

--GB1L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~52COUT
--operation mode is arithmetic

GB1L57 = CARRY(!HB1_row_length_data[5] & !GB1L37);


--M21_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M21_safe_q[5]_carry_eqn = M21L11;
M21_safe_q[5]_lut_out = M21_safe_q[5] $ M21_safe_q[5]_carry_eqn;
M21_safe_q[5]_reg_input = GB1L015 & M21_safe_q[5]_lut_out;
M21_safe_q[5] = DFFEA(M21_safe_q[5]_reg_input, LB1__clk0, !rst, , , , );

--M21L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M21L31 = CARRY(!M21L11 # !M21_safe_q[5]);


--GB1L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~69
--operation mode is arithmetic

GB1L801_carry_eqn = GB1L701;
GB1L801 = HB1_row_length_data[22] $ GB1L801_carry_eqn;

--GB1L901 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~69COUT
--operation mode is arithmetic

GB1L901 = CARRY(HB1_row_length_data[22] # !GB1L701);


--M21_safe_q[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M21_safe_q[22]_carry_eqn = M21L54;
M21_safe_q[22]_lut_out = M21_safe_q[22] $ !M21_safe_q[22]_carry_eqn;
M21_safe_q[22]_reg_input = GB1L015 & M21_safe_q[22]_lut_out;
M21_safe_q[22] = DFFEA(M21_safe_q[22]_reg_input, LB1__clk0, !rst, , , , );

--M21L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M21L74 = CARRY(M21_safe_q[22] & !M21L54);


--GB1L655 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~678
--operation mode is normal

GB1L655 = GB1L47 & (GB1L801 $ M21_safe_q[22] # !M21_safe_q[5]) # !GB1L47 & (M21_safe_q[5] # GB1L801 $ M21_safe_q[22]);


--GB1L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~65
--operation mode is arithmetic

GB1L001_carry_eqn = GB1L99;
GB1L001 = HB1_row_length_data[18] $ GB1L001_carry_eqn;

--GB1L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~65COUT
--operation mode is arithmetic

GB1L101 = CARRY(HB1_row_length_data[18] # !GB1L99);


--M21_safe_q[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M21_safe_q[18]_carry_eqn = M21L73;
M21_safe_q[18]_lut_out = M21_safe_q[18] $ !M21_safe_q[18]_carry_eqn;
M21_safe_q[18]_reg_input = GB1L015 & M21_safe_q[18]_lut_out;
M21_safe_q[18] = DFFEA(M21_safe_q[18]_reg_input, LB1__clk0, !rst, , , , );

--M21L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M21L93 = CARRY(M21_safe_q[18] & !M21L73);


--GB1L611 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~73
--operation mode is arithmetic

GB1L611_carry_eqn = GB1L511;
GB1L611 = HB1_row_length_data[26] $ GB1L611_carry_eqn;

--GB1L711 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~73COUT
--operation mode is arithmetic

GB1L711 = CARRY(HB1_row_length_data[26] # !GB1L511);


--M21_safe_q[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M21_safe_q[26]_carry_eqn = M21L35;
M21_safe_q[26]_lut_out = M21_safe_q[26] $ !M21_safe_q[26]_carry_eqn;
M21_safe_q[26]_reg_input = GB1L015 & M21_safe_q[26]_lut_out;
M21_safe_q[26] = DFFEA(M21_safe_q[26]_reg_input, LB1__clk0, !rst, , , , );

--M21L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M21L55 = CARRY(M21_safe_q[26] & !M21L35);


--GB1L755 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~679
--operation mode is normal

GB1L755 = GB1L001 & (GB1L611 $ M21_safe_q[26] # !M21_safe_q[18]) # !GB1L001 & (M21_safe_q[18] # GB1L611 $ M21_safe_q[26]);


--GB1L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~57
--operation mode is arithmetic

GB1L48_carry_eqn = GB1L38;
GB1L48 = HB1_row_length_data[10] $ GB1L48_carry_eqn;

--GB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~57COUT
--operation mode is arithmetic

GB1L58 = CARRY(HB1_row_length_data[10] # !GB1L38);


--M21_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M21_safe_q[10]_carry_eqn = M21L12;
M21_safe_q[10]_lut_out = M21_safe_q[10] $ !M21_safe_q[10]_carry_eqn;
M21_safe_q[10]_reg_input = GB1L015 & M21_safe_q[10]_lut_out;
M21_safe_q[10] = DFFEA(M21_safe_q[10]_reg_input, LB1__clk0, !rst, , , , );

--M21L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M21L32 = CARRY(M21_safe_q[10] & !M21L12);


--GB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~56
--operation mode is arithmetic

GB1L28_carry_eqn = GB1L18;
GB1L28 = HB1_row_length_data[9] $ !GB1L28_carry_eqn;

--GB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~56COUT
--operation mode is arithmetic

GB1L38 = CARRY(!HB1_row_length_data[9] & !GB1L18);


--M21_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M21_safe_q[9]_carry_eqn = M21L91;
M21_safe_q[9]_lut_out = M21_safe_q[9] $ M21_safe_q[9]_carry_eqn;
M21_safe_q[9]_reg_input = GB1L015 & M21_safe_q[9]_lut_out;
M21_safe_q[9] = DFFEA(M21_safe_q[9]_reg_input, LB1__clk0, !rst, , , , );

--M21L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M21L12 = CARRY(!M21L91 # !M21_safe_q[9]);


--GB1L855 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~680
--operation mode is normal

GB1L855 = GB1L48 & (GB1L28 $ M21_safe_q[9] # !M21_safe_q[10]) # !GB1L48 & (M21_safe_q[10] # GB1L28 $ M21_safe_q[9]);


--GB1L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~67
--operation mode is arithmetic

GB1L401_carry_eqn = GB1L301;
GB1L401 = HB1_row_length_data[20] $ GB1L401_carry_eqn;

--GB1L501 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~67COUT
--operation mode is arithmetic

GB1L501 = CARRY(HB1_row_length_data[20] # !GB1L301);


--M21_safe_q[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M21_safe_q[20]_carry_eqn = M21L14;
M21_safe_q[20]_lut_out = M21_safe_q[20] $ !M21_safe_q[20]_carry_eqn;
M21_safe_q[20]_reg_input = GB1L015 & M21_safe_q[20]_lut_out;
M21_safe_q[20] = DFFEA(M21_safe_q[20]_reg_input, LB1__clk0, !rst, , , , );

--M21L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M21L34 = CARRY(M21_safe_q[20] & !M21L14);


--GB1L811 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~74
--operation mode is arithmetic

GB1L811_carry_eqn = GB1L711;
GB1L811 = HB1_row_length_data[27] $ !GB1L811_carry_eqn;

--GB1L911 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~74COUT
--operation mode is arithmetic

GB1L911 = CARRY(!HB1_row_length_data[27] & !GB1L711);


--M21_safe_q[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M21_safe_q[27]_carry_eqn = M21L55;
M21_safe_q[27]_lut_out = M21_safe_q[27] $ M21_safe_q[27]_carry_eqn;
M21_safe_q[27]_reg_input = GB1L015 & M21_safe_q[27]_lut_out;
M21_safe_q[27] = DFFEA(M21_safe_q[27]_reg_input, LB1__clk0, !rst, , , , );

--M21L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M21L75 = CARRY(!M21L55 # !M21_safe_q[27]);


--GB1L955 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~681
--operation mode is normal

GB1L955 = GB1L401 & (GB1L811 $ M21_safe_q[27] # !M21_safe_q[20]) # !GB1L401 & (M21_safe_q[20] # GB1L811 $ M21_safe_q[27]);


--GB1L065 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~682
--operation mode is normal

GB1L065 = GB1L655 # GB1L755 # GB1L855 # GB1L955;


--GB1_row_switch_o is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o
--operation mode is normal

GB1_row_switch_o = !GB1L055 & !GB1L555 & !GB1L065 & GB1L852Q;


--G1L501 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.idle~50
--operation mode is normal

G1L501 = G1L401Q & G1_frame_aligned_reg;


--KB1_result[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[0]
--DSP Block Operation Mode: Simple Multiplier (36-bit)
KB1_mac_out5_a_data = DATA(KB1L63, KB1L53, KB1L43, KB1L33, KB1L23, KB1L13, KB1L03, KB1L92, KB1L82, KB1L72, KB1L62, KB1L52, KB1L42, KB1L32, KB1L22, KB1L12, KB1L02, KB1L91, KB1L81, KB1L71, KB1L61, KB1L51, KB1L41, KB1L31, KB1L21, KB1L11, KB1L01, KB1L9, KB1L8, KB1L7, KB1L6, KB1L5, KB1L4, KB1L3, KB1L2, KB1_mac_mult1);
KB1_mac_out5_a_rep = UNSIGNED(KB1_mac_out5_a_data);
KB1_mac_out5_b_data = DATA(KB1L801, KB1L701, KB1L601, KB1L501, KB1L401, KB1L301, KB1L201, KB1L101, KB1L001, KB1L99, KB1L89, KB1L79, KB1L69, KB1L59, KB1L49, KB1L39, KB1L29, KB1L19, KB1L09, KB1L98, KB1L88, KB1L78, KB1L68, KB1L58, KB1L48, KB1L38, KB1L28, KB1L18, KB1L08, KB1L97, KB1L87, KB1L77, KB1L67, KB1L57, KB1L47, KB1_mac_mult2);
KB1_mac_out5_b_rep = SIGNED(KB1_mac_out5_b_data);
KB1_mac_out5_c_data = DATA(KB1L081, KB1L971, KB1L871, KB1L771, KB1L671, KB1L571, KB1L471, KB1L371, KB1L271, KB1L171, KB1L071, KB1L961, KB1L861, KB1L761, KB1L661, KB1L561, KB1L461, KB1L361, KB1L261, KB1L161, KB1L061, KB1L951, KB1L851, KB1L751, KB1L651, KB1L551, KB1L451, KB1L351, KB1L251, KB1L151, KB1L051, KB1L941, KB1L841, KB1L741, KB1L641, KB1_mac_mult3);
KB1_mac_out5_c_rep = SIGNED(KB1_mac_out5_c_data);
KB1_mac_out5_d_data = DATA(KB1L252, KB1L152, KB1L052, KB1L942, KB1L842, KB1L742, KB1L642, KB1L542, KB1L442, KB1L342, KB1L242, KB1L142, KB1L042, KB1L932, KB1L832, KB1L732, KB1L632, KB1L532, KB1L432, KB1L332, KB1L232, KB1L132, KB1L032, KB1L922, KB1L822, KB1L722, KB1L622, KB1L522, KB1L422, KB1L322, KB1L222, KB1L122, KB1L022, KB1L912, KB1L812, KB1_mac_mult4);
KB1_mac_out5_d_rep = SIGNED(KB1_mac_out5_d_data);
KB1_mac_out5_result = KB1_mac_out5_a_rep + (KB1_mac_out5_b_rep << 36) + (KB1_mac_out5_c_rep << 18) + (KB1_mac_out5_d_rep << 18);
KB1_result[0] = KB1_mac_out5_result[8];

--KB1_result[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[1]
KB1_result[1] = KB1_mac_out5_result[9];

--KB1_result[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[2]
KB1_result[2] = KB1_mac_out5_result[10];

--KB1_result[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[3]
KB1_result[3] = KB1_mac_out5_result[11];

--KB1_result[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[4]
KB1_result[4] = KB1_mac_out5_result[12];

--KB1_result[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[5]
KB1_result[5] = KB1_mac_out5_result[13];

--KB1_result[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[6]
KB1_result[6] = KB1_mac_out5_result[14];

--KB1_result[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[7]
KB1_result[7] = KB1_mac_out5_result[15];

--KB1_result[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[8]
KB1_result[8] = KB1_mac_out5_result[16];

--KB1_result[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[9]
KB1_result[9] = KB1_mac_out5_result[17];

--KB1_result[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[10]
KB1_result[10] = KB1_mac_out5_result[18];

--KB1_result[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[11]
KB1_result[11] = KB1_mac_out5_result[19];

--KB1_result[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[12]
KB1_result[12] = KB1_mac_out5_result[20];

--KB1_result[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[13]
KB1_result[13] = KB1_mac_out5_result[21];

--KB1_result[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[14]
KB1_result[14] = KB1_mac_out5_result[22];

--KB1_result[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[15]
KB1_result[15] = KB1_mac_out5_result[23];

--KB1_result[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[16]
KB1_result[16] = KB1_mac_out5_result[24];

--KB1_result[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[17]
KB1_result[17] = KB1_mac_out5_result[25];

--KB1_result[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[18]
KB1_result[18] = KB1_mac_out5_result[26];

--KB1_result[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[19]
KB1_result[19] = KB1_mac_out5_result[27];

--KB1_result[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[20]
KB1_result[20] = KB1_mac_out5_result[28];

--KB1_result[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[21]
KB1_result[21] = KB1_mac_out5_result[29];

--KB1_result[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[22]
KB1_result[22] = KB1_mac_out5_result[30];

--KB1_result[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[23]
KB1_result[23] = KB1_mac_out5_result[31];

--KB1_result[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[24]
KB1_result[24] = KB1_mac_out5_result[32];

--KB1_result[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[25]
KB1_result[25] = KB1_mac_out5_result[33];

--KB1_result[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[26]
KB1_result[26] = KB1_mac_out5_result[34];

--KB1_result[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[27]
KB1_result[27] = KB1_mac_out5_result[35];

--KB1_result[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[28]
KB1_result[28] = KB1_mac_out5_result[36];

--KB1_result[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[29]
KB1_result[29] = KB1_mac_out5_result[37];

--KB1_result[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[30]
KB1_result[30] = KB1_mac_out5_result[38];

--KB1_result[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[31]
KB1_result[31] = KB1_mac_out5_result[39];


--GB1L744 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~102
--operation mode is normal

GB1L744_carry_eqn = GB1L544;
GB1L744 = GB1L36 & M11_safe_q[31] & GB1L744_carry_eqn # !GB1L36 & (M11_safe_q[31] # GB1L744_carry_eqn);


--X1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[12]_PORT_A_data_in = U1L37;
X1_q_b[12]_PORT_A_data_in_reg = DFFE(X1_q_b[12]_PORT_A_data_in, X1_q_b[12]_clock_0, , , );
X1_q_b[12]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[12]_PORT_A_address_reg = DFFE(X1_q_b[12]_PORT_A_address, X1_q_b[12]_clock_0, , , );
X1_q_b[12]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[12]_PORT_B_address_reg = DFFE(X1_q_b[12]_PORT_B_address, X1_q_b[12]_clock_1, , , );
X1_q_b[12]_PORT_A_write_enable = U1L461Q;
X1_q_b[12]_PORT_A_write_enable_reg = DFFE(X1_q_b[12]_PORT_A_write_enable, X1_q_b[12]_clock_0, , , );
X1_q_b[12]_PORT_B_read_enable = VCC;
X1_q_b[12]_PORT_B_read_enable_reg = DFFE(X1_q_b[12]_PORT_B_read_enable, X1_q_b[12]_clock_1, , , );
X1_q_b[12]_clock_0 = LB1__clk0;
X1_q_b[12]_clock_1 = !LB1__clk0;
X1_q_b[12]_PORT_B_data_out = MEMORY(X1_q_b[12]_PORT_A_data_in_reg, , X1_q_b[12]_PORT_A_address_reg, X1_q_b[12]_PORT_B_address_reg, X1_q_b[12]_PORT_A_write_enable_reg, X1_q_b[12]_PORT_B_read_enable_reg, , , X1_q_b[12]_clock_0, X1_q_b[12]_clock_1, , , , );
X1_q_b[12] = X1_q_b[12]_PORT_B_data_out[0];


--W1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~53
--operation mode is normal

W1L15 = X1_q_b[12] & W1L37Q;


--X1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[11]_PORT_A_data_in = U1L27;
X1_q_b[11]_PORT_A_data_in_reg = DFFE(X1_q_b[11]_PORT_A_data_in, X1_q_b[11]_clock_0, , , );
X1_q_b[11]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[11]_PORT_A_address_reg = DFFE(X1_q_b[11]_PORT_A_address, X1_q_b[11]_clock_0, , , );
X1_q_b[11]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[11]_PORT_B_address_reg = DFFE(X1_q_b[11]_PORT_B_address, X1_q_b[11]_clock_1, , , );
X1_q_b[11]_PORT_A_write_enable = U1L461Q;
X1_q_b[11]_PORT_A_write_enable_reg = DFFE(X1_q_b[11]_PORT_A_write_enable, X1_q_b[11]_clock_0, , , );
X1_q_b[11]_PORT_B_read_enable = VCC;
X1_q_b[11]_PORT_B_read_enable_reg = DFFE(X1_q_b[11]_PORT_B_read_enable, X1_q_b[11]_clock_1, , , );
X1_q_b[11]_clock_0 = LB1__clk0;
X1_q_b[11]_clock_1 = !LB1__clk0;
X1_q_b[11]_PORT_B_data_out = MEMORY(X1_q_b[11]_PORT_A_data_in_reg, , X1_q_b[11]_PORT_A_address_reg, X1_q_b[11]_PORT_B_address_reg, X1_q_b[11]_PORT_A_write_enable_reg, X1_q_b[11]_PORT_B_read_enable_reg, , , X1_q_b[11]_clock_0, X1_q_b[11]_clock_1, , , , );
X1_q_b[11] = X1_q_b[11]_PORT_B_data_out[0];


--W1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~54
--operation mode is normal

W1L05 = X1_q_b[11] & W1L37Q;


--X1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[10]_PORT_A_data_in = U1L17;
X1_q_b[10]_PORT_A_data_in_reg = DFFE(X1_q_b[10]_PORT_A_data_in, X1_q_b[10]_clock_0, , , );
X1_q_b[10]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[10]_PORT_A_address_reg = DFFE(X1_q_b[10]_PORT_A_address, X1_q_b[10]_clock_0, , , );
X1_q_b[10]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[10]_PORT_B_address_reg = DFFE(X1_q_b[10]_PORT_B_address, X1_q_b[10]_clock_1, , , );
X1_q_b[10]_PORT_A_write_enable = U1L461Q;
X1_q_b[10]_PORT_A_write_enable_reg = DFFE(X1_q_b[10]_PORT_A_write_enable, X1_q_b[10]_clock_0, , , );
X1_q_b[10]_PORT_B_read_enable = VCC;
X1_q_b[10]_PORT_B_read_enable_reg = DFFE(X1_q_b[10]_PORT_B_read_enable, X1_q_b[10]_clock_1, , , );
X1_q_b[10]_clock_0 = LB1__clk0;
X1_q_b[10]_clock_1 = !LB1__clk0;
X1_q_b[10]_PORT_B_data_out = MEMORY(X1_q_b[10]_PORT_A_data_in_reg, , X1_q_b[10]_PORT_A_address_reg, X1_q_b[10]_PORT_B_address_reg, X1_q_b[10]_PORT_A_write_enable_reg, X1_q_b[10]_PORT_B_read_enable_reg, , , X1_q_b[10]_clock_0, X1_q_b[10]_clock_1, , , , );
X1_q_b[10] = X1_q_b[10]_PORT_B_data_out[0];


--W1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~55
--operation mode is normal

W1L94 = X1_q_b[10] & W1L37Q;


--X1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[9]_PORT_A_data_in = U1L07;
X1_q_b[9]_PORT_A_data_in_reg = DFFE(X1_q_b[9]_PORT_A_data_in, X1_q_b[9]_clock_0, , , );
X1_q_b[9]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[9]_PORT_A_address_reg = DFFE(X1_q_b[9]_PORT_A_address, X1_q_b[9]_clock_0, , , );
X1_q_b[9]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[9]_PORT_B_address_reg = DFFE(X1_q_b[9]_PORT_B_address, X1_q_b[9]_clock_1, , , );
X1_q_b[9]_PORT_A_write_enable = U1L461Q;
X1_q_b[9]_PORT_A_write_enable_reg = DFFE(X1_q_b[9]_PORT_A_write_enable, X1_q_b[9]_clock_0, , , );
X1_q_b[9]_PORT_B_read_enable = VCC;
X1_q_b[9]_PORT_B_read_enable_reg = DFFE(X1_q_b[9]_PORT_B_read_enable, X1_q_b[9]_clock_1, , , );
X1_q_b[9]_clock_0 = LB1__clk0;
X1_q_b[9]_clock_1 = !LB1__clk0;
X1_q_b[9]_PORT_B_data_out = MEMORY(X1_q_b[9]_PORT_A_data_in_reg, , X1_q_b[9]_PORT_A_address_reg, X1_q_b[9]_PORT_B_address_reg, X1_q_b[9]_PORT_A_write_enable_reg, X1_q_b[9]_PORT_B_read_enable_reg, , , X1_q_b[9]_clock_0, X1_q_b[9]_clock_1, , , , );
X1_q_b[9] = X1_q_b[9]_PORT_B_data_out[0];


--W1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~56
--operation mode is normal

W1L84 = X1_q_b[9] & W1L37Q;


--X1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[8]_PORT_A_data_in = U1L96;
X1_q_b[8]_PORT_A_data_in_reg = DFFE(X1_q_b[8]_PORT_A_data_in, X1_q_b[8]_clock_0, , , );
X1_q_b[8]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[8]_PORT_A_address_reg = DFFE(X1_q_b[8]_PORT_A_address, X1_q_b[8]_clock_0, , , );
X1_q_b[8]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[8]_PORT_B_address_reg = DFFE(X1_q_b[8]_PORT_B_address, X1_q_b[8]_clock_1, , , );
X1_q_b[8]_PORT_A_write_enable = U1L461Q;
X1_q_b[8]_PORT_A_write_enable_reg = DFFE(X1_q_b[8]_PORT_A_write_enable, X1_q_b[8]_clock_0, , , );
X1_q_b[8]_PORT_B_read_enable = VCC;
X1_q_b[8]_PORT_B_read_enable_reg = DFFE(X1_q_b[8]_PORT_B_read_enable, X1_q_b[8]_clock_1, , , );
X1_q_b[8]_clock_0 = LB1__clk0;
X1_q_b[8]_clock_1 = !LB1__clk0;
X1_q_b[8]_PORT_B_data_out = MEMORY(X1_q_b[8]_PORT_A_data_in_reg, , X1_q_b[8]_PORT_A_address_reg, X1_q_b[8]_PORT_B_address_reg, X1_q_b[8]_PORT_A_write_enable_reg, X1_q_b[8]_PORT_B_read_enable_reg, , , X1_q_b[8]_clock_0, X1_q_b[8]_clock_1, , , , );
X1_q_b[8] = X1_q_b[8]_PORT_B_data_out[0];


--W1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~57
--operation mode is normal

W1L74 = X1_q_b[8] & W1L37Q;


--X1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[7]_PORT_A_data_in = U1L86;
X1_q_b[7]_PORT_A_data_in_reg = DFFE(X1_q_b[7]_PORT_A_data_in, X1_q_b[7]_clock_0, , , );
X1_q_b[7]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[7]_PORT_A_address_reg = DFFE(X1_q_b[7]_PORT_A_address, X1_q_b[7]_clock_0, , , );
X1_q_b[7]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[7]_PORT_B_address_reg = DFFE(X1_q_b[7]_PORT_B_address, X1_q_b[7]_clock_1, , , );
X1_q_b[7]_PORT_A_write_enable = U1L461Q;
X1_q_b[7]_PORT_A_write_enable_reg = DFFE(X1_q_b[7]_PORT_A_write_enable, X1_q_b[7]_clock_0, , , );
X1_q_b[7]_PORT_B_read_enable = VCC;
X1_q_b[7]_PORT_B_read_enable_reg = DFFE(X1_q_b[7]_PORT_B_read_enable, X1_q_b[7]_clock_1, , , );
X1_q_b[7]_clock_0 = LB1__clk0;
X1_q_b[7]_clock_1 = !LB1__clk0;
X1_q_b[7]_PORT_B_data_out = MEMORY(X1_q_b[7]_PORT_A_data_in_reg, , X1_q_b[7]_PORT_A_address_reg, X1_q_b[7]_PORT_B_address_reg, X1_q_b[7]_PORT_A_write_enable_reg, X1_q_b[7]_PORT_B_read_enable_reg, , , X1_q_b[7]_clock_0, X1_q_b[7]_clock_1, , , , );
X1_q_b[7] = X1_q_b[7]_PORT_B_data_out[0];


--W1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~58
--operation mode is normal

W1L64 = X1_q_b[7] & W1L37Q;


--X1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[6]_PORT_A_data_in = U1L76;
X1_q_b[6]_PORT_A_data_in_reg = DFFE(X1_q_b[6]_PORT_A_data_in, X1_q_b[6]_clock_0, , , );
X1_q_b[6]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[6]_PORT_A_address_reg = DFFE(X1_q_b[6]_PORT_A_address, X1_q_b[6]_clock_0, , , );
X1_q_b[6]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[6]_PORT_B_address_reg = DFFE(X1_q_b[6]_PORT_B_address, X1_q_b[6]_clock_1, , , );
X1_q_b[6]_PORT_A_write_enable = U1L461Q;
X1_q_b[6]_PORT_A_write_enable_reg = DFFE(X1_q_b[6]_PORT_A_write_enable, X1_q_b[6]_clock_0, , , );
X1_q_b[6]_PORT_B_read_enable = VCC;
X1_q_b[6]_PORT_B_read_enable_reg = DFFE(X1_q_b[6]_PORT_B_read_enable, X1_q_b[6]_clock_1, , , );
X1_q_b[6]_clock_0 = LB1__clk0;
X1_q_b[6]_clock_1 = !LB1__clk0;
X1_q_b[6]_PORT_B_data_out = MEMORY(X1_q_b[6]_PORT_A_data_in_reg, , X1_q_b[6]_PORT_A_address_reg, X1_q_b[6]_PORT_B_address_reg, X1_q_b[6]_PORT_A_write_enable_reg, X1_q_b[6]_PORT_B_read_enable_reg, , , X1_q_b[6]_clock_0, X1_q_b[6]_clock_1, , , , );
X1_q_b[6] = X1_q_b[6]_PORT_B_data_out[0];


--W1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~59
--operation mode is normal

W1L54 = X1_q_b[6] & W1L37Q;


--H1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|next_state.wr~54
--operation mode is normal

H1L4 = W1L37Q & W1L77 & !H1L1Q;


--U1L661Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30
--operation mode is normal

U1L661Q_lut_out = !AB1L45 & !AB1L95 & U1L511Q & U1L951Q;
U1L661Q = DFFEA(U1L661Q_lut_out, LB1__clk0, !rst, , , , );


--J02_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16]
--operation mode is normal

J02_reg_o[16]_lut_out = BB1_reg[16];
J02_reg_o[16] = DFFEA(J02_reg_o[16]_lut_out, LB1__clk0, !rst, , U1L371, , );


--C1L8Q is dispatch:cmd0|pres_state~20
--operation mode is normal

C1L8Q_lut_out = !C1L9Q & (U1L661Q # C1L8Q # U1L761Q);
C1L8Q = DFFEA(C1L8Q_lut_out, LB1__clk0, !rst, , , , );


--J02_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17]
--operation mode is normal

J02_reg_o[17]_lut_out = BB1_reg[17];
J02_reg_o[17] = DFFEA(J02_reg_o[17]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22]
--operation mode is normal

J02_reg_o[22]_lut_out = BB1_reg[22];
J02_reg_o[22] = DFFEA(J02_reg_o[22]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19]
--operation mode is normal

J02_reg_o[19]_lut_out = BB1_reg[19];
J02_reg_o[19] = DFFEA(J02_reg_o[19]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23]
--operation mode is normal

J02_reg_o[23]_lut_out = BB1_reg[23];
J02_reg_o[23] = DFFEA(J02_reg_o[23]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20]
--operation mode is normal

J02_reg_o[20]_lut_out = BB1_reg[20];
J02_reg_o[20] = DFFEA(J02_reg_o[20]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21]
--operation mode is normal

J02_reg_o[21]_lut_out = BB1_reg[21];
J02_reg_o[21] = DFFEA(J02_reg_o[21]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18]
--operation mode is normal

J02_reg_o[18]_lut_out = BB1_reg[18];
J02_reg_o[18] = DFFEA(J02_reg_o[18]_lut_out, LB1__clk0, !rst, , U1L371, , );


--Z8L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135
--operation mode is normal

Z8L2 = !M9_safe_q[3] # !M9_safe_q[2] # !M9_safe_q[1] # !M9_safe_q[0];


--Z8L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136
--operation mode is normal

Z8L3 = !M9_safe_q[11] # !M9_safe_q[7] # !M9_safe_q[5] # !M9_safe_q[4];


--Z8L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137
--operation mode is normal

Z8L4 = !M9_safe_q[10] # !M9_safe_q[8];


--Z8L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138
--operation mode is normal

Z8L5 = Z8L4 # !M9_safe_q[9] # !M9_safe_q[12] # !M9_safe_q[6];


--Z8L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13
--operation mode is normal

Z8L1 = !Z8L2 & !Z8L3 & !Z8L5 # !W1L27Q;


--W1_addr_ena is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena
--operation mode is normal

W1_addr_ena = A1L382 # H1L1Q & H1L7 # !W1L27Q;


--BB1_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

BB1_reg[3]_lut_out = U1L311Q & J12_reg_o[3] # !U1L311Q & (U1L811Q & J12_reg_o[3] # !U1L811Q & BB1_reg[4]);
BB1_reg[3] = DFFEA(BB1_reg[3]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~63
--operation mode is normal

U1L46 = U1L461Q & BB1_reg[3];


--X1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[30]_PORT_A_data_in = U1L19;
X1_q_b[30]_PORT_A_data_in_reg = DFFE(X1_q_b[30]_PORT_A_data_in, X1_q_b[30]_clock_0, , , );
X1_q_b[30]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[30]_PORT_A_address_reg = DFFE(X1_q_b[30]_PORT_A_address, X1_q_b[30]_clock_0, , , );
X1_q_b[30]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[30]_PORT_B_address_reg = DFFE(X1_q_b[30]_PORT_B_address, X1_q_b[30]_clock_1, , , );
X1_q_b[30]_PORT_A_write_enable = U1L461Q;
X1_q_b[30]_PORT_A_write_enable_reg = DFFE(X1_q_b[30]_PORT_A_write_enable, X1_q_b[30]_clock_0, , , );
X1_q_b[30]_PORT_B_read_enable = VCC;
X1_q_b[30]_PORT_B_read_enable_reg = DFFE(X1_q_b[30]_PORT_B_read_enable, X1_q_b[30]_clock_1, , , );
X1_q_b[30]_clock_0 = LB1__clk0;
X1_q_b[30]_clock_1 = !LB1__clk0;
X1_q_b[30]_PORT_B_data_out = MEMORY(X1_q_b[30]_PORT_A_data_in_reg, , X1_q_b[30]_PORT_A_address_reg, X1_q_b[30]_PORT_B_address_reg, X1_q_b[30]_PORT_A_write_enable_reg, X1_q_b[30]_PORT_B_read_enable_reg, , , X1_q_b[30]_clock_0, X1_q_b[30]_clock_1, , , , );
X1_q_b[30] = X1_q_b[30]_PORT_B_data_out[0];


--W1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~35
--operation mode is normal

W1L96 = X1_q_b[30] & W1L37Q;


--HB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21
--operation mode is normal

HB1L3Q_lut_out = W1L37Q & (HB1L3Q # HB1L112);
HB1L3Q = DFFEA(HB1L3Q_lut_out, LB1__clk0, !rst, , , , );


--A1L472 is reduce_nor~587
--operation mode is normal

A1L472 = W1L37Q & J41_reg_o[17] & !J41_reg_o[16];


--A1L662 is reduce_nor~39
--operation mode is normal

A1L662 = W1L4 & A1L072 & A1L272 & A1L472;


--HB1L752 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7
--operation mode is normal

HB1L752 = HB1L3Q & A1L662;


--X1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[29]_PORT_A_data_in = U1L09;
X1_q_b[29]_PORT_A_data_in_reg = DFFE(X1_q_b[29]_PORT_A_data_in, X1_q_b[29]_clock_0, , , );
X1_q_b[29]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[29]_PORT_A_address_reg = DFFE(X1_q_b[29]_PORT_A_address, X1_q_b[29]_clock_0, , , );
X1_q_b[29]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[29]_PORT_B_address_reg = DFFE(X1_q_b[29]_PORT_B_address, X1_q_b[29]_clock_1, , , );
X1_q_b[29]_PORT_A_write_enable = U1L461Q;
X1_q_b[29]_PORT_A_write_enable_reg = DFFE(X1_q_b[29]_PORT_A_write_enable, X1_q_b[29]_clock_0, , , );
X1_q_b[29]_PORT_B_read_enable = VCC;
X1_q_b[29]_PORT_B_read_enable_reg = DFFE(X1_q_b[29]_PORT_B_read_enable, X1_q_b[29]_clock_1, , , );
X1_q_b[29]_clock_0 = LB1__clk0;
X1_q_b[29]_clock_1 = !LB1__clk0;
X1_q_b[29]_PORT_B_data_out = MEMORY(X1_q_b[29]_PORT_A_data_in_reg, , X1_q_b[29]_PORT_A_address_reg, X1_q_b[29]_PORT_B_address_reg, X1_q_b[29]_PORT_A_write_enable_reg, X1_q_b[29]_PORT_B_read_enable_reg, , , X1_q_b[29]_clock_0, X1_q_b[29]_clock_1, , , , );
X1_q_b[29] = X1_q_b[29]_PORT_B_data_out[0];


--W1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~36
--operation mode is normal

W1L86 = X1_q_b[29] & W1L37Q;


--X1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[28]_PORT_A_data_in = U1L98;
X1_q_b[28]_PORT_A_data_in_reg = DFFE(X1_q_b[28]_PORT_A_data_in, X1_q_b[28]_clock_0, , , );
X1_q_b[28]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[28]_PORT_A_address_reg = DFFE(X1_q_b[28]_PORT_A_address, X1_q_b[28]_clock_0, , , );
X1_q_b[28]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[28]_PORT_B_address_reg = DFFE(X1_q_b[28]_PORT_B_address, X1_q_b[28]_clock_1, , , );
X1_q_b[28]_PORT_A_write_enable = U1L461Q;
X1_q_b[28]_PORT_A_write_enable_reg = DFFE(X1_q_b[28]_PORT_A_write_enable, X1_q_b[28]_clock_0, , , );
X1_q_b[28]_PORT_B_read_enable = VCC;
X1_q_b[28]_PORT_B_read_enable_reg = DFFE(X1_q_b[28]_PORT_B_read_enable, X1_q_b[28]_clock_1, , , );
X1_q_b[28]_clock_0 = LB1__clk0;
X1_q_b[28]_clock_1 = !LB1__clk0;
X1_q_b[28]_PORT_B_data_out = MEMORY(X1_q_b[28]_PORT_A_data_in_reg, , X1_q_b[28]_PORT_A_address_reg, X1_q_b[28]_PORT_B_address_reg, X1_q_b[28]_PORT_A_write_enable_reg, X1_q_b[28]_PORT_B_read_enable_reg, , , X1_q_b[28]_clock_0, X1_q_b[28]_clock_1, , , , );
X1_q_b[28] = X1_q_b[28]_PORT_B_data_out[0];


--W1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~37
--operation mode is normal

W1L76 = X1_q_b[28] & W1L37Q;


--X1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[27]_PORT_A_data_in = U1L88;
X1_q_b[27]_PORT_A_data_in_reg = DFFE(X1_q_b[27]_PORT_A_data_in, X1_q_b[27]_clock_0, , , );
X1_q_b[27]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[27]_PORT_A_address_reg = DFFE(X1_q_b[27]_PORT_A_address, X1_q_b[27]_clock_0, , , );
X1_q_b[27]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[27]_PORT_B_address_reg = DFFE(X1_q_b[27]_PORT_B_address, X1_q_b[27]_clock_1, , , );
X1_q_b[27]_PORT_A_write_enable = U1L461Q;
X1_q_b[27]_PORT_A_write_enable_reg = DFFE(X1_q_b[27]_PORT_A_write_enable, X1_q_b[27]_clock_0, , , );
X1_q_b[27]_PORT_B_read_enable = VCC;
X1_q_b[27]_PORT_B_read_enable_reg = DFFE(X1_q_b[27]_PORT_B_read_enable, X1_q_b[27]_clock_1, , , );
X1_q_b[27]_clock_0 = LB1__clk0;
X1_q_b[27]_clock_1 = !LB1__clk0;
X1_q_b[27]_PORT_B_data_out = MEMORY(X1_q_b[27]_PORT_A_data_in_reg, , X1_q_b[27]_PORT_A_address_reg, X1_q_b[27]_PORT_B_address_reg, X1_q_b[27]_PORT_A_write_enable_reg, X1_q_b[27]_PORT_B_read_enable_reg, , , X1_q_b[27]_clock_0, X1_q_b[27]_clock_1, , , , );
X1_q_b[27] = X1_q_b[27]_PORT_B_data_out[0];


--W1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~38
--operation mode is normal

W1L66 = X1_q_b[27] & W1L37Q;


--X1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[26]_PORT_A_data_in = U1L78;
X1_q_b[26]_PORT_A_data_in_reg = DFFE(X1_q_b[26]_PORT_A_data_in, X1_q_b[26]_clock_0, , , );
X1_q_b[26]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[26]_PORT_A_address_reg = DFFE(X1_q_b[26]_PORT_A_address, X1_q_b[26]_clock_0, , , );
X1_q_b[26]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[26]_PORT_B_address_reg = DFFE(X1_q_b[26]_PORT_B_address, X1_q_b[26]_clock_1, , , );
X1_q_b[26]_PORT_A_write_enable = U1L461Q;
X1_q_b[26]_PORT_A_write_enable_reg = DFFE(X1_q_b[26]_PORT_A_write_enable, X1_q_b[26]_clock_0, , , );
X1_q_b[26]_PORT_B_read_enable = VCC;
X1_q_b[26]_PORT_B_read_enable_reg = DFFE(X1_q_b[26]_PORT_B_read_enable, X1_q_b[26]_clock_1, , , );
X1_q_b[26]_clock_0 = LB1__clk0;
X1_q_b[26]_clock_1 = !LB1__clk0;
X1_q_b[26]_PORT_B_data_out = MEMORY(X1_q_b[26]_PORT_A_data_in_reg, , X1_q_b[26]_PORT_A_address_reg, X1_q_b[26]_PORT_B_address_reg, X1_q_b[26]_PORT_A_write_enable_reg, X1_q_b[26]_PORT_B_read_enable_reg, , , X1_q_b[26]_clock_0, X1_q_b[26]_clock_1, , , , );
X1_q_b[26] = X1_q_b[26]_PORT_B_data_out[0];


--W1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~39
--operation mode is normal

W1L56 = X1_q_b[26] & W1L37Q;


--X1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[25]_PORT_A_data_in = U1L68;
X1_q_b[25]_PORT_A_data_in_reg = DFFE(X1_q_b[25]_PORT_A_data_in, X1_q_b[25]_clock_0, , , );
X1_q_b[25]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[25]_PORT_A_address_reg = DFFE(X1_q_b[25]_PORT_A_address, X1_q_b[25]_clock_0, , , );
X1_q_b[25]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[25]_PORT_B_address_reg = DFFE(X1_q_b[25]_PORT_B_address, X1_q_b[25]_clock_1, , , );
X1_q_b[25]_PORT_A_write_enable = U1L461Q;
X1_q_b[25]_PORT_A_write_enable_reg = DFFE(X1_q_b[25]_PORT_A_write_enable, X1_q_b[25]_clock_0, , , );
X1_q_b[25]_PORT_B_read_enable = VCC;
X1_q_b[25]_PORT_B_read_enable_reg = DFFE(X1_q_b[25]_PORT_B_read_enable, X1_q_b[25]_clock_1, , , );
X1_q_b[25]_clock_0 = LB1__clk0;
X1_q_b[25]_clock_1 = !LB1__clk0;
X1_q_b[25]_PORT_B_data_out = MEMORY(X1_q_b[25]_PORT_A_data_in_reg, , X1_q_b[25]_PORT_A_address_reg, X1_q_b[25]_PORT_B_address_reg, X1_q_b[25]_PORT_A_write_enable_reg, X1_q_b[25]_PORT_B_read_enable_reg, , , X1_q_b[25]_clock_0, X1_q_b[25]_clock_1, , , , );
X1_q_b[25] = X1_q_b[25]_PORT_B_data_out[0];


--W1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~40
--operation mode is normal

W1L46 = X1_q_b[25] & W1L37Q;


--X1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[24]_PORT_A_data_in = U1L58;
X1_q_b[24]_PORT_A_data_in_reg = DFFE(X1_q_b[24]_PORT_A_data_in, X1_q_b[24]_clock_0, , , );
X1_q_b[24]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[24]_PORT_A_address_reg = DFFE(X1_q_b[24]_PORT_A_address, X1_q_b[24]_clock_0, , , );
X1_q_b[24]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[24]_PORT_B_address_reg = DFFE(X1_q_b[24]_PORT_B_address, X1_q_b[24]_clock_1, , , );
X1_q_b[24]_PORT_A_write_enable = U1L461Q;
X1_q_b[24]_PORT_A_write_enable_reg = DFFE(X1_q_b[24]_PORT_A_write_enable, X1_q_b[24]_clock_0, , , );
X1_q_b[24]_PORT_B_read_enable = VCC;
X1_q_b[24]_PORT_B_read_enable_reg = DFFE(X1_q_b[24]_PORT_B_read_enable, X1_q_b[24]_clock_1, , , );
X1_q_b[24]_clock_0 = LB1__clk0;
X1_q_b[24]_clock_1 = !LB1__clk0;
X1_q_b[24]_PORT_B_data_out = MEMORY(X1_q_b[24]_PORT_A_data_in_reg, , X1_q_b[24]_PORT_A_address_reg, X1_q_b[24]_PORT_B_address_reg, X1_q_b[24]_PORT_A_write_enable_reg, X1_q_b[24]_PORT_B_read_enable_reg, , , X1_q_b[24]_clock_0, X1_q_b[24]_clock_1, , , , );
X1_q_b[24] = X1_q_b[24]_PORT_B_data_out[0];


--W1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~41
--operation mode is normal

W1L36 = X1_q_b[24] & W1L37Q;


--X1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[23]_PORT_A_data_in = U1L48;
X1_q_b[23]_PORT_A_data_in_reg = DFFE(X1_q_b[23]_PORT_A_data_in, X1_q_b[23]_clock_0, , , );
X1_q_b[23]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[23]_PORT_A_address_reg = DFFE(X1_q_b[23]_PORT_A_address, X1_q_b[23]_clock_0, , , );
X1_q_b[23]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[23]_PORT_B_address_reg = DFFE(X1_q_b[23]_PORT_B_address, X1_q_b[23]_clock_1, , , );
X1_q_b[23]_PORT_A_write_enable = U1L461Q;
X1_q_b[23]_PORT_A_write_enable_reg = DFFE(X1_q_b[23]_PORT_A_write_enable, X1_q_b[23]_clock_0, , , );
X1_q_b[23]_PORT_B_read_enable = VCC;
X1_q_b[23]_PORT_B_read_enable_reg = DFFE(X1_q_b[23]_PORT_B_read_enable, X1_q_b[23]_clock_1, , , );
X1_q_b[23]_clock_0 = LB1__clk0;
X1_q_b[23]_clock_1 = !LB1__clk0;
X1_q_b[23]_PORT_B_data_out = MEMORY(X1_q_b[23]_PORT_A_data_in_reg, , X1_q_b[23]_PORT_A_address_reg, X1_q_b[23]_PORT_B_address_reg, X1_q_b[23]_PORT_A_write_enable_reg, X1_q_b[23]_PORT_B_read_enable_reg, , , X1_q_b[23]_clock_0, X1_q_b[23]_clock_1, , , , );
X1_q_b[23] = X1_q_b[23]_PORT_B_data_out[0];


--W1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~42
--operation mode is normal

W1L26 = X1_q_b[23] & W1L37Q;


--X1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[22]_PORT_A_data_in = U1L38;
X1_q_b[22]_PORT_A_data_in_reg = DFFE(X1_q_b[22]_PORT_A_data_in, X1_q_b[22]_clock_0, , , );
X1_q_b[22]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[22]_PORT_A_address_reg = DFFE(X1_q_b[22]_PORT_A_address, X1_q_b[22]_clock_0, , , );
X1_q_b[22]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[22]_PORT_B_address_reg = DFFE(X1_q_b[22]_PORT_B_address, X1_q_b[22]_clock_1, , , );
X1_q_b[22]_PORT_A_write_enable = U1L461Q;
X1_q_b[22]_PORT_A_write_enable_reg = DFFE(X1_q_b[22]_PORT_A_write_enable, X1_q_b[22]_clock_0, , , );
X1_q_b[22]_PORT_B_read_enable = VCC;
X1_q_b[22]_PORT_B_read_enable_reg = DFFE(X1_q_b[22]_PORT_B_read_enable, X1_q_b[22]_clock_1, , , );
X1_q_b[22]_clock_0 = LB1__clk0;
X1_q_b[22]_clock_1 = !LB1__clk0;
X1_q_b[22]_PORT_B_data_out = MEMORY(X1_q_b[22]_PORT_A_data_in_reg, , X1_q_b[22]_PORT_A_address_reg, X1_q_b[22]_PORT_B_address_reg, X1_q_b[22]_PORT_A_write_enable_reg, X1_q_b[22]_PORT_B_read_enable_reg, , , X1_q_b[22]_clock_0, X1_q_b[22]_clock_1, , , , );
X1_q_b[22] = X1_q_b[22]_PORT_B_data_out[0];


--W1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~43
--operation mode is normal

W1L16 = X1_q_b[22] & W1L37Q;


--X1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[21]_PORT_A_data_in = U1L28;
X1_q_b[21]_PORT_A_data_in_reg = DFFE(X1_q_b[21]_PORT_A_data_in, X1_q_b[21]_clock_0, , , );
X1_q_b[21]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[21]_PORT_A_address_reg = DFFE(X1_q_b[21]_PORT_A_address, X1_q_b[21]_clock_0, , , );
X1_q_b[21]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[21]_PORT_B_address_reg = DFFE(X1_q_b[21]_PORT_B_address, X1_q_b[21]_clock_1, , , );
X1_q_b[21]_PORT_A_write_enable = U1L461Q;
X1_q_b[21]_PORT_A_write_enable_reg = DFFE(X1_q_b[21]_PORT_A_write_enable, X1_q_b[21]_clock_0, , , );
X1_q_b[21]_PORT_B_read_enable = VCC;
X1_q_b[21]_PORT_B_read_enable_reg = DFFE(X1_q_b[21]_PORT_B_read_enable, X1_q_b[21]_clock_1, , , );
X1_q_b[21]_clock_0 = LB1__clk0;
X1_q_b[21]_clock_1 = !LB1__clk0;
X1_q_b[21]_PORT_B_data_out = MEMORY(X1_q_b[21]_PORT_A_data_in_reg, , X1_q_b[21]_PORT_A_address_reg, X1_q_b[21]_PORT_B_address_reg, X1_q_b[21]_PORT_A_write_enable_reg, X1_q_b[21]_PORT_B_read_enable_reg, , , X1_q_b[21]_clock_0, X1_q_b[21]_clock_1, , , , );
X1_q_b[21] = X1_q_b[21]_PORT_B_data_out[0];


--W1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~44
--operation mode is normal

W1L06 = X1_q_b[21] & W1L37Q;


--X1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[20]_PORT_A_data_in = U1L18;
X1_q_b[20]_PORT_A_data_in_reg = DFFE(X1_q_b[20]_PORT_A_data_in, X1_q_b[20]_clock_0, , , );
X1_q_b[20]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[20]_PORT_A_address_reg = DFFE(X1_q_b[20]_PORT_A_address, X1_q_b[20]_clock_0, , , );
X1_q_b[20]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[20]_PORT_B_address_reg = DFFE(X1_q_b[20]_PORT_B_address, X1_q_b[20]_clock_1, , , );
X1_q_b[20]_PORT_A_write_enable = U1L461Q;
X1_q_b[20]_PORT_A_write_enable_reg = DFFE(X1_q_b[20]_PORT_A_write_enable, X1_q_b[20]_clock_0, , , );
X1_q_b[20]_PORT_B_read_enable = VCC;
X1_q_b[20]_PORT_B_read_enable_reg = DFFE(X1_q_b[20]_PORT_B_read_enable, X1_q_b[20]_clock_1, , , );
X1_q_b[20]_clock_0 = LB1__clk0;
X1_q_b[20]_clock_1 = !LB1__clk0;
X1_q_b[20]_PORT_B_data_out = MEMORY(X1_q_b[20]_PORT_A_data_in_reg, , X1_q_b[20]_PORT_A_address_reg, X1_q_b[20]_PORT_B_address_reg, X1_q_b[20]_PORT_A_write_enable_reg, X1_q_b[20]_PORT_B_read_enable_reg, , , X1_q_b[20]_clock_0, X1_q_b[20]_clock_1, , , , );
X1_q_b[20] = X1_q_b[20]_PORT_B_data_out[0];


--W1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~45
--operation mode is normal

W1L95 = X1_q_b[20] & W1L37Q;


--X1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[19]_PORT_A_data_in = U1L08;
X1_q_b[19]_PORT_A_data_in_reg = DFFE(X1_q_b[19]_PORT_A_data_in, X1_q_b[19]_clock_0, , , );
X1_q_b[19]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[19]_PORT_A_address_reg = DFFE(X1_q_b[19]_PORT_A_address, X1_q_b[19]_clock_0, , , );
X1_q_b[19]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[19]_PORT_B_address_reg = DFFE(X1_q_b[19]_PORT_B_address, X1_q_b[19]_clock_1, , , );
X1_q_b[19]_PORT_A_write_enable = U1L461Q;
X1_q_b[19]_PORT_A_write_enable_reg = DFFE(X1_q_b[19]_PORT_A_write_enable, X1_q_b[19]_clock_0, , , );
X1_q_b[19]_PORT_B_read_enable = VCC;
X1_q_b[19]_PORT_B_read_enable_reg = DFFE(X1_q_b[19]_PORT_B_read_enable, X1_q_b[19]_clock_1, , , );
X1_q_b[19]_clock_0 = LB1__clk0;
X1_q_b[19]_clock_1 = !LB1__clk0;
X1_q_b[19]_PORT_B_data_out = MEMORY(X1_q_b[19]_PORT_A_data_in_reg, , X1_q_b[19]_PORT_A_address_reg, X1_q_b[19]_PORT_B_address_reg, X1_q_b[19]_PORT_A_write_enable_reg, X1_q_b[19]_PORT_B_read_enable_reg, , , X1_q_b[19]_clock_0, X1_q_b[19]_clock_1, , , , );
X1_q_b[19] = X1_q_b[19]_PORT_B_data_out[0];


--W1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~46
--operation mode is normal

W1L85 = X1_q_b[19] & W1L37Q;


--X1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[18]_PORT_A_data_in = U1L97;
X1_q_b[18]_PORT_A_data_in_reg = DFFE(X1_q_b[18]_PORT_A_data_in, X1_q_b[18]_clock_0, , , );
X1_q_b[18]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[18]_PORT_A_address_reg = DFFE(X1_q_b[18]_PORT_A_address, X1_q_b[18]_clock_0, , , );
X1_q_b[18]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[18]_PORT_B_address_reg = DFFE(X1_q_b[18]_PORT_B_address, X1_q_b[18]_clock_1, , , );
X1_q_b[18]_PORT_A_write_enable = U1L461Q;
X1_q_b[18]_PORT_A_write_enable_reg = DFFE(X1_q_b[18]_PORT_A_write_enable, X1_q_b[18]_clock_0, , , );
X1_q_b[18]_PORT_B_read_enable = VCC;
X1_q_b[18]_PORT_B_read_enable_reg = DFFE(X1_q_b[18]_PORT_B_read_enable, X1_q_b[18]_clock_1, , , );
X1_q_b[18]_clock_0 = LB1__clk0;
X1_q_b[18]_clock_1 = !LB1__clk0;
X1_q_b[18]_PORT_B_data_out = MEMORY(X1_q_b[18]_PORT_A_data_in_reg, , X1_q_b[18]_PORT_A_address_reg, X1_q_b[18]_PORT_B_address_reg, X1_q_b[18]_PORT_A_write_enable_reg, X1_q_b[18]_PORT_B_read_enable_reg, , , X1_q_b[18]_clock_0, X1_q_b[18]_clock_1, , , , );
X1_q_b[18] = X1_q_b[18]_PORT_B_data_out[0];


--W1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~47
--operation mode is normal

W1L75 = X1_q_b[18] & W1L37Q;


--X1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[17]_PORT_A_data_in = U1L87;
X1_q_b[17]_PORT_A_data_in_reg = DFFE(X1_q_b[17]_PORT_A_data_in, X1_q_b[17]_clock_0, , , );
X1_q_b[17]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[17]_PORT_A_address_reg = DFFE(X1_q_b[17]_PORT_A_address, X1_q_b[17]_clock_0, , , );
X1_q_b[17]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[17]_PORT_B_address_reg = DFFE(X1_q_b[17]_PORT_B_address, X1_q_b[17]_clock_1, , , );
X1_q_b[17]_PORT_A_write_enable = U1L461Q;
X1_q_b[17]_PORT_A_write_enable_reg = DFFE(X1_q_b[17]_PORT_A_write_enable, X1_q_b[17]_clock_0, , , );
X1_q_b[17]_PORT_B_read_enable = VCC;
X1_q_b[17]_PORT_B_read_enable_reg = DFFE(X1_q_b[17]_PORT_B_read_enable, X1_q_b[17]_clock_1, , , );
X1_q_b[17]_clock_0 = LB1__clk0;
X1_q_b[17]_clock_1 = !LB1__clk0;
X1_q_b[17]_PORT_B_data_out = MEMORY(X1_q_b[17]_PORT_A_data_in_reg, , X1_q_b[17]_PORT_A_address_reg, X1_q_b[17]_PORT_B_address_reg, X1_q_b[17]_PORT_A_write_enable_reg, X1_q_b[17]_PORT_B_read_enable_reg, , , X1_q_b[17]_clock_0, X1_q_b[17]_clock_1, , , , );
X1_q_b[17] = X1_q_b[17]_PORT_B_data_out[0];


--W1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~48
--operation mode is normal

W1L65 = X1_q_b[17] & W1L37Q;


--X1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[16]_PORT_A_data_in = U1L77;
X1_q_b[16]_PORT_A_data_in_reg = DFFE(X1_q_b[16]_PORT_A_data_in, X1_q_b[16]_clock_0, , , );
X1_q_b[16]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[16]_PORT_A_address_reg = DFFE(X1_q_b[16]_PORT_A_address, X1_q_b[16]_clock_0, , , );
X1_q_b[16]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[16]_PORT_B_address_reg = DFFE(X1_q_b[16]_PORT_B_address, X1_q_b[16]_clock_1, , , );
X1_q_b[16]_PORT_A_write_enable = U1L461Q;
X1_q_b[16]_PORT_A_write_enable_reg = DFFE(X1_q_b[16]_PORT_A_write_enable, X1_q_b[16]_clock_0, , , );
X1_q_b[16]_PORT_B_read_enable = VCC;
X1_q_b[16]_PORT_B_read_enable_reg = DFFE(X1_q_b[16]_PORT_B_read_enable, X1_q_b[16]_clock_1, , , );
X1_q_b[16]_clock_0 = LB1__clk0;
X1_q_b[16]_clock_1 = !LB1__clk0;
X1_q_b[16]_PORT_B_data_out = MEMORY(X1_q_b[16]_PORT_A_data_in_reg, , X1_q_b[16]_PORT_A_address_reg, X1_q_b[16]_PORT_B_address_reg, X1_q_b[16]_PORT_A_write_enable_reg, X1_q_b[16]_PORT_B_read_enable_reg, , , X1_q_b[16]_clock_0, X1_q_b[16]_clock_1, , , , );
X1_q_b[16] = X1_q_b[16]_PORT_B_data_out[0];


--W1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~49
--operation mode is normal

W1L55 = X1_q_b[16] & W1L37Q;


--X1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[15]_PORT_A_data_in = U1L67;
X1_q_b[15]_PORT_A_data_in_reg = DFFE(X1_q_b[15]_PORT_A_data_in, X1_q_b[15]_clock_0, , , );
X1_q_b[15]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[15]_PORT_A_address_reg = DFFE(X1_q_b[15]_PORT_A_address, X1_q_b[15]_clock_0, , , );
X1_q_b[15]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[15]_PORT_B_address_reg = DFFE(X1_q_b[15]_PORT_B_address, X1_q_b[15]_clock_1, , , );
X1_q_b[15]_PORT_A_write_enable = U1L461Q;
X1_q_b[15]_PORT_A_write_enable_reg = DFFE(X1_q_b[15]_PORT_A_write_enable, X1_q_b[15]_clock_0, , , );
X1_q_b[15]_PORT_B_read_enable = VCC;
X1_q_b[15]_PORT_B_read_enable_reg = DFFE(X1_q_b[15]_PORT_B_read_enable, X1_q_b[15]_clock_1, , , );
X1_q_b[15]_clock_0 = LB1__clk0;
X1_q_b[15]_clock_1 = !LB1__clk0;
X1_q_b[15]_PORT_B_data_out = MEMORY(X1_q_b[15]_PORT_A_data_in_reg, , X1_q_b[15]_PORT_A_address_reg, X1_q_b[15]_PORT_B_address_reg, X1_q_b[15]_PORT_A_write_enable_reg, X1_q_b[15]_PORT_B_read_enable_reg, , , X1_q_b[15]_clock_0, X1_q_b[15]_clock_1, , , , );
X1_q_b[15] = X1_q_b[15]_PORT_B_data_out[0];


--W1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~50
--operation mode is normal

W1L45 = X1_q_b[15] & W1L37Q;


--X1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[14]_PORT_A_data_in = U1L57;
X1_q_b[14]_PORT_A_data_in_reg = DFFE(X1_q_b[14]_PORT_A_data_in, X1_q_b[14]_clock_0, , , );
X1_q_b[14]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[14]_PORT_A_address_reg = DFFE(X1_q_b[14]_PORT_A_address, X1_q_b[14]_clock_0, , , );
X1_q_b[14]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[14]_PORT_B_address_reg = DFFE(X1_q_b[14]_PORT_B_address, X1_q_b[14]_clock_1, , , );
X1_q_b[14]_PORT_A_write_enable = U1L461Q;
X1_q_b[14]_PORT_A_write_enable_reg = DFFE(X1_q_b[14]_PORT_A_write_enable, X1_q_b[14]_clock_0, , , );
X1_q_b[14]_PORT_B_read_enable = VCC;
X1_q_b[14]_PORT_B_read_enable_reg = DFFE(X1_q_b[14]_PORT_B_read_enable, X1_q_b[14]_clock_1, , , );
X1_q_b[14]_clock_0 = LB1__clk0;
X1_q_b[14]_clock_1 = !LB1__clk0;
X1_q_b[14]_PORT_B_data_out = MEMORY(X1_q_b[14]_PORT_A_data_in_reg, , X1_q_b[14]_PORT_A_address_reg, X1_q_b[14]_PORT_B_address_reg, X1_q_b[14]_PORT_A_write_enable_reg, X1_q_b[14]_PORT_B_read_enable_reg, , , X1_q_b[14]_clock_0, X1_q_b[14]_clock_1, , , , );
X1_q_b[14] = X1_q_b[14]_PORT_B_data_out[0];


--W1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~51
--operation mode is normal

W1L35 = X1_q_b[14] & W1L37Q;


--X1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[31]_PORT_A_data_in = U1L29;
X1_q_b[31]_PORT_A_data_in_reg = DFFE(X1_q_b[31]_PORT_A_data_in, X1_q_b[31]_clock_0, , , );
X1_q_b[31]_PORT_A_address = BUS(U1L55, U1L65, U1L75, U1L85, U1L95, U1L06);
X1_q_b[31]_PORT_A_address_reg = DFFE(X1_q_b[31]_PORT_A_address, X1_q_b[31]_clock_0, , , );
X1_q_b[31]_PORT_B_address = BUS(W1L33, W1L43, W1L53, W1L63, W1L73, W1L83);
X1_q_b[31]_PORT_B_address_reg = DFFE(X1_q_b[31]_PORT_B_address, X1_q_b[31]_clock_1, , , );
X1_q_b[31]_PORT_A_write_enable = U1L461Q;
X1_q_b[31]_PORT_A_write_enable_reg = DFFE(X1_q_b[31]_PORT_A_write_enable, X1_q_b[31]_clock_0, , , );
X1_q_b[31]_PORT_B_read_enable = VCC;
X1_q_b[31]_PORT_B_read_enable_reg = DFFE(X1_q_b[31]_PORT_B_read_enable, X1_q_b[31]_clock_1, , , );
X1_q_b[31]_clock_0 = LB1__clk0;
X1_q_b[31]_clock_1 = !LB1__clk0;
X1_q_b[31]_PORT_B_data_out = MEMORY(X1_q_b[31]_PORT_A_data_in_reg, , X1_q_b[31]_PORT_A_address_reg, X1_q_b[31]_PORT_B_address_reg, X1_q_b[31]_PORT_A_write_enable_reg, X1_q_b[31]_PORT_B_read_enable_reg, , , X1_q_b[31]_clock_0, X1_q_b[31]_clock_1, , , , );
X1_q_b[31] = X1_q_b[31]_PORT_B_data_out[0];


--W1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63
--operation mode is normal

W1L07 = X1_q_b[31] & W1L37Q;


--J42_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]
--operation mode is normal

J42_reg_o[31]_lut_out = W1L07;
J42_reg_o[31] = DFFEA(J42_reg_o[31]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L781 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~109
--operation mode is arithmetic

GB1L781_carry_eqn = GB1L681;
GB1L781 = J42_reg_o[30] $ GB1L781_carry_eqn;

--GB1L881 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~109COUT
--operation mode is arithmetic

GB1L881 = CARRY(J42_reg_o[30] # !GB1L681);


--GB1L015 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~134
--operation mode is normal

GB1L015_carry_eqn = GB1L805;
GB1L015 = GB1L621 & M21_safe_q[31] & GB1L015_carry_eqn # !GB1L621 & (M21_safe_q[31] # GB1L015_carry_eqn);


--GB1L713 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~36
--operation mode is arithmetic

GB1L713 = CARRY(M21_safe_q[29] & (!GB1L513 # !GB1L581) # !M21_safe_q[29] & !GB1L581 & !GB1L513);


--GB1L052 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~141
--operation mode is arithmetic

GB1L052_carry_eqn = GB1L942;
GB1L052 = GB1L421 $ GB1L052_carry_eqn;

--GB1L152 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~141COUT
--operation mode is arithmetic

GB1L152 = CARRY(GB1L421 # !GB1L942);


--GB1L083 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~68
--operation mode is arithmetic

GB1L083 = CARRY(GB1L842 & (!GB1L873 # !M21_safe_q[29]) # !GB1L842 & !M21_safe_q[29] & !GB1L873);


--BB1_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

BB1_reg[5]_lut_out = U1L311Q & J12_reg_o[5] # !U1L311Q & (U1L811Q & J12_reg_o[5] # !U1L811Q & BB1_reg[6]);
BB1_reg[5] = DFFEA(BB1_reg[5]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~61
--operation mode is normal

U1L66 = U1L461Q & BB1_reg[5];


--BB1_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

BB1_reg[4]_lut_out = U1L311Q & J12_reg_o[4] # !U1L311Q & (U1L811Q & J12_reg_o[4] # !U1L811Q & BB1_reg[5]);
BB1_reg[4] = DFFEA(BB1_reg[4]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~62
--operation mode is normal

U1L56 = U1L461Q & BB1_reg[4];


--U1L511Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23
--operation mode is normal

U1L511Q_lut_out = Z1_count[1] & Z1_count[0] & U1L411Q & U1L621;
U1L511Q = DFFEA(U1L511Q_lut_out, LB1__clk0, !rst, , , , );


--U1L851Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21
--operation mode is normal

U1L851Q_lut_out = U1L941 # U1L051 # U1L151 & U1L251;
U1L851Q = DFFEA(U1L851Q_lut_out, LB1__clk0, !rst, , , , );


--J12_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[0]
--operation mode is normal

J12_reg_o[0]_lut_out = BB2_reg[1];
J12_reg_o[0] = DFFEA(J12_reg_o[0]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1L311Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21
--operation mode is normal

U1L311Q_lut_out = Y1_rdy_o & !U1L931 & (U1L611Q # !U1L211Q);
U1L311Q = DFFEA(U1L311Q_lut_out, LB1__clk0, !rst, , , , );


--U1L811Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26
--operation mode is normal

U1L811Q_lut_out = Y1_rdy_o & U1L711Q & (AB1L83 # AB1L84);
U1L811Q = DFFEA(U1L811Q_lut_out, LB1__clk0, !rst, , , , );


--U1L411Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22
--operation mode is normal

U1L411Q_lut_out = U1L811Q & U1L011 # !U1L811Q & (U1L311Q # U1L011 & U1L411Q);
U1L411Q = DFFEA(U1L411Q_lut_out, LB1__clk0, !rst, , , , );


--U1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena
--operation mode is normal

U1_data_shreg_ena = U1L311Q # U1L811Q # U1L411Q;


--Z2L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135
--operation mode is normal

Z2L2 = !M3_safe_q[3] # !M3_safe_q[2] # !M3_safe_q[1] # !M3_safe_q[0];


--M3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M3_safe_q[6]_carry_eqn = M3L31;
M3_safe_q[6]_lut_out = M3_safe_q[6] $ !M3_safe_q[6]_carry_eqn;
M3_safe_q[6]_reg_input = !Z2L1 & M3_safe_q[6]_lut_out;
M3_safe_q[6] = DFFEA(M3_safe_q[6]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M3L51 = CARRY(M3_safe_q[6] & !M3L31);


--M3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M3_safe_q[7]_carry_eqn = M3L51;
M3_safe_q[7]_lut_out = M3_safe_q[7] $ M3_safe_q[7]_carry_eqn;
M3_safe_q[7]_reg_input = !Z2L1 & M3_safe_q[7]_lut_out;
M3_safe_q[7] = DFFEA(M3_safe_q[7]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M3L71 = CARRY(!M3L51 # !M3_safe_q[7]);


--Z2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136
--operation mode is normal

Z2L3 = !M3_safe_q[7] # !M3_safe_q[6] # !M3_safe_q[5] # !M3_safe_q[4];


--M3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M3_safe_q[8]_carry_eqn = M3L71;
M3_safe_q[8]_lut_out = M3_safe_q[8] $ !M3_safe_q[8]_carry_eqn;
M3_safe_q[8]_reg_input = !Z2L1 & M3_safe_q[8]_lut_out;
M3_safe_q[8] = DFFEA(M3_safe_q[8]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M3L91 = CARRY(M3_safe_q[8] & !M3L71);


--M3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M3_safe_q[9]_carry_eqn = M3L91;
M3_safe_q[9]_lut_out = M3_safe_q[9] $ M3_safe_q[9]_carry_eqn;
M3_safe_q[9]_reg_input = !Z2L1 & M3_safe_q[9]_lut_out;
M3_safe_q[9] = DFFEA(M3_safe_q[9]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M3L12 = CARRY(!M3L91 # !M3_safe_q[9]);


--Z2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137
--operation mode is normal

Z2L4 = !M3_safe_q[9] # !M3_safe_q[8];


--M3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is normal

M3_safe_q[12]_carry_eqn = M3L52;
M3_safe_q[12]_lut_out = M3_safe_q[12] $ !M3_safe_q[12]_carry_eqn;
M3_safe_q[12]_reg_input = !Z2L1 & M3_safe_q[12]_lut_out;
M3_safe_q[12] = DFFEA(M3_safe_q[12]_reg_input, LB1__clk0, !rst, , U1L021, , );


--M3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M3_safe_q[10]_carry_eqn = M3L12;
M3_safe_q[10]_lut_out = M3_safe_q[10] $ !M3_safe_q[10]_carry_eqn;
M3_safe_q[10]_reg_input = !Z2L1 & M3_safe_q[10]_lut_out;
M3_safe_q[10] = DFFEA(M3_safe_q[10]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M3L32 = CARRY(M3_safe_q[10] & !M3L12);


--M3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M3_safe_q[11]_carry_eqn = M3L32;
M3_safe_q[11]_lut_out = M3_safe_q[11] $ M3_safe_q[11]_carry_eqn;
M3_safe_q[11]_reg_input = !Z2L1 & M3_safe_q[11]_lut_out;
M3_safe_q[11] = DFFEA(M3_safe_q[11]_reg_input, LB1__clk0, !rst, , U1L021, , );

--M3L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M3L52 = CARRY(!M3L32 # !M3_safe_q[11]);


--Z2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138
--operation mode is normal

Z2L5 = Z2L4 # !M3_safe_q[11] # !M3_safe_q[10] # !M3_safe_q[12];


--U1L361Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26
--operation mode is normal

U1L361Q_lut_out = Z3_count & U1L061Q;
U1L361Q = DFFEA(U1L361Q_lut_out, LB1__clk0, !rst, , , , );


--Z2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13
--operation mode is normal

Z2L1 = U1L361Q # !Z2L2 & !Z2L3 & !Z2L5;


--U1L161Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24
--operation mode is normal

U1L161Q_lut_out = U1L461Q;
U1L161Q = DFFEA(U1L161Q_lut_out, LB1__clk0, !rst, , , , );


--U1L261Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25
--operation mode is normal

U1L261Q_lut_out = U1L511Q & U1L561Q;
U1L261Q = DFFEA(U1L261Q_lut_out, LB1__clk0, !rst, , , , );


--U1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13
--operation mode is normal

U1L021 = U1L361Q # U1L161Q # U1L261Q;


--J91_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15]
--operation mode is normal

J91_reg_o[15]_lut_out = BB1_reg[15];
J91_reg_o[15] = DFFEA(J91_reg_o[15]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14]
--operation mode is normal

J91_reg_o[14]_lut_out = BB1_reg[14];
J91_reg_o[14] = DFFEA(J91_reg_o[14]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13]
--operation mode is normal

J91_reg_o[13]_lut_out = BB1_reg[13];
J91_reg_o[13] = DFFEA(J91_reg_o[13]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J31_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7]
--operation mode is normal

J31_reg_o[7]_lut_out = U1L661Q & J91_reg_o[7];
J31_reg_o[7] = DFFEA(J31_reg_o[7]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2]
--operation mode is normal

J31_reg_o[2]_lut_out = U1L661Q & J91_reg_o[2];
J31_reg_o[2] = DFFEA(J31_reg_o[2]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11]
--operation mode is normal

J31_reg_o[11]_lut_out = U1L661Q & J91_reg_o[11];
J31_reg_o[11] = DFFEA(J31_reg_o[11]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1]
--operation mode is normal

J31_reg_o[1]_lut_out = U1L661Q & J91_reg_o[1];
J31_reg_o[1] = DFFEA(J31_reg_o[1]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8]
--operation mode is normal

J31_reg_o[8]_lut_out = U1L661Q & J91_reg_o[8];
J31_reg_o[8] = DFFEA(J31_reg_o[8]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0]
--operation mode is normal

J31_reg_o[0]_lut_out = U1L661Q & J91_reg_o[0];
J31_reg_o[0] = DFFEA(J31_reg_o[0]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10]
--operation mode is normal

J31_reg_o[10]_lut_out = U1L661Q & J91_reg_o[10];
J31_reg_o[10] = DFFEA(J31_reg_o[10]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4]
--operation mode is normal

J31_reg_o[4]_lut_out = U1L661Q & J91_reg_o[4];
J31_reg_o[4] = DFFEA(J31_reg_o[4]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6]
--operation mode is normal

J31_reg_o[6]_lut_out = U1L661Q & J91_reg_o[6];
J31_reg_o[6] = DFFEA(J31_reg_o[6]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12]
--operation mode is normal

J31_reg_o[12]_lut_out = U1L661Q & J91_reg_o[12];
J31_reg_o[12] = DFFEA(J31_reg_o[12]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9]
--operation mode is normal

J31_reg_o[9]_lut_out = U1L661Q & J91_reg_o[9];
J31_reg_o[9] = DFFEA(J31_reg_o[9]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5]
--operation mode is normal

J31_reg_o[5]_lut_out = U1L661Q & J91_reg_o[5];
J31_reg_o[5] = DFFEA(J31_reg_o[5]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J31_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3]
--operation mode is normal

J31_reg_o[3]_lut_out = U1L661Q & J91_reg_o[3];
J31_reg_o[3] = DFFEA(J31_reg_o[3]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--C1L6 is dispatch:cmd0|next_state.reply~17
--operation mode is normal

C1L6 = W1L27Q & !W1L37Q;


--W1L57Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23
--operation mode is normal

W1L57Q_lut_out = A1L682 & W1L17;
W1L57Q = DFFEA(W1L57Q_lut_out, LB1__clk0, !rst, , , , );


--J12_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[1]
--operation mode is normal

J12_reg_o[1]_lut_out = BB2_reg[2];
J12_reg_o[1] = DFFEA(J12_reg_o[1]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[2]
--operation mode is normal

J12_reg_o[2]_lut_out = BB2_reg[3];
J12_reg_o[2] = DFFEA(J12_reg_o[2]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--V1L17Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23
--operation mode is normal

V1L17Q_lut_out = V1L66 # V1L07Q & !V1L121 & !V1L221;
V1L17Q = DFFEA(V1L17Q_lut_out, LB1__clk0, !rst, , , , );


--V1L921Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21
--operation mode is normal

V1L921Q_lut_out = V1L421 # V1L621 & (V1L611 # V1L021);
V1L921Q = DFFEA(V1L921Q_lut_out, LB1__clk0, !rst, , , , );


--V1L521 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.send_crc~2
--operation mode is normal

V1L521 = DB1L27Q & V1L131Q;


--V1L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.send_crc~5
--operation mode is normal

V1L621 = V1L031Q & !DB1L27Q;


--V1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58
--operation mode is arithmetic

V1L05_carry_eqn = V1L94;
V1L05 = V1L52 $ !V1L05_carry_eqn;

--V1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT
--operation mode is arithmetic

V1L15 = CARRY(!V1L52 & !V1L94);


--M8_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M8_safe_q[9]_carry_eqn = M8L91;
M8_safe_q[9]_lut_out = M8_safe_q[9] $ M8_safe_q[9]_carry_eqn;
M8_safe_q[9]_reg_input = !Z6L5 & M8_safe_q[9]_lut_out;
M8_safe_q[9] = DFFEA(M8_safe_q[9]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M8L12 = CARRY(!M8L91 # !M8_safe_q[9]);


--V1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52
--operation mode is arithmetic

V1L83_carry_eqn = V1L73;
V1L83 = V1L31 $ !V1L83_carry_eqn;

--V1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT
--operation mode is arithmetic

V1L93 = CARRY(!V1L31 & !V1L73);


--M8_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M8_safe_q[3]_carry_eqn = M8L7;
M8_safe_q[3]_lut_out = M8_safe_q[3] $ M8_safe_q[3]_carry_eqn;
M8_safe_q[3]_reg_input = !Z6L5 & M8_safe_q[3]_lut_out;
M8_safe_q[3] = DFFEA(M8_safe_q[3]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M8L9 = CARRY(!M8L7 # !M8_safe_q[3]);


--V1L211 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159
--operation mode is normal

V1L211 = V1L05 & (V1L83 $ M8_safe_q[3] # !M8_safe_q[9]) # !V1L05 & (M8_safe_q[9] # V1L83 $ M8_safe_q[3]);


--V1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57
--operation mode is arithmetic

V1L84_carry_eqn = V1L74;
V1L84 = V1L32 $ V1L84_carry_eqn;

--V1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT
--operation mode is arithmetic

V1L94 = CARRY(V1L32 # !V1L74);


--M8_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M8_safe_q[8]_carry_eqn = M8L71;
M8_safe_q[8]_lut_out = M8_safe_q[8] $ !M8_safe_q[8]_carry_eqn;
M8_safe_q[8]_reg_input = !Z6L5 & M8_safe_q[8]_lut_out;
M8_safe_q[8] = DFFEA(M8_safe_q[8]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M8L91 = CARRY(M8_safe_q[8] & !M8L71);


--V1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49
--operation mode is arithmetic

V1L23 = !V1L7;

--V1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT
--operation mode is arithmetic

V1L33 = CARRY(V1L7);


--M8_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M8_safe_q[0]_lut_out = !M8_safe_q[0];
M8_safe_q[0]_reg_input = !Z6L5 & M8_safe_q[0]_lut_out;
M8_safe_q[0] = DFFEA(M8_safe_q[0]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M8L3 = CARRY(M8_safe_q[0]);


--V1L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160
--operation mode is normal

V1L311 = V1L84 & (V1L23 $ M8_safe_q[0] # !M8_safe_q[8]) # !V1L84 & (M8_safe_q[8] # V1L23 $ M8_safe_q[0]);


--V1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54
--operation mode is arithmetic

V1L24_carry_eqn = V1L14;
V1L24 = V1L71 $ !V1L24_carry_eqn;

--V1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT
--operation mode is arithmetic

V1L34 = CARRY(!V1L71 & !V1L14);


--M8_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M8_safe_q[5]_carry_eqn = M8L11;
M8_safe_q[5]_lut_out = M8_safe_q[5] $ M8_safe_q[5]_carry_eqn;
M8_safe_q[5]_reg_input = !Z6L5 & M8_safe_q[5]_lut_out;
M8_safe_q[5] = DFFEA(M8_safe_q[5]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M8L31 = CARRY(!M8L11 # !M8_safe_q[5]);


--V1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61
--operation mode is arithmetic

V1L65_carry_eqn = V1L55;
V1L65 = V1L13 $ V1L65_carry_eqn;

--V1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT
--operation mode is arithmetic

V1L75 = CARRY(V1L13 # !V1L55);


--M8_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M8_safe_q[12]_carry_eqn = M8L52;
M8_safe_q[12]_lut_out = M8_safe_q[12] $ !M8_safe_q[12]_carry_eqn;
M8_safe_q[12]_reg_input = !Z6L5 & M8_safe_q[12]_lut_out;
M8_safe_q[12] = DFFEA(M8_safe_q[12]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M8L72 = CARRY(M8_safe_q[12] & !M8L52);


--V1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161
--operation mode is normal

V1L411 = V1L24 & (V1L65 $ M8_safe_q[12] # !M8_safe_q[5]) # !V1L24 & (M8_safe_q[5] # V1L65 $ M8_safe_q[12]);


--V1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50
--operation mode is arithmetic

V1L43_carry_eqn = V1L33;
V1L43 = V1L9 $ !V1L43_carry_eqn;

--V1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50COUT
--operation mode is arithmetic

V1L53 = CARRY(!V1L9 & !V1L33);


--M8_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M8_safe_q[1]_carry_eqn = M8L3;
M8_safe_q[1]_lut_out = M8_safe_q[1] $ M8_safe_q[1]_carry_eqn;
M8_safe_q[1]_reg_input = !Z6L5 & M8_safe_q[1]_lut_out;
M8_safe_q[1] = DFFEA(M8_safe_q[1]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M8L5 = CARRY(!M8L3 # !M8_safe_q[1]);


--V1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60
--operation mode is arithmetic

V1L45_carry_eqn = V1L35;
V1L45 = V1L92 $ !V1L45_carry_eqn;

--V1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60COUT
--operation mode is arithmetic

V1L55 = CARRY(!V1L92 & !V1L35);


--M8_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M8_safe_q[11]_carry_eqn = M8L32;
M8_safe_q[11]_lut_out = M8_safe_q[11] $ M8_safe_q[11]_carry_eqn;
M8_safe_q[11]_reg_input = !Z6L5 & M8_safe_q[11]_lut_out;
M8_safe_q[11] = DFFEA(M8_safe_q[11]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M8L52 = CARRY(!M8L32 # !M8_safe_q[11]);


--V1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162
--operation mode is normal

V1L511 = V1L43 & (V1L45 $ M8_safe_q[11] # !M8_safe_q[1]) # !V1L43 & (M8_safe_q[1] # V1L45 $ M8_safe_q[11]);


--V1L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~163
--operation mode is normal

V1L611 = V1L211 # V1L311 # V1L411 # V1L511;


--V1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~63
--operation mode is normal

V1L06_carry_eqn = V1L95;
V1L06 = V1L06_carry_eqn;


--V1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59
--operation mode is arithmetic

V1L25_carry_eqn = V1L15;
V1L25 = V1L72 $ V1L25_carry_eqn;

--V1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT
--operation mode is arithmetic

V1L35 = CARRY(V1L72 # !V1L15);


--M8_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M8_safe_q[10]_carry_eqn = M8L12;
M8_safe_q[10]_lut_out = M8_safe_q[10] $ !M8_safe_q[10]_carry_eqn;
M8_safe_q[10]_reg_input = !Z6L5 & M8_safe_q[10]_lut_out;
M8_safe_q[10] = DFFEA(M8_safe_q[10]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M8L32 = CARRY(M8_safe_q[10] & !M8L12);


--V1L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53
--operation mode is arithmetic

V1L04_carry_eqn = V1L93;
V1L04 = V1L51 $ V1L04_carry_eqn;

--V1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT
--operation mode is arithmetic

V1L14 = CARRY(V1L51 # !V1L93);


--M8_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M8_safe_q[4]_carry_eqn = M8L9;
M8_safe_q[4]_lut_out = M8_safe_q[4] $ !M8_safe_q[4]_carry_eqn;
M8_safe_q[4]_reg_input = !Z6L5 & M8_safe_q[4]_lut_out;
M8_safe_q[4] = DFFEA(M8_safe_q[4]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M8L11 = CARRY(M8_safe_q[4] & !M8L9);


--V1L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~164
--operation mode is normal

V1L711 = V1L25 & (V1L04 $ M8_safe_q[4] # !M8_safe_q[10]) # !V1L25 & (M8_safe_q[10] # V1L04 $ M8_safe_q[4]);


--V1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56
--operation mode is arithmetic

V1L64_carry_eqn = V1L54;
V1L64 = V1L12 $ !V1L64_carry_eqn;

--V1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT
--operation mode is arithmetic

V1L74 = CARRY(!V1L12 & !V1L54);


--M8_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M8_safe_q[7]_carry_eqn = M8L51;
M8_safe_q[7]_lut_out = M8_safe_q[7] $ M8_safe_q[7]_carry_eqn;
M8_safe_q[7]_reg_input = !Z6L5 & M8_safe_q[7]_lut_out;
M8_safe_q[7] = DFFEA(M8_safe_q[7]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M8L71 = CARRY(!M8L51 # !M8_safe_q[7]);


--V1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51
--operation mode is arithmetic

V1L63_carry_eqn = V1L53;
V1L63 = V1L11 $ V1L63_carry_eqn;

--V1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT
--operation mode is arithmetic

V1L73 = CARRY(V1L11 # !V1L53);


--M8_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M8_safe_q[2]_carry_eqn = M8L5;
M8_safe_q[2]_lut_out = M8_safe_q[2] $ !M8_safe_q[2]_carry_eqn;
M8_safe_q[2]_reg_input = !Z6L5 & M8_safe_q[2]_lut_out;
M8_safe_q[2] = DFFEA(M8_safe_q[2]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M8L7 = CARRY(M8_safe_q[2] & !M8L5);


--V1L811 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~165
--operation mode is normal

V1L811 = V1L64 & (V1L63 $ M8_safe_q[2] # !M8_safe_q[7]) # !V1L64 & (M8_safe_q[7] # V1L63 $ M8_safe_q[2]);


--V1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55
--operation mode is arithmetic

V1L44_carry_eqn = V1L34;
V1L44 = V1L91 $ V1L44_carry_eqn;

--V1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55COUT
--operation mode is arithmetic

V1L54 = CARRY(V1L91 # !V1L34);


--M8_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M8_safe_q[6]_carry_eqn = M8L31;
M8_safe_q[6]_lut_out = M8_safe_q[6] $ !M8_safe_q[6]_carry_eqn;
M8_safe_q[6]_reg_input = !Z6L5 & M8_safe_q[6]_lut_out;
M8_safe_q[6] = DFFEA(M8_safe_q[6]_reg_input, LB1__clk0, !rst, , V1L331, , );

--M8L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M8L51 = CARRY(M8_safe_q[6] & !M8L31);


--V1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62
--operation mode is arithmetic

V1L85_carry_eqn = V1L75;
V1L85 = !V1L85_carry_eqn;

--V1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT
--operation mode is arithmetic

V1L95 = CARRY(!V1L75);


--M8_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is normal

M8_safe_q[13]_carry_eqn = M8L72;
M8_safe_q[13]_lut_out = M8_safe_q[13] $ M8_safe_q[13]_carry_eqn;
M8_safe_q[13]_reg_input = !Z6L5 & M8_safe_q[13]_lut_out;
M8_safe_q[13] = DFFEA(M8_safe_q[13]_reg_input, LB1__clk0, !rst, , V1L331, , );


--V1L911 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~166
--operation mode is normal

V1L911 = V1L44 & (V1L85 $ M8_safe_q[13] # !M8_safe_q[6]) # !V1L44 & (M8_safe_q[6] # V1L85 $ M8_safe_q[13]);


--V1L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~167
--operation mode is normal

V1L021 = V1L06 # V1L711 # V1L811 # V1L911;


--DB1L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~312
--operation mode is normal

DB1L78 = M5_safe_q[0] & !M5_safe_q[31];


--DB1L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~313
--operation mode is normal

DB1L88 = M5_safe_q[3] & M5_safe_q[2] & M5_safe_q[1] & DB1L78;


--DB1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|next_state.full~45
--operation mode is normal

DB1L86 = DB1L08 & DB1L48 & DB1L88 & V1L011;


--V1L96Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21
--operation mode is normal

V1L96Q_lut_out = V1L921Q & !V1L86Q;
V1L96Q = DFFEA(V1L96Q_lut_out, LB1__clk0, !rst, , , , );


--V1L27Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24
--operation mode is normal

V1L27Q_lut_out = V1L56 & (!AB2L84 # !AB2L83);
V1L27Q = DFFEA(V1L27Q_lut_out, LB1__clk0, !rst, , , , );


--V1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state~2
--operation mode is normal

V1L76 = V1L96Q # V1L27Q;


--Z6L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166
--operation mode is normal

Z6L1 = !M8_safe_q[9] & !M8_safe_q[3] & !M8_safe_q[8] & !M8_safe_q[5];


--Z6L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167
--operation mode is normal

Z6L2 = !M8_safe_q[12] & !M8_safe_q[11] & !M8_safe_q[10] & !M8_safe_q[4];


--Z6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168
--operation mode is normal

Z6L3 = !M8_safe_q[2] & !M8_safe_q[6];


--Z6L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169
--operation mode is normal

Z6L4 = Z6L1 & Z6L2 & Z6L3 & !M8_safe_q[7];


--BB4L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013
--operation mode is normal

BB4L43 = V1L76 & (M8_safe_q[0] # M8_safe_q[13] # !Z6L4);


--J61_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0]
--operation mode is normal

J61_reg_o[0]_lut_out = J41_reg_o[0];
J61_reg_o[0] = DFFEA(J61_reg_o[0]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[0]_PORT_A_data_in = W1L39;
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = LB1__clk0;
X2_q_b[0]_clock_1 = !LB1__clk0;
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[0] = X2_q_b[0]_PORT_B_data_out[0];


--V1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12
--operation mode is normal

V1L26 = Z6L4 & !M8_safe_q[1] & !M8_safe_q[13];


--BB4L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6014
--operation mode is normal

BB4L53 = BB4L43 & (V1L26 & J61_reg_o[0] # !V1L26 & X2_q_b[0]);


--V1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13
--operation mode is normal

V1L36 = Z6L4 & !M8_safe_q[0] & !M8_safe_q[13];


--J51_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0]
--operation mode is normal

J51_reg_o[0]_lut_out = J31_reg_o[0] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[0] = DFFEA(J51_reg_o[0]_lut_out, LB1__clk0, !rst, , , , );


--BB4L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015
--operation mode is normal

BB4L63 = V1L26 & V1L76 & V1L36 & J51_reg_o[0];


--BB4_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1]
--operation mode is normal

BB4_reg[1]_lut_out = BB4L73 # BB4L83 # BB4_reg[2] & !V1L76;
BB4_reg[1] = DFFEA(BB4_reg[1]_lut_out, LB1__clk0, !rst, , V1L321, , );


--V1L37Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25
--operation mode is normal

V1L37Q_lut_out = V1L46 # AB2L83 & AB2L84 & V1L56;
V1L37Q = DFFEA(V1L37Q_lut_out, LB1__clk0, !rst, , , , );


--V1L86Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20
--operation mode is normal

V1L86Q_lut_out = V1L111 & !V1L37Q & (V1L921Q # V1L86Q) # !V1L111 & (V1L921Q # V1L86Q);
V1L86Q = DFFEA(V1L86Q_lut_out, LB1__clk0, !rst, , , , );


--V1L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~22
--operation mode is normal

V1L321 = !V1L17Q & !V1L37Q & V1L86Q;


--AB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31]
--operation mode is normal

AB2_crc_reg[31]_lut_out = AB2_crc_reg[30] & !V1L96Q;
AB2_crc_reg[31] = DFFEA(AB2_crc_reg[31]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L07Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22
--operation mode is normal

V1L07Q_lut_out = V1L76 # V1L07Q & (V1L121 # V1L221);
V1L07Q = DFFEA(V1L07Q_lut_out, LB1__clk0, !rst, , , , );


--V1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena
--operation mode is normal

V1_crc_ena = V1L96Q # V1L07Q;


--J22_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0]
--operation mode is normal

J22_reg_o[0]_lut_out = J51_reg_o[0];
J22_reg_o[0] = DFFEA(J22_reg_o[0]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1]
--operation mode is normal

J22_reg_o[1]_lut_out = J51_reg_o[1];
J22_reg_o[1] = DFFEA(J22_reg_o[1]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2]
--operation mode is normal

J22_reg_o[2]_lut_out = J51_reg_o[2];
J22_reg_o[2] = DFFEA(J22_reg_o[2]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7]
--operation mode is normal

J22_reg_o[7]_lut_out = J51_reg_o[7];
J22_reg_o[7] = DFFEA(J22_reg_o[7]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6]
--operation mode is normal

J22_reg_o[6]_lut_out = J51_reg_o[6];
J22_reg_o[6] = DFFEA(J22_reg_o[6]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9]
--operation mode is normal

J22_reg_o[9]_lut_out = J51_reg_o[9];
J22_reg_o[9] = DFFEA(J22_reg_o[9]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4]
--operation mode is normal

J22_reg_o[4]_lut_out = J51_reg_o[4];
J22_reg_o[4] = DFFEA(J22_reg_o[4]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3]
--operation mode is normal

J22_reg_o[3]_lut_out = J51_reg_o[3];
J22_reg_o[3] = DFFEA(J22_reg_o[3]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12]
--operation mode is normal

J22_reg_o[12]_lut_out = J51_reg_o[12];
J22_reg_o[12] = DFFEA(J22_reg_o[12]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5]
--operation mode is normal

J22_reg_o[5]_lut_out = J51_reg_o[5];
J22_reg_o[5] = DFFEA(J22_reg_o[5]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10]
--operation mode is normal

J22_reg_o[10]_lut_out = J51_reg_o[10];
J22_reg_o[10] = DFFEA(J22_reg_o[10]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11]
--operation mode is normal

J22_reg_o[11]_lut_out = J51_reg_o[11];
J22_reg_o[11] = DFFEA(J22_reg_o[11]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--J22_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8]
--operation mode is normal

J22_reg_o[8]_lut_out = J51_reg_o[8];
J22_reg_o[8] = DFFEA(J22_reg_o[8]_lut_out, LB1__clk0, !rst, , !V1L821Q, , );


--DB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|read_ena~0
--operation mode is normal

DB1L37 = DB1L07Q & CB1L6Q;


--DB1L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|next_state.some~51
--operation mode is normal

DB1L96 = DB1L27Q & (CB1L6Q # V1L011 & !DB1L07Q) # !DB1L27Q & V1L011 & !DB1L07Q;


--DB1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~1
--operation mode is normal

DB1L57 = V1L111 & DB1L08 & DB1L48 & DB1L88;


--DB1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~71
--operation mode is normal

DB1L56 = !DB1L27Q & !CB1L6Q & (V1L031Q # V1L131Q);


--DB1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~72
--operation mode is normal

DB1L66 = DB1L56 & (M5_safe_q[31] # DB1L08 & DB1L48);


--DB1L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~33
--operation mode is arithmetic

DB1L16_carry_eqn = DB1L06;
DB1L16 = M5_safe_q[30] $ DB1L16_carry_eqn;

--DB1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~33COUT
--operation mode is arithmetic

DB1L26 = CARRY(M5_safe_q[30] # !DB1L06);


--DB1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|LessThan~127
--operation mode is normal

DB1L76 = M5_safe_q[0] # !DB1L58 # !DB1L48 # !DB1L08;


--DB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~1
--operation mode is normal

DB1L46 = CB1L6Q & DB1L76 & !M5_safe_q[31] & !V1L111;


--DB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~32
--operation mode is arithmetic

DB1L95_carry_eqn = DB1L85;
DB1L95 = M5_safe_q[29] $ !DB1L95_carry_eqn;

--DB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~32COUT
--operation mode is arithmetic

DB1L06 = CARRY(!M5_safe_q[29] & !DB1L85);


--DB1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~31
--operation mode is arithmetic

DB1L75_carry_eqn = DB1L65;
DB1L75 = M5_safe_q[28] $ DB1L75_carry_eqn;

--DB1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~31COUT
--operation mode is arithmetic

DB1L85 = CARRY(M5_safe_q[28] # !DB1L65);


--DB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~30
--operation mode is arithmetic

DB1L55_carry_eqn = DB1L45;
DB1L55 = M5_safe_q[27] $ !DB1L55_carry_eqn;

--DB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~30COUT
--operation mode is arithmetic

DB1L65 = CARRY(!M5_safe_q[27] & !DB1L45);


--DB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~29
--operation mode is arithmetic

DB1L35_carry_eqn = DB1L25;
DB1L35 = M5_safe_q[26] $ DB1L35_carry_eqn;

--DB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~29COUT
--operation mode is arithmetic

DB1L45 = CARRY(M5_safe_q[26] # !DB1L25);


--DB1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~28
--operation mode is arithmetic

DB1L15_carry_eqn = DB1L05;
DB1L15 = M5_safe_q[25] $ !DB1L15_carry_eqn;

--DB1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~28COUT
--operation mode is arithmetic

DB1L25 = CARRY(!M5_safe_q[25] & !DB1L05);


--DB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~27
--operation mode is arithmetic

DB1L94_carry_eqn = DB1L84;
DB1L94 = M5_safe_q[24] $ DB1L94_carry_eqn;

--DB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~27COUT
--operation mode is arithmetic

DB1L05 = CARRY(M5_safe_q[24] # !DB1L84);


--DB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~26
--operation mode is arithmetic

DB1L74_carry_eqn = DB1L64;
DB1L74 = M5_safe_q[23] $ !DB1L74_carry_eqn;

--DB1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~26COUT
--operation mode is arithmetic

DB1L84 = CARRY(!M5_safe_q[23] & !DB1L64);


--DB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~25
--operation mode is arithmetic

DB1L54_carry_eqn = DB1L44;
DB1L54 = M5_safe_q[22] $ DB1L54_carry_eqn;

--DB1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~25COUT
--operation mode is arithmetic

DB1L64 = CARRY(M5_safe_q[22] # !DB1L44);


--DB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~24
--operation mode is arithmetic

DB1L34_carry_eqn = DB1L24;
DB1L34 = M5_safe_q[21] $ !DB1L34_carry_eqn;

--DB1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~24COUT
--operation mode is arithmetic

DB1L44 = CARRY(!M5_safe_q[21] & !DB1L24);


--DB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~23
--operation mode is arithmetic

DB1L14_carry_eqn = DB1L04;
DB1L14 = M5_safe_q[20] $ DB1L14_carry_eqn;

--DB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~23COUT
--operation mode is arithmetic

DB1L24 = CARRY(M5_safe_q[20] # !DB1L04);


--DB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~22
--operation mode is arithmetic

DB1L93_carry_eqn = DB1L83;
DB1L93 = M5_safe_q[19] $ !DB1L93_carry_eqn;

--DB1L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~22COUT
--operation mode is arithmetic

DB1L04 = CARRY(!M5_safe_q[19] & !DB1L83);


--DB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~21
--operation mode is arithmetic

DB1L73_carry_eqn = DB1L63;
DB1L73 = M5_safe_q[18] $ DB1L73_carry_eqn;

--DB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~21COUT
--operation mode is arithmetic

DB1L83 = CARRY(M5_safe_q[18] # !DB1L63);


--DB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~20
--operation mode is arithmetic

DB1L53_carry_eqn = DB1L43;
DB1L53 = M5_safe_q[17] $ !DB1L53_carry_eqn;

--DB1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~20COUT
--operation mode is arithmetic

DB1L63 = CARRY(!M5_safe_q[17] & !DB1L43);


--DB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~19
--operation mode is arithmetic

DB1L33_carry_eqn = DB1L23;
DB1L33 = M5_safe_q[16] $ DB1L33_carry_eqn;

--DB1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~19COUT
--operation mode is arithmetic

DB1L43 = CARRY(M5_safe_q[16] # !DB1L23);


--DB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~18
--operation mode is arithmetic

DB1L13_carry_eqn = DB1L03;
DB1L13 = M5_safe_q[15] $ !DB1L13_carry_eqn;

--DB1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~18COUT
--operation mode is arithmetic

DB1L23 = CARRY(!M5_safe_q[15] & !DB1L03);


--DB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~17
--operation mode is arithmetic

DB1L92_carry_eqn = DB1L82;
DB1L92 = M5_safe_q[14] $ DB1L92_carry_eqn;

--DB1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~17COUT
--operation mode is arithmetic

DB1L03 = CARRY(M5_safe_q[14] # !DB1L82);


--DB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~16
--operation mode is arithmetic

DB1L72_carry_eqn = DB1L62;
DB1L72 = M5_safe_q[13] $ !DB1L72_carry_eqn;

--DB1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~16COUT
--operation mode is arithmetic

DB1L82 = CARRY(!M5_safe_q[13] & !DB1L62);


--DB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~15
--operation mode is arithmetic

DB1L52_carry_eqn = DB1L42;
DB1L52 = M5_safe_q[12] $ DB1L52_carry_eqn;

--DB1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~15COUT
--operation mode is arithmetic

DB1L62 = CARRY(M5_safe_q[12] # !DB1L42);


--DB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~14
--operation mode is arithmetic

DB1L32_carry_eqn = DB1L22;
DB1L32 = M5_safe_q[11] $ !DB1L32_carry_eqn;

--DB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~14COUT
--operation mode is arithmetic

DB1L42 = CARRY(!M5_safe_q[11] & !DB1L22);


--DB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~13
--operation mode is arithmetic

DB1L12_carry_eqn = DB1L02;
DB1L12 = M5_safe_q[10] $ DB1L12_carry_eqn;

--DB1L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~13COUT
--operation mode is arithmetic

DB1L22 = CARRY(M5_safe_q[10] # !DB1L02);


--DB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~12
--operation mode is arithmetic

DB1L91_carry_eqn = DB1L81;
DB1L91 = M5_safe_q[9] $ !DB1L91_carry_eqn;

--DB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~12COUT
--operation mode is arithmetic

DB1L02 = CARRY(!M5_safe_q[9] & !DB1L81);


--DB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~11
--operation mode is arithmetic

DB1L71_carry_eqn = DB1L61;
DB1L71 = M5_safe_q[8] $ DB1L71_carry_eqn;

--DB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~11COUT
--operation mode is arithmetic

DB1L81 = CARRY(M5_safe_q[8] # !DB1L61);


--DB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~10
--operation mode is arithmetic

DB1L51_carry_eqn = DB1L41;
DB1L51 = M5_safe_q[7] $ !DB1L51_carry_eqn;

--DB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~10COUT
--operation mode is arithmetic

DB1L61 = CARRY(!M5_safe_q[7] & !DB1L41);


--DB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~8
--operation mode is arithmetic

DB1L11_carry_eqn = DB1L01;
DB1L11 = M5_safe_q[5] $ !DB1L11_carry_eqn;

--DB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~8COUT
--operation mode is arithmetic

DB1L21 = CARRY(!M5_safe_q[5] & !DB1L01);


--DB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~7
--operation mode is arithmetic

DB1L9_carry_eqn = DB1L8;
DB1L9 = M5_safe_q[4] $ DB1L9_carry_eqn;

--DB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~7COUT
--operation mode is arithmetic

DB1L01 = CARRY(M5_safe_q[4] # !DB1L8);


--DB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~9
--operation mode is arithmetic

DB1L31_carry_eqn = DB1L21;
DB1L31 = M5_safe_q[6] $ DB1L31_carry_eqn;

--DB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~9COUT
--operation mode is arithmetic

DB1L41 = CARRY(M5_safe_q[6] # !DB1L21);


--DB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~6
--operation mode is arithmetic

DB1L7_carry_eqn = DB1L6;
DB1L7 = M5_safe_q[3] $ !DB1L7_carry_eqn;

--DB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~6COUT
--operation mode is arithmetic

DB1L8 = CARRY(!M5_safe_q[3] & !DB1L6);


--DB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~5
--operation mode is arithmetic

DB1L5_carry_eqn = DB1L4;
DB1L5 = M5_safe_q[2] $ DB1L5_carry_eqn;

--DB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~5COUT
--operation mode is arithmetic

DB1L6 = CARRY(M5_safe_q[2] # !DB1L4);


--DB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~4
--operation mode is arithmetic

DB1L3_carry_eqn = DB1L2;
DB1L3 = M5_safe_q[1] $ !DB1L3_carry_eqn;

--DB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~4COUT
--operation mode is arithmetic

DB1L4 = CARRY(!M5_safe_q[1] & !DB1L2);


--DB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~3
--operation mode is arithmetic

DB1L1 = !M5_safe_q[0];

--DB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~3COUT
--operation mode is arithmetic

DB1L2 = CARRY(M5_safe_q[0]);


--DB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~34
--operation mode is normal

DB1L36_carry_eqn = DB1L26;
DB1L36 = M5_safe_q[31] $ !DB1L36_carry_eqn;


--V1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[1]~674
--operation mode is normal

V1L97 = V1L721 & BB4_reg[1] # !V1L721 & AB2L94 & AB2_crc_reg[31];


--EB1_q_b[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[2]_PORT_A_data_in = V1L08;
EB1_q_b[2]_PORT_A_data_in_reg = DFFE(EB1_q_b[2]_PORT_A_data_in, EB1_q_b[2]_clock_0, , , );
EB1_q_b[2]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[2]_PORT_A_address_reg = DFFE(EB1_q_b[2]_PORT_A_address, EB1_q_b[2]_clock_0, , , );
EB1_q_b[2]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[2]_PORT_B_address_reg = DFFE(EB1_q_b[2]_PORT_B_address, EB1_q_b[2]_clock_1, , , );
EB1_q_b[2]_PORT_A_write_enable = V1L111;
EB1_q_b[2]_PORT_A_write_enable_reg = DFFE(EB1_q_b[2]_PORT_A_write_enable, EB1_q_b[2]_clock_0, , , );
EB1_q_b[2]_PORT_B_read_enable = VCC;
EB1_q_b[2]_PORT_B_read_enable_reg = DFFE(EB1_q_b[2]_PORT_B_read_enable, EB1_q_b[2]_clock_1, , , );
EB1_q_b[2]_clock_0 = LB1__clk0;
EB1_q_b[2]_clock_1 = !LB1__clk0;
EB1_q_b[2]_PORT_B_data_out = MEMORY(EB1_q_b[2]_PORT_A_data_in_reg, , EB1_q_b[2]_PORT_A_address_reg, EB1_q_b[2]_PORT_B_address_reg, EB1_q_b[2]_PORT_A_write_enable_reg, EB1_q_b[2]_PORT_B_read_enable_reg, , , EB1_q_b[2]_clock_0, EB1_q_b[2]_clock_1, , , , );
EB1_q_b[2] = EB1_q_b[2]_PORT_B_data_out[0];


--BB5_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[4]
--operation mode is normal

BB5_reg[4]_lut_out = CB1L4Q & EB1_q_b[3] & DB1L07Q # !CB1L4Q & BB5_reg[5];
BB5_reg[4] = DFFEA(BB5_reg[4]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--BB1_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

BB1_reg[13]_lut_out = U1L311Q & J12_reg_o[13] # !U1L311Q & (U1L811Q & J12_reg_o[13] # !U1L811Q & BB1_reg[14]);
BB1_reg[13] = DFFEA(BB1_reg[13]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~53
--operation mode is normal

U1L47 = U1L461Q & BB1_reg[13];


--A1L572 is reduce_nor~588
--operation mode is normal

A1L572 = W1L37Q & J41_reg_o[16] & J41_reg_o[18] & !J41_reg_o[17];


--H1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|mux_en_wren~3
--operation mode is normal

H1L3 = H1L2Q & A1L072 & A1L172 & A1L572;


--HB1_row_length_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[15]
--operation mode is normal

HB1_row_length_data[15]_lut_out = W1L45;
HB1_row_length_data[15] = DFFEA(HB1_row_length_data[15]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[13]
--operation mode is normal

HB1_row_length_data[13]_lut_out = W1L25;
HB1_row_length_data[13] = DFFEA(HB1_row_length_data[13]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[2]
--operation mode is normal

HB1_row_length_data[2]_lut_out = W1L14;
HB1_row_length_data[2] = DFFEA(HB1_row_length_data[2]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[23]
--operation mode is normal

HB1_row_length_data[23]_lut_out = W1L26;
HB1_row_length_data[23] = DFFEA(HB1_row_length_data[23]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[31]
--operation mode is normal

HB1_row_length_data[31]_lut_out = W1L07;
HB1_row_length_data[31] = DFFEA(HB1_row_length_data[31]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[28]
--operation mode is normal

HB1_row_length_data[28]_lut_out = W1L76;
HB1_row_length_data[28] = DFFEA(HB1_row_length_data[28]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[21]
--operation mode is normal

HB1_row_length_data[21]_lut_out = W1L06;
HB1_row_length_data[21] = DFFEA(HB1_row_length_data[21]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[6]
--operation mode is normal

HB1_row_length_data[6]_lut_out = !W1L54;
HB1_row_length_data[6] = DFFEA(HB1_row_length_data[6]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[1]
--operation mode is normal

HB1_row_length_data[1]_lut_out = W1L04;
HB1_row_length_data[1] = DFFEA(HB1_row_length_data[1]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[24]
--operation mode is normal

HB1_row_length_data[24]_lut_out = W1L36;
HB1_row_length_data[24] = DFFEA(HB1_row_length_data[24]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[16]
--operation mode is normal

HB1_row_length_data[16]_lut_out = W1L55;
HB1_row_length_data[16] = DFFEA(HB1_row_length_data[16]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[25]
--operation mode is normal

HB1_row_length_data[25]_lut_out = W1L46;
HB1_row_length_data[25] = DFFEA(HB1_row_length_data[25]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[8]
--operation mode is normal

HB1_row_length_data[8]_lut_out = W1L74;
HB1_row_length_data[8] = DFFEA(HB1_row_length_data[8]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[7]
--operation mode is normal

HB1_row_length_data[7]_lut_out = W1L64;
HB1_row_length_data[7] = DFFEA(HB1_row_length_data[7]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[14]
--operation mode is normal

HB1_row_length_data[14]_lut_out = W1L35;
HB1_row_length_data[14] = DFFEA(HB1_row_length_data[14]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[12]
--operation mode is normal

HB1_row_length_data[12]_lut_out = W1L15;
HB1_row_length_data[12] = DFFEA(HB1_row_length_data[12]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[29]
--operation mode is normal

HB1_row_length_data[29]_lut_out = W1L86;
HB1_row_length_data[29] = DFFEA(HB1_row_length_data[29]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[0]
--operation mode is normal

HB1_row_length_data[0]_lut_out = W1L93;
HB1_row_length_data[0] = DFFEA(HB1_row_length_data[0]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[4]
--operation mode is normal

HB1_row_length_data[4]_lut_out = W1L34;
HB1_row_length_data[4] = DFFEA(HB1_row_length_data[4]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[3]
--operation mode is normal

HB1_row_length_data[3]_lut_out = W1L24;
HB1_row_length_data[3] = DFFEA(HB1_row_length_data[3]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[11]
--operation mode is normal

HB1_row_length_data[11]_lut_out = W1L05;
HB1_row_length_data[11] = DFFEA(HB1_row_length_data[11]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[19]
--operation mode is normal

HB1_row_length_data[19]_lut_out = W1L85;
HB1_row_length_data[19] = DFFEA(HB1_row_length_data[19]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[30]
--operation mode is normal

HB1_row_length_data[30]_lut_out = W1L96;
HB1_row_length_data[30] = DFFEA(HB1_row_length_data[30]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[17]
--operation mode is normal

HB1_row_length_data[17]_lut_out = W1L65;
HB1_row_length_data[17] = DFFEA(HB1_row_length_data[17]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[5]
--operation mode is normal

HB1_row_length_data[5]_lut_out = W1L44;
HB1_row_length_data[5] = DFFEA(HB1_row_length_data[5]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[22]
--operation mode is normal

HB1_row_length_data[22]_lut_out = W1L16;
HB1_row_length_data[22] = DFFEA(HB1_row_length_data[22]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[18]
--operation mode is normal

HB1_row_length_data[18]_lut_out = W1L75;
HB1_row_length_data[18] = DFFEA(HB1_row_length_data[18]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[26]
--operation mode is normal

HB1_row_length_data[26]_lut_out = W1L56;
HB1_row_length_data[26] = DFFEA(HB1_row_length_data[26]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[10]
--operation mode is normal

HB1_row_length_data[10]_lut_out = W1L94;
HB1_row_length_data[10] = DFFEA(HB1_row_length_data[10]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[9]
--operation mode is normal

HB1_row_length_data[9]_lut_out = W1L84;
HB1_row_length_data[9] = DFFEA(HB1_row_length_data[9]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[20]
--operation mode is normal

HB1_row_length_data[20]_lut_out = W1L95;
HB1_row_length_data[20] = DFFEA(HB1_row_length_data[20]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--HB1_row_length_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[27]
--operation mode is normal

HB1_row_length_data[27]_lut_out = W1L66;
HB1_row_length_data[27] = DFFEA(HB1_row_length_data[27]_lut_out, LB1__clk0, !rst, , HB1L192, , );


--KB1_mac_mult1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult1_a_data = DATA(HB1_num_rows_data[13], HB1_num_rows_data[12], HB1_num_rows_data[11], HB1_num_rows_data[10], HB1_num_rows_data[9], HB1_num_rows_data[8], HB1_num_rows_data[7], HB1_num_rows_data[6], !HB1_num_rows_data[5], HB1_num_rows_data[4], !HB1_num_rows_data[3], HB1_num_rows_data[2], HB1_num_rows_data[1], !HB1_num_rows_data[0], GND, GND, GND, GND);
KB1_mac_mult1_a_rep = UNSIGNED(KB1_mac_mult1_a_data);
KB1_mac_mult1_b_data = DATA(HB1_row_length_data[13], HB1_row_length_data[12], HB1_row_length_data[11], HB1_row_length_data[10], HB1_row_length_data[9], HB1_row_length_data[8], HB1_row_length_data[7], !HB1_row_length_data[6], HB1_row_length_data[5], HB1_row_length_data[4], HB1_row_length_data[3], HB1_row_length_data[2], HB1_row_length_data[1], HB1_row_length_data[0], GND, GND, GND, GND);
KB1_mac_mult1_b_rep = UNSIGNED(KB1_mac_mult1_b_data);
KB1_mac_mult1_result = KB1_mac_mult1_a_rep * KB1_mac_mult1_b_rep;
KB1_mac_mult1 = KB1_mac_mult1_result[0];

--KB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT1
KB1L2 = KB1_mac_mult1_result[1];

--KB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT2
KB1L3 = KB1_mac_mult1_result[2];

--KB1L4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT3
KB1L4 = KB1_mac_mult1_result[3];

--KB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT4
KB1L5 = KB1_mac_mult1_result[4];

--KB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT5
KB1L6 = KB1_mac_mult1_result[5];

--KB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT6
KB1L7 = KB1_mac_mult1_result[6];

--KB1L8 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT7
KB1L8 = KB1_mac_mult1_result[7];

--KB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT8
KB1L9 = KB1_mac_mult1_result[8];

--KB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT9
KB1L01 = KB1_mac_mult1_result[9];

--KB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT10
KB1L11 = KB1_mac_mult1_result[10];

--KB1L21 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT11
KB1L21 = KB1_mac_mult1_result[11];

--KB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT12
KB1L31 = KB1_mac_mult1_result[12];

--KB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT13
KB1L41 = KB1_mac_mult1_result[13];

--KB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT14
KB1L51 = KB1_mac_mult1_result[14];

--KB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT15
KB1L61 = KB1_mac_mult1_result[15];

--KB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT16
KB1L71 = KB1_mac_mult1_result[16];

--KB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT17
KB1L81 = KB1_mac_mult1_result[17];

--KB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT18
KB1L91 = KB1_mac_mult1_result[18];

--KB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT19
KB1L02 = KB1_mac_mult1_result[19];

--KB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT20
KB1L12 = KB1_mac_mult1_result[20];

--KB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT21
KB1L22 = KB1_mac_mult1_result[21];

--KB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT22
KB1L32 = KB1_mac_mult1_result[22];

--KB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT23
KB1L42 = KB1_mac_mult1_result[23];

--KB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT24
KB1L52 = KB1_mac_mult1_result[24];

--KB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT25
KB1L62 = KB1_mac_mult1_result[25];

--KB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT26
KB1L72 = KB1_mac_mult1_result[26];

--KB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT27
KB1L82 = KB1_mac_mult1_result[27];

--KB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT28
KB1L92 = KB1_mac_mult1_result[28];

--KB1L03 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT29
KB1L03 = KB1_mac_mult1_result[29];

--KB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT30
KB1L13 = KB1_mac_mult1_result[30];

--KB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT31
KB1L23 = KB1_mac_mult1_result[31];

--KB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT32
KB1L33 = KB1_mac_mult1_result[32];

--KB1L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT33
KB1L43 = KB1_mac_mult1_result[33];

--KB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT34
KB1L53 = KB1_mac_mult1_result[34];

--KB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT35
KB1L63 = KB1_mac_mult1_result[35];


--KB1_mac_mult2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult2_a_data = DATA(HB1_num_rows_data[31], HB1_num_rows_data[30], HB1_num_rows_data[29], HB1_num_rows_data[28], HB1_num_rows_data[27], HB1_num_rows_data[26], HB1_num_rows_data[25], HB1_num_rows_data[24], HB1_num_rows_data[23], HB1_num_rows_data[22], HB1_num_rows_data[21], HB1_num_rows_data[20], HB1_num_rows_data[19], HB1_num_rows_data[18], HB1_num_rows_data[17], HB1_num_rows_data[16], HB1_num_rows_data[15], HB1_num_rows_data[14]);
KB1_mac_mult2_a_rep = SIGNED(KB1_mac_mult2_a_data);
KB1_mac_mult2_b_data = DATA(HB1_row_length_data[31], HB1_row_length_data[30], HB1_row_length_data[29], HB1_row_length_data[28], HB1_row_length_data[27], HB1_row_length_data[26], HB1_row_length_data[25], HB1_row_length_data[24], HB1_row_length_data[23], HB1_row_length_data[22], HB1_row_length_data[21], HB1_row_length_data[20], HB1_row_length_data[19], HB1_row_length_data[18], HB1_row_length_data[17], HB1_row_length_data[16], HB1_row_length_data[15], HB1_row_length_data[14]);
KB1_mac_mult2_b_rep = SIGNED(KB1_mac_mult2_b_data);
KB1_mac_mult2_result = KB1_mac_mult2_a_rep * KB1_mac_mult2_b_rep;
KB1_mac_mult2 = KB1_mac_mult2_result[0];

--KB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT1
KB1L47 = KB1_mac_mult2_result[1];

--KB1L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT2
KB1L57 = KB1_mac_mult2_result[2];

--KB1L67 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT3
KB1L67 = KB1_mac_mult2_result[3];

--KB1L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT4
KB1L77 = KB1_mac_mult2_result[4];

--KB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT5
KB1L87 = KB1_mac_mult2_result[5];

--KB1L97 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT6
KB1L97 = KB1_mac_mult2_result[6];

--KB1L08 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT7
KB1L08 = KB1_mac_mult2_result[7];

--KB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT8
KB1L18 = KB1_mac_mult2_result[8];

--KB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT9
KB1L28 = KB1_mac_mult2_result[9];

--KB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT10
KB1L38 = KB1_mac_mult2_result[10];

--KB1L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT11
KB1L48 = KB1_mac_mult2_result[11];

--KB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT12
KB1L58 = KB1_mac_mult2_result[12];

--KB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT13
KB1L68 = KB1_mac_mult2_result[13];

--KB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT14
KB1L78 = KB1_mac_mult2_result[14];

--KB1L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT15
KB1L88 = KB1_mac_mult2_result[15];

--KB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT16
KB1L98 = KB1_mac_mult2_result[16];

--KB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT17
KB1L09 = KB1_mac_mult2_result[17];

--KB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT18
KB1L19 = KB1_mac_mult2_result[18];

--KB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT19
KB1L29 = KB1_mac_mult2_result[19];

--KB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT20
KB1L39 = KB1_mac_mult2_result[20];

--KB1L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT21
KB1L49 = KB1_mac_mult2_result[21];

--KB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT22
KB1L59 = KB1_mac_mult2_result[22];

--KB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT23
KB1L69 = KB1_mac_mult2_result[23];

--KB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT24
KB1L79 = KB1_mac_mult2_result[24];

--KB1L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT25
KB1L89 = KB1_mac_mult2_result[25];

--KB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT26
KB1L99 = KB1_mac_mult2_result[26];

--KB1L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT27
KB1L001 = KB1_mac_mult2_result[27];

--KB1L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT28
KB1L101 = KB1_mac_mult2_result[28];

--KB1L201 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT29
KB1L201 = KB1_mac_mult2_result[29];

--KB1L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT30
KB1L301 = KB1_mac_mult2_result[30];

--KB1L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT31
KB1L401 = KB1_mac_mult2_result[31];

--KB1L501 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT32
KB1L501 = KB1_mac_mult2_result[32];

--KB1L601 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT33
KB1L601 = KB1_mac_mult2_result[33];

--KB1L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT34
KB1L701 = KB1_mac_mult2_result[34];

--KB1L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT35
KB1L801 = KB1_mac_mult2_result[35];


--KB1_mac_mult3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult3_a_data = DATA(HB1_num_rows_data[31], HB1_num_rows_data[30], HB1_num_rows_data[29], HB1_num_rows_data[28], HB1_num_rows_data[27], HB1_num_rows_data[26], HB1_num_rows_data[25], HB1_num_rows_data[24], HB1_num_rows_data[23], HB1_num_rows_data[22], HB1_num_rows_data[21], HB1_num_rows_data[20], HB1_num_rows_data[19], HB1_num_rows_data[18], HB1_num_rows_data[17], HB1_num_rows_data[16], HB1_num_rows_data[15], HB1_num_rows_data[14]);
KB1_mac_mult3_a_rep = SIGNED(KB1_mac_mult3_a_data);
KB1_mac_mult3_b_data = DATA(HB1_row_length_data[13], HB1_row_length_data[12], HB1_row_length_data[11], HB1_row_length_data[10], HB1_row_length_data[9], HB1_row_length_data[8], HB1_row_length_data[7], !HB1_row_length_data[6], HB1_row_length_data[5], HB1_row_length_data[4], HB1_row_length_data[3], HB1_row_length_data[2], HB1_row_length_data[1], HB1_row_length_data[0], GND, GND, GND, GND);
KB1_mac_mult3_b_rep = UNSIGNED(KB1_mac_mult3_b_data);
KB1_mac_mult3_result = KB1_mac_mult3_a_rep * KB1_mac_mult3_b_rep;
KB1_mac_mult3 = KB1_mac_mult3_result[0];

--KB1L641 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT1
KB1L641 = KB1_mac_mult3_result[1];

--KB1L741 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT2
KB1L741 = KB1_mac_mult3_result[2];

--KB1L841 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT3
KB1L841 = KB1_mac_mult3_result[3];

--KB1L941 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT4
KB1L941 = KB1_mac_mult3_result[4];

--KB1L051 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT5
KB1L051 = KB1_mac_mult3_result[5];

--KB1L151 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT6
KB1L151 = KB1_mac_mult3_result[6];

--KB1L251 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT7
KB1L251 = KB1_mac_mult3_result[7];

--KB1L351 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT8
KB1L351 = KB1_mac_mult3_result[8];

--KB1L451 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT9
KB1L451 = KB1_mac_mult3_result[9];

--KB1L551 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT10
KB1L551 = KB1_mac_mult3_result[10];

--KB1L651 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT11
KB1L651 = KB1_mac_mult3_result[11];

--KB1L751 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT12
KB1L751 = KB1_mac_mult3_result[12];

--KB1L851 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT13
KB1L851 = KB1_mac_mult3_result[13];

--KB1L951 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT14
KB1L951 = KB1_mac_mult3_result[14];

--KB1L061 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT15
KB1L061 = KB1_mac_mult3_result[15];

--KB1L161 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT16
KB1L161 = KB1_mac_mult3_result[16];

--KB1L261 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT17
KB1L261 = KB1_mac_mult3_result[17];

--KB1L361 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT18
KB1L361 = KB1_mac_mult3_result[18];

--KB1L461 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT19
KB1L461 = KB1_mac_mult3_result[19];

--KB1L561 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT20
KB1L561 = KB1_mac_mult3_result[20];

--KB1L661 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT21
KB1L661 = KB1_mac_mult3_result[21];

--KB1L761 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT22
KB1L761 = KB1_mac_mult3_result[22];

--KB1L861 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT23
KB1L861 = KB1_mac_mult3_result[23];

--KB1L961 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT24
KB1L961 = KB1_mac_mult3_result[24];

--KB1L071 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT25
KB1L071 = KB1_mac_mult3_result[25];

--KB1L171 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT26
KB1L171 = KB1_mac_mult3_result[26];

--KB1L271 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT27
KB1L271 = KB1_mac_mult3_result[27];

--KB1L371 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT28
KB1L371 = KB1_mac_mult3_result[28];

--KB1L471 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT29
KB1L471 = KB1_mac_mult3_result[29];

--KB1L571 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT30
KB1L571 = KB1_mac_mult3_result[30];

--KB1L671 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT31
KB1L671 = KB1_mac_mult3_result[31];

--KB1L771 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT32
KB1L771 = KB1_mac_mult3_result[32];

--KB1L871 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT33
KB1L871 = KB1_mac_mult3_result[33];

--KB1L971 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT34
KB1L971 = KB1_mac_mult3_result[34];

--KB1L081 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT35
KB1L081 = KB1_mac_mult3_result[35];


--KB1_mac_mult4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult4_a_data = DATA(HB1_num_rows_data[13], HB1_num_rows_data[12], HB1_num_rows_data[11], HB1_num_rows_data[10], HB1_num_rows_data[9], HB1_num_rows_data[8], HB1_num_rows_data[7], HB1_num_rows_data[6], !HB1_num_rows_data[5], HB1_num_rows_data[4], !HB1_num_rows_data[3], HB1_num_rows_data[2], HB1_num_rows_data[1], !HB1_num_rows_data[0], GND, GND, GND, GND);
KB1_mac_mult4_a_rep = UNSIGNED(KB1_mac_mult4_a_data);
KB1_mac_mult4_b_data = DATA(HB1_row_length_data[31], HB1_row_length_data[30], HB1_row_length_data[29], HB1_row_length_data[28], HB1_row_length_data[27], HB1_row_length_data[26], HB1_row_length_data[25], HB1_row_length_data[24], HB1_row_length_data[23], HB1_row_length_data[22], HB1_row_length_data[21], HB1_row_length_data[20], HB1_row_length_data[19], HB1_row_length_data[18], HB1_row_length_data[17], HB1_row_length_data[16], HB1_row_length_data[15], HB1_row_length_data[14]);
KB1_mac_mult4_b_rep = SIGNED(KB1_mac_mult4_b_data);
KB1_mac_mult4_result = KB1_mac_mult4_a_rep * KB1_mac_mult4_b_rep;
KB1_mac_mult4 = KB1_mac_mult4_result[0];

--KB1L812 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT1
KB1L812 = KB1_mac_mult4_result[1];

--KB1L912 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT2
KB1L912 = KB1_mac_mult4_result[2];

--KB1L022 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT3
KB1L022 = KB1_mac_mult4_result[3];

--KB1L122 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT4
KB1L122 = KB1_mac_mult4_result[4];

--KB1L222 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT5
KB1L222 = KB1_mac_mult4_result[5];

--KB1L322 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT6
KB1L322 = KB1_mac_mult4_result[6];

--KB1L422 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT7
KB1L422 = KB1_mac_mult4_result[7];

--KB1L522 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT8
KB1L522 = KB1_mac_mult4_result[8];

--KB1L622 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT9
KB1L622 = KB1_mac_mult4_result[9];

--KB1L722 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT10
KB1L722 = KB1_mac_mult4_result[10];

--KB1L822 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT11
KB1L822 = KB1_mac_mult4_result[11];

--KB1L922 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT12
KB1L922 = KB1_mac_mult4_result[12];

--KB1L032 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT13
KB1L032 = KB1_mac_mult4_result[13];

--KB1L132 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT14
KB1L132 = KB1_mac_mult4_result[14];

--KB1L232 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT15
KB1L232 = KB1_mac_mult4_result[15];

--KB1L332 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT16
KB1L332 = KB1_mac_mult4_result[16];

--KB1L432 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT17
KB1L432 = KB1_mac_mult4_result[17];

--KB1L532 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT18
KB1L532 = KB1_mac_mult4_result[18];

--KB1L632 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT19
KB1L632 = KB1_mac_mult4_result[19];

--KB1L732 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT20
KB1L732 = KB1_mac_mult4_result[20];

--KB1L832 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT21
KB1L832 = KB1_mac_mult4_result[21];

--KB1L932 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT22
KB1L932 = KB1_mac_mult4_result[22];

--KB1L042 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT23
KB1L042 = KB1_mac_mult4_result[23];

--KB1L142 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT24
KB1L142 = KB1_mac_mult4_result[24];

--KB1L242 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT25
KB1L242 = KB1_mac_mult4_result[25];

--KB1L342 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT26
KB1L342 = KB1_mac_mult4_result[26];

--KB1L442 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT27
KB1L442 = KB1_mac_mult4_result[27];

--KB1L542 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT28
KB1L542 = KB1_mac_mult4_result[28];

--KB1L642 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT29
KB1L642 = KB1_mac_mult4_result[29];

--KB1L742 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT30
KB1L742 = KB1_mac_mult4_result[30];

--KB1L842 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT31
KB1L842 = KB1_mac_mult4_result[31];

--KB1L942 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT32
KB1L942 = KB1_mac_mult4_result[32];

--KB1L052 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT33
KB1L052 = KB1_mac_mult4_result[33];

--KB1L152 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT34
KB1L152 = KB1_mac_mult4_result[34];

--KB1L252 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT35
KB1L252 = KB1_mac_mult4_result[35];


--GB1L544 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~101
--operation mode is arithmetic

GB1L544 = CARRY(M11_safe_q[30] & GB1L16 & !GB1L344 # !M11_safe_q[30] & (GB1L16 # !GB1L344));


--BB1_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

BB1_reg[12]_lut_out = U1L311Q & J12_reg_o[12] # !U1L311Q & (U1L811Q & J12_reg_o[12] # !U1L811Q & BB1_reg[13]);
BB1_reg[12] = DFFEA(BB1_reg[12]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L37 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~54
--operation mode is normal

U1L37 = U1L461Q & BB1_reg[12];


--BB1_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

BB1_reg[11]_lut_out = U1L311Q & J12_reg_o[11] # !U1L311Q & (U1L811Q & J12_reg_o[11] # !U1L811Q & BB1_reg[12]);
BB1_reg[11] = DFFEA(BB1_reg[11]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~55
--operation mode is normal

U1L27 = U1L461Q & BB1_reg[11];


--BB1_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

BB1_reg[10]_lut_out = U1L311Q & J12_reg_o[10] # !U1L311Q & (U1L811Q & J12_reg_o[10] # !U1L811Q & BB1_reg[11]);
BB1_reg[10] = DFFEA(BB1_reg[10]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~56
--operation mode is normal

U1L17 = U1L461Q & BB1_reg[10];


--BB1_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

BB1_reg[9]_lut_out = U1L311Q & J12_reg_o[9] # !U1L311Q & (U1L811Q & J12_reg_o[9] # !U1L811Q & BB1_reg[10]);
BB1_reg[9] = DFFEA(BB1_reg[9]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~57
--operation mode is normal

U1L07 = U1L461Q & BB1_reg[9];


--BB1_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

BB1_reg[8]_lut_out = U1L311Q & J12_reg_o[8] # !U1L311Q & (U1L811Q & J12_reg_o[8] # !U1L811Q & BB1_reg[9]);
BB1_reg[8] = DFFEA(BB1_reg[8]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~58
--operation mode is normal

U1L96 = U1L461Q & BB1_reg[8];


--BB1_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

BB1_reg[7]_lut_out = U1L311Q & J12_reg_o[7] # !U1L311Q & (U1L811Q & J12_reg_o[7] # !U1L811Q & BB1_reg[8]);
BB1_reg[7] = DFFEA(BB1_reg[7]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~59
--operation mode is normal

U1L86 = U1L461Q & BB1_reg[7];


--BB1_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

BB1_reg[6]_lut_out = U1L311Q & J12_reg_o[6] # !U1L311Q & (U1L811Q & J12_reg_o[6] # !U1L811Q & BB1_reg[7]);
BB1_reg[6] = DFFEA(BB1_reg[6]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~60
--operation mode is normal

U1L76 = U1L461Q & BB1_reg[6];


--AB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32]
--operation mode is normal

AB1_crc_reg[32]_lut_out = AB1_crc_reg[31] & !U1L311Q;
AB1_crc_reg[32] = DFFEA(AB1_crc_reg[32]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31]
--operation mode is normal

AB1_crc_reg[31]_lut_out = AB1_crc_reg[30] & !U1L311Q;
AB1_crc_reg[31] = DFFEA(AB1_crc_reg[31]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30]
--operation mode is normal

AB1_crc_reg[30]_lut_out = AB1_crc_reg[29] & !U1L311Q;
AB1_crc_reg[30] = DFFEA(AB1_crc_reg[30]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29]
--operation mode is normal

AB1_crc_reg[29]_lut_out = AB1_crc_reg[28] & !U1L311Q;
AB1_crc_reg[29] = DFFEA(AB1_crc_reg[29]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287
--operation mode is normal

AB1L05 = AB1_crc_reg[32] # AB1_crc_reg[31] # AB1_crc_reg[30] # AB1_crc_reg[29];


--AB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28]
--operation mode is normal

AB1_crc_reg[28]_lut_out = AB1_crc_reg[27] & !U1L311Q;
AB1_crc_reg[28] = DFFEA(AB1_crc_reg[28]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27]
--operation mode is normal

AB1_crc_reg[27]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[26]);
AB1_crc_reg[27] = DFFEA(AB1_crc_reg[27]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26]
--operation mode is normal

AB1_crc_reg[26]_lut_out = AB1_crc_reg[25] & !U1L311Q;
AB1_crc_reg[26] = DFFEA(AB1_crc_reg[26]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25]
--operation mode is normal

AB1_crc_reg[25]_lut_out = AB1_crc_reg[24] & !U1L311Q;
AB1_crc_reg[25] = DFFEA(AB1_crc_reg[25]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288
--operation mode is normal

AB1L15 = AB1_crc_reg[28] # AB1_crc_reg[27] # AB1_crc_reg[26] # AB1_crc_reg[25];


--AB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24]
--operation mode is normal

AB1_crc_reg[24]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[23]);
AB1_crc_reg[24] = DFFEA(AB1_crc_reg[24]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23]
--operation mode is normal

AB1_crc_reg[23]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[22]);
AB1_crc_reg[23] = DFFEA(AB1_crc_reg[23]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22]
--operation mode is normal

AB1_crc_reg[22]_lut_out = AB1_crc_reg[21] & !U1L311Q;
AB1_crc_reg[22] = DFFEA(AB1_crc_reg[22]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21]
--operation mode is normal

AB1_crc_reg[21]_lut_out = AB1_crc_reg[20] & !U1L311Q;
AB1_crc_reg[21] = DFFEA(AB1_crc_reg[21]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289
--operation mode is normal

AB1L25 = AB1_crc_reg[24] # AB1_crc_reg[23] # AB1_crc_reg[22] # AB1_crc_reg[21];


--AB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20]
--operation mode is normal

AB1_crc_reg[20]_lut_out = AB1_crc_reg[19] & !U1L311Q;
AB1_crc_reg[20] = DFFEA(AB1_crc_reg[20]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19]
--operation mode is normal

AB1_crc_reg[19]_lut_out = AB1_crc_reg[18] & !U1L311Q;
AB1_crc_reg[19] = DFFEA(AB1_crc_reg[19]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18]
--operation mode is normal

AB1_crc_reg[18]_lut_out = AB1_crc_reg[17] & !U1L311Q;
AB1_crc_reg[18] = DFFEA(AB1_crc_reg[18]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17]
--operation mode is normal

AB1_crc_reg[17]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[16]);
AB1_crc_reg[17] = DFFEA(AB1_crc_reg[17]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290
--operation mode is normal

AB1L35 = AB1_crc_reg[20] # AB1_crc_reg[19] # AB1_crc_reg[18] # AB1_crc_reg[17];


--AB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291
--operation mode is normal

AB1L45 = AB1L05 # AB1L15 # AB1L25 # AB1L35;


--AB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16]
--operation mode is normal

AB1_crc_reg[16]_lut_out = AB1_crc_reg[15] & !U1L311Q;
AB1_crc_reg[16] = DFFEA(AB1_crc_reg[16]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15]
--operation mode is normal

AB1_crc_reg[15]_lut_out = AB1_crc_reg[14] & !U1L311Q;
AB1_crc_reg[15] = DFFEA(AB1_crc_reg[15]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14]
--operation mode is normal

AB1_crc_reg[14]_lut_out = AB1_crc_reg[13] & !U1L311Q;
AB1_crc_reg[14] = DFFEA(AB1_crc_reg[14]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13]
--operation mode is normal

AB1_crc_reg[13]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[12]);
AB1_crc_reg[13] = DFFEA(AB1_crc_reg[13]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292
--operation mode is normal

AB1L55 = AB1_crc_reg[16] # AB1_crc_reg[15] # AB1_crc_reg[14] # AB1_crc_reg[13];


--AB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12]
--operation mode is normal

AB1_crc_reg[12]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[11]);
AB1_crc_reg[12] = DFFEA(AB1_crc_reg[12]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11]
--operation mode is normal

AB1_crc_reg[11]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[10]);
AB1_crc_reg[11] = DFFEA(AB1_crc_reg[11]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10]
--operation mode is normal

AB1_crc_reg[10]_lut_out = AB1_crc_reg[9] & !U1L311Q;
AB1_crc_reg[10] = DFFEA(AB1_crc_reg[10]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9]
--operation mode is normal

AB1_crc_reg[9]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[8]);
AB1_crc_reg[9] = DFFEA(AB1_crc_reg[9]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293
--operation mode is normal

AB1L65 = AB1_crc_reg[12] # AB1_crc_reg[11] # AB1_crc_reg[10] # AB1_crc_reg[9];


--AB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8]
--operation mode is normal

AB1_crc_reg[8]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[7]);
AB1_crc_reg[8] = DFFEA(AB1_crc_reg[8]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7]
--operation mode is normal

AB1_crc_reg[7]_lut_out = AB1_crc_reg[6] & !U1L311Q;
AB1_crc_reg[7] = DFFEA(AB1_crc_reg[7]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6]
--operation mode is normal

AB1_crc_reg[6]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[5]);
AB1_crc_reg[6] = DFFEA(AB1_crc_reg[6]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5]
--operation mode is normal

AB1_crc_reg[5]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[4]);
AB1_crc_reg[5] = DFFEA(AB1_crc_reg[5]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294
--operation mode is normal

AB1L75 = AB1_crc_reg[8] # AB1_crc_reg[7] # AB1_crc_reg[6] # AB1_crc_reg[5];


--AB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4]
--operation mode is normal

AB1_crc_reg[4]_lut_out = AB1_crc_reg[3] & !U1L311Q;
AB1_crc_reg[4] = DFFEA(AB1_crc_reg[4]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3]
--operation mode is normal

AB1_crc_reg[3]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[2]);
AB1_crc_reg[3] = DFFEA(AB1_crc_reg[3]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2]
--operation mode is normal

AB1_crc_reg[2]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[1]);
AB1_crc_reg[2] = DFFEA(AB1_crc_reg[2]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1]
--operation mode is normal

AB1_crc_reg[1]_lut_out = !U1L311Q & (BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[1] = DFFEA(AB1_crc_reg[1]_lut_out, LB1__clk0, !rst, , U1_crc_ena, , );


--AB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295
--operation mode is normal

AB1L85 = AB1_crc_reg[4] # AB1_crc_reg[3] # AB1_crc_reg[2] # AB1_crc_reg[1];


--AB1L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296
--operation mode is normal

AB1L95 = AB1L55 # AB1L65 # AB1L75 # AB1L85;


--U1L951Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22
--operation mode is normal

U1L951Q_lut_out = U1L841 # U1L741 # U1L251 & !U1L151;
U1L951Q = DFFEA(U1L951Q_lut_out, LB1__clk0, !rst, , , , );


--BB1_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

BB1_reg[16]_lut_out = U1L311Q & J12_reg_o[16] # !U1L311Q & (U1L811Q & J12_reg_o[16] # !U1L811Q & BB1_reg[17]);
BB1_reg[16] = DFFEA(BB1_reg[16]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--Z3_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count
--operation mode is normal

Z3_count_lut_out = !Z3_count;
Z3_count = DFFEA(Z3_count_lut_out, LB1__clk0, !rst, , U1L061Q, , );


--U1L751Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20
--operation mode is normal

U1L751Q_lut_out = !U1L451 & (U1L441 # U1L641 # !U1L261Q);
U1L751Q = DFFEA(U1L751Q_lut_out, LB1__clk0, !rst, , , , );


--U1L371 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0
--operation mode is normal

U1L371 = Z3_count & !U1L751Q;


--C1L9Q is dispatch:cmd0|pres_state~21
--operation mode is normal

C1L9Q_lut_out = C1L11Q & V1L231Q;
C1L9Q = DFFEA(C1L9Q_lut_out, LB1__clk0, !rst, , , , );


--U1L761Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31
--operation mode is normal

U1L761Q_lut_out = U1L511Q & U1L951Q & (AB1L45 # AB1L95);
U1L761Q = DFFEA(U1L761Q_lut_out, LB1__clk0, !rst, , , , );


--BB1_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

BB1_reg[17]_lut_out = U1L311Q & J12_reg_o[17] # !U1L311Q & (U1L811Q & J12_reg_o[17] # !U1L811Q & BB1_reg[18]);
BB1_reg[17] = DFFEA(BB1_reg[17]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

BB1_reg[22]_lut_out = U1L311Q & J12_reg_o[22] # !U1L311Q & (U1L811Q & J12_reg_o[22] # !U1L811Q & BB1_reg[23]);
BB1_reg[22] = DFFEA(BB1_reg[22]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

BB1_reg[19]_lut_out = U1L311Q & J12_reg_o[19] # !U1L311Q & (U1L811Q & J12_reg_o[19] # !U1L811Q & BB1_reg[20]);
BB1_reg[19] = DFFEA(BB1_reg[19]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

BB1_reg[23]_lut_out = U1L311Q & J12_reg_o[23] # !U1L311Q & (U1L811Q & J12_reg_o[23] # !U1L811Q & BB1_reg[24]);
BB1_reg[23] = DFFEA(BB1_reg[23]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

BB1_reg[20]_lut_out = U1L311Q & J12_reg_o[20] # !U1L311Q & (U1L811Q & J12_reg_o[20] # !U1L811Q & BB1_reg[21]);
BB1_reg[20] = DFFEA(BB1_reg[20]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

BB1_reg[21]_lut_out = U1L311Q & J12_reg_o[21] # !U1L311Q & (U1L811Q & J12_reg_o[21] # !U1L811Q & BB1_reg[22]);
BB1_reg[21] = DFFEA(BB1_reg[21]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--BB1_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

BB1_reg[18]_lut_out = U1L311Q & J12_reg_o[18] # !U1L311Q & (U1L811Q & J12_reg_o[18] # !U1L811Q & BB1_reg[19]);
BB1_reg[18] = DFFEA(BB1_reg[18]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--J12_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[3]
--operation mode is normal

J12_reg_o[3]_lut_out = BB2_reg[4];
J12_reg_o[3] = DFFEA(J12_reg_o[3]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--BB1_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

BB1_reg[30]_lut_out = U1L311Q & J12_reg_o[30] # !U1L311Q & (U1L811Q & J12_reg_o[30] # !U1L811Q & BB1_reg[31]);
BB1_reg[30] = DFFEA(BB1_reg[30]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~36
--operation mode is normal

U1L19 = U1L461Q & BB1_reg[30];


--HB1L112 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~40
--operation mode is normal

HB1L112 = A1L072 & W1L77 & A1L272 & !HB1L2Q;


--BB1_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

BB1_reg[29]_lut_out = U1L311Q & J12_reg_o[29] # !U1L311Q & (U1L811Q & J12_reg_o[29] # !U1L811Q & BB1_reg[30]);
BB1_reg[29] = DFFEA(BB1_reg[29]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~37
--operation mode is normal

U1L09 = U1L461Q & BB1_reg[29];


--BB1_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

BB1_reg[28]_lut_out = U1L311Q & J12_reg_o[28] # !U1L311Q & (U1L811Q & J12_reg_o[28] # !U1L811Q & BB1_reg[29]);
BB1_reg[28] = DFFEA(BB1_reg[28]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~38
--operation mode is normal

U1L98 = U1L461Q & BB1_reg[28];


--BB1_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

BB1_reg[27]_lut_out = U1L311Q & J12_reg_o[27] # !U1L311Q & (U1L811Q & J12_reg_o[27] # !U1L811Q & BB1_reg[28]);
BB1_reg[27] = DFFEA(BB1_reg[27]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~39
--operation mode is normal

U1L88 = U1L461Q & BB1_reg[27];


--BB1_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

BB1_reg[26]_lut_out = U1L311Q & J12_reg_o[26] # !U1L311Q & (U1L811Q & J12_reg_o[26] # !U1L811Q & BB1_reg[27]);
BB1_reg[26] = DFFEA(BB1_reg[26]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~40
--operation mode is normal

U1L78 = U1L461Q & BB1_reg[26];


--BB1_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

BB1_reg[25]_lut_out = U1L311Q & J12_reg_o[25] # !U1L311Q & (U1L811Q & J12_reg_o[25] # !U1L811Q & BB1_reg[26]);
BB1_reg[25] = DFFEA(BB1_reg[25]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~41
--operation mode is normal

U1L68 = U1L461Q & BB1_reg[25];


--BB1_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

BB1_reg[24]_lut_out = U1L311Q & J12_reg_o[24] # !U1L311Q & (U1L811Q & J12_reg_o[24] # !U1L811Q & BB1_reg[25]);
BB1_reg[24] = DFFEA(BB1_reg[24]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~42
--operation mode is normal

U1L58 = U1L461Q & BB1_reg[24];


--U1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~43
--operation mode is normal

U1L48 = U1L461Q & BB1_reg[23];


--U1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~44
--operation mode is normal

U1L38 = U1L461Q & BB1_reg[22];


--U1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~45
--operation mode is normal

U1L28 = U1L461Q & BB1_reg[21];


--U1L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~46
--operation mode is normal

U1L18 = U1L461Q & BB1_reg[20];


--U1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~47
--operation mode is normal

U1L08 = U1L461Q & BB1_reg[19];


--U1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~48
--operation mode is normal

U1L97 = U1L461Q & BB1_reg[18];


--U1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~49
--operation mode is normal

U1L87 = U1L461Q & BB1_reg[17];


--U1L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~50
--operation mode is normal

U1L77 = U1L461Q & BB1_reg[16];


--BB1_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

BB1_reg[15]_lut_out = U1L311Q & J12_reg_o[15] # !U1L311Q & (U1L811Q & J12_reg_o[15] # !U1L811Q & BB1_reg[16]);
BB1_reg[15] = DFFEA(BB1_reg[15]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~51
--operation mode is normal

U1L67 = U1L461Q & BB1_reg[15];


--BB1_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

BB1_reg[14]_lut_out = U1L311Q & J12_reg_o[14] # !U1L311Q & (U1L811Q & J12_reg_o[14] # !U1L811Q & BB1_reg[15]);
BB1_reg[14] = DFFEA(BB1_reg[14]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~52
--operation mode is normal

U1L57 = U1L461Q & BB1_reg[14];


--BB1_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

BB1_reg[31]_lut_out = U1L311Q & J12_reg_o[31] # !U1L311Q & (U1L811Q & J12_reg_o[31] # !U1L811Q & BB1_reg[0]);
BB1_reg[31] = DFFEA(BB1_reg[31]_lut_out, LB1__clk0, !rst, , U1_data_shreg_ena, , );


--U1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~35
--operation mode is normal

U1L29 = U1L461Q & BB1_reg[31];


--A1L562 is reduce_nor~38
--operation mode is normal

A1L562 = A1L962 & W1L4 & A1L072 & A1L272;


--HB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6
--operation mode is normal

HB1L1 = HB1L3Q & A1L562;


--J42_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]
--operation mode is normal

J42_reg_o[30]_lut_out = W1L96;
J42_reg_o[30] = DFFEA(J42_reg_o[30]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L581 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~108
--operation mode is arithmetic

GB1L581_carry_eqn = GB1L481;
GB1L581 = J42_reg_o[29] $ !GB1L581_carry_eqn;

--GB1L681 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~108COUT
--operation mode is arithmetic

GB1L681 = CARRY(!J42_reg_o[29] & !GB1L481);


--GB1L805 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~133
--operation mode is arithmetic

GB1L805 = CARRY(M21_safe_q[30] & GB1L421 & !GB1L605 # !M21_safe_q[30] & (GB1L421 # !GB1L605));


--GB1L513 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~35
--operation mode is arithmetic

GB1L513 = CARRY(M21_safe_q[28] & GB1L381 & !GB1L313 # !M21_safe_q[28] & (GB1L381 # !GB1L313));


--GB1L842 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~140
--operation mode is arithmetic

GB1L842_carry_eqn = GB1L742;
GB1L842 = GB1L221 $ !GB1L842_carry_eqn;

--GB1L942 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~140COUT
--operation mode is arithmetic

GB1L942 = CARRY(!GB1L221 & !GB1L742);


--GB1L873 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~67
--operation mode is arithmetic

GB1L873 = CARRY(GB1L642 & M21_safe_q[28] & !GB1L673 # !GB1L642 & (M21_safe_q[28] # !GB1L673));


--J12_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[5]
--operation mode is normal

J12_reg_o[5]_lut_out = BB2_reg[6];
J12_reg_o[5] = DFFEA(J12_reg_o[5]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[4]
--operation mode is normal

J12_reg_o[4]_lut_out = BB2_reg[5];
J12_reg_o[4] = DFFEA(J12_reg_o[4]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--Z1_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4]
--operation mode is normal

Z1_count[4]_lut_out = !U1L311Q & !U1L811Q & Z1L9 & !Z1_count[5];
Z1_count[4] = DFFEA(Z1_count[4]_lut_out, LB1__clk0, !rst, , , , );


--Z1_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3]
--operation mode is normal

Z1_count[3]_lut_out = !U1L311Q & !U1L811Q & Z1L7 & !Z1_count[5];
Z1_count[3] = DFFEA(Z1_count[3]_lut_out, LB1__clk0, !rst, , , , );


--Z1_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2]
--operation mode is normal

Z1_count[2]_lut_out = !U1L311Q & !U1L811Q & Z1L5 & !Z1_count[5];
Z1_count[2] = DFFEA(Z1_count[2]_lut_out, LB1__clk0, !rst, , , , );


--Z1_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5]
--operation mode is normal

Z1_count[5]_lut_out = !U1L311Q & !U1L811Q & (Z1L11 # Z1_count[5]);
Z1_count[5] = DFFEA(Z1_count[5]_lut_out, LB1__clk0, !rst, , , , );


--U1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~454
--operation mode is normal

U1L621 = Z1_count[4] & Z1_count[3] & Z1_count[2] & !Z1_count[5];


--Z1_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1]
--operation mode is normal

Z1_count[1]_lut_out = !U1L311Q & !U1L811Q & Z1L3 & !Z1_count[5];
Z1_count[1] = DFFEA(Z1_count[1]_lut_out, LB1__clk0, !rst, , , , );


--Z1_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0]
--operation mode is normal

Z1_count[0]_lut_out = !U1L311Q & !U1L811Q & Z1L1 & !Z1_count[5];
Z1_count[0] = DFFEA(Z1_count[0]_lut_out, LB1__clk0, !rst, , , , );


--U1L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18
--operation mode is arithmetic

U1L03_carry_eqn = U1L92;
U1L03 = U1L03_carry_eqn $ (U1L521 & J91_reg_o[2]);

--U1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT
--operation mode is arithmetic

U1L13 = CARRY(U1L521 & J91_reg_o[2] # !U1L92);


--U1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24
--operation mode is arithmetic

U1L24_carry_eqn = U1L14;
U1L24 = U1L24_carry_eqn $ (U1L521 & J91_reg_o[8]);

--U1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT
--operation mode is arithmetic

U1L34 = CARRY(U1L521 & J91_reg_o[8] # !U1L14);


--U1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~455
--operation mode is normal

U1L721 = M3_safe_q[2] & (M3_safe_q[8] $ U1L24 # !U1L03) # !M3_safe_q[2] & (U1L03 # M3_safe_q[8] $ U1L24);


--U1L62 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16
--operation mode is arithmetic

U1L62 = !U1L521 # !J91_reg_o[0];

--U1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT
--operation mode is arithmetic

U1L72 = CARRY(J91_reg_o[0] & U1L521);


--U1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25
--operation mode is arithmetic

U1L44_carry_eqn = U1L34;
U1L44 = U1L44_carry_eqn $ (!J91_reg_o[9] # !U1L521);

--U1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT
--operation mode is arithmetic

U1L54 = CARRY(!U1L34 & (!J91_reg_o[9] # !U1L521));


--U1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~456
--operation mode is normal

U1L821 = M3_safe_q[0] & (M3_safe_q[9] $ U1L44 # !U1L62) # !M3_safe_q[0] & (U1L62 # M3_safe_q[9] $ U1L44);


--U1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17
--operation mode is arithmetic

U1L82_carry_eqn = U1L72;
U1L82 = U1L82_carry_eqn $ (!J91_reg_o[1] # !U1L521);

--U1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT
--operation mode is arithmetic

U1L92 = CARRY(!U1L72 & (!J91_reg_o[1] # !U1L521));


--U1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21
--operation mode is arithmetic

U1L63_carry_eqn = U1L53;
U1L63 = U1L63_carry_eqn $ (!J91_reg_o[5] # !U1L521);

--U1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT
--operation mode is arithmetic

U1L73 = CARRY(!U1L53 & (!J91_reg_o[5] # !U1L521));


--U1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~457
--operation mode is normal

U1L921 = M3_safe_q[1] & (M3_safe_q[5] $ U1L63 # !U1L82) # !M3_safe_q[1] & (U1L82 # M3_safe_q[5] $ U1L63);


--U1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19
--operation mode is arithmetic

U1L23_carry_eqn = U1L13;
U1L23 = U1L23_carry_eqn $ (!J91_reg_o[3] # !U1L521);

--U1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT
--operation mode is arithmetic

U1L33 = CARRY(!U1L13 & (!J91_reg_o[3] # !U1L521));


--U1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26
--operation mode is arithmetic

U1L64_carry_eqn = U1L54;
U1L64 = U1L64_carry_eqn $ (U1L521 & J91_reg_o[10]);

--U1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT
--operation mode is arithmetic

U1L74 = CARRY(U1L521 & J91_reg_o[10] # !U1L54);


--U1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~458
--operation mode is normal

U1L031 = M3_safe_q[3] & (M3_safe_q[10] $ U1L64 # !U1L23) # !M3_safe_q[3] & (U1L23 # M3_safe_q[10] $ U1L64);


--U1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~459
--operation mode is normal

U1L131 = U1L721 # U1L821 # U1L921 # U1L031;


--U1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28
--operation mode is arithmetic

U1L05_carry_eqn = U1L94;
U1L05 = U1L05_carry_eqn $ (U1L521 & J91_reg_o[12]);

--U1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT
--operation mode is arithmetic

U1L15 = CARRY(U1L521 & J91_reg_o[12] # !U1L94);


--U1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27
--operation mode is arithmetic

U1L84_carry_eqn = U1L74;
U1L84 = U1L84_carry_eqn $ (!J91_reg_o[11] # !U1L521);

--U1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT
--operation mode is arithmetic

U1L94 = CARRY(!U1L74 & (!J91_reg_o[11] # !U1L521));


--U1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~460
--operation mode is normal

U1L231 = M3_safe_q[12] & (M3_safe_q[11] $ U1L84 # !U1L05) # !M3_safe_q[12] & (U1L05 # M3_safe_q[11] $ U1L84);


--U1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29
--operation mode is arithmetic

U1L25_carry_eqn = U1L15;
U1L25 = !U1L25_carry_eqn;

--U1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT
--operation mode is arithmetic

U1L35 = CARRY(!U1L15);


--U1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30
--operation mode is normal

U1L45_carry_eqn = U1L35;
U1L45 = U1L45_carry_eqn;


--U1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20
--operation mode is arithmetic

U1L43_carry_eqn = U1L33;
U1L43 = U1L43_carry_eqn $ (U1L521 & J91_reg_o[4]);

--U1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT
--operation mode is arithmetic

U1L53 = CARRY(U1L521 & J91_reg_o[4] # !U1L33);


--U1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23
--operation mode is arithmetic

U1L04_carry_eqn = U1L93;
U1L04 = U1L04_carry_eqn $ (!J91_reg_o[7] # !U1L521);

--U1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT
--operation mode is arithmetic

U1L14 = CARRY(!U1L93 & (!J91_reg_o[7] # !U1L521));


--U1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~461
--operation mode is normal

U1L331 = M3_safe_q[4] & (M3_safe_q[7] $ U1L04 # !U1L43) # !M3_safe_q[4] & (U1L43 # M3_safe_q[7] $ U1L04);


--U1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22
--operation mode is arithmetic

U1L83_carry_eqn = U1L73;
U1L83 = U1L83_carry_eqn $ (U1L521 & J91_reg_o[6]);

--U1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT
--operation mode is arithmetic

U1L93 = CARRY(U1L521 & J91_reg_o[6] # !U1L73);


--U1L861 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~6
--operation mode is normal

U1L861 = M3_safe_q[6] $ U1L83;


--U1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~462
--operation mode is normal

U1L431 = U1L25 # U1L45 # U1L331 # U1L861;


--U1L941 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~2
--operation mode is normal

U1L941 = U1L161Q & (U1L131 # U1L231 # U1L431);


--U1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~3
--operation mode is normal

U1L051 = U1L851Q & !U1L511Q;


--U1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~20
--operation mode is normal

U1L151 = J91_reg_o[15] & !J91_reg_o[14] & !J91_reg_o[13];


--J02_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27]
--operation mode is normal

J02_reg_o[27]_lut_out = BB1_reg[27];
J02_reg_o[27] = DFFEA(J02_reg_o[27]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28]
--operation mode is normal

J02_reg_o[28]_lut_out = BB1_reg[28];
J02_reg_o[28] = DFFEA(J02_reg_o[28]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30]
--operation mode is normal

J02_reg_o[30]_lut_out = BB1_reg[30];
J02_reg_o[30] = DFFEA(J02_reg_o[30]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29]
--operation mode is normal

J02_reg_o[29]_lut_out = BB1_reg[29];
J02_reg_o[29] = DFFEA(J02_reg_o[29]_lut_out, LB1__clk0, !rst, , U1L371, , );


--U1L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~687
--operation mode is normal

U1L301 = J02_reg_o[27] & !J02_reg_o[28] & !J02_reg_o[30] & !J02_reg_o[29];


--J02_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26]
--operation mode is normal

J02_reg_o[26]_lut_out = BB1_reg[26];
J02_reg_o[26] = DFFEA(J02_reg_o[26]_lut_out, LB1__clk0, !rst, , U1L371, , );


--U1L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~688
--operation mode is normal

U1L401 = slot_id[2] & slot_id[3] & (!slot_id[0] # !slot_id[1]);


--J02_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24]
--operation mode is normal

J02_reg_o[24]_lut_out = BB1_reg[24];
J02_reg_o[24] = DFFEA(J02_reg_o[24]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J02_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25]
--operation mode is normal

J02_reg_o[25]_lut_out = BB1_reg[25];
J02_reg_o[25] = DFFEA(J02_reg_o[25]_lut_out, LB1__clk0, !rst, , U1L371, , );


--U1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~689
--operation mode is normal

U1L501 = J02_reg_o[26] & (J02_reg_o[24] & !J02_reg_o[25] # !J02_reg_o[24] & (U1L401 # J02_reg_o[25]));


--U1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~690
--operation mode is normal

U1L601 = slot_id[1] & J02_reg_o[25] & (slot_id[2] $ slot_id[3]);


--U1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~691
--operation mode is normal

U1L701 = J02_reg_o[24] & U1L601 & !J02_reg_o[26];


--J02_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31]
--operation mode is normal

J02_reg_o[31]_lut_out = BB1_reg[31];
J02_reg_o[31] = DFFEA(J02_reg_o[31]_lut_out, LB1__clk0, !rst, , U1L371, , );


--U1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~692
--operation mode is normal

U1L801 = U1L301 & !J02_reg_o[31] & (U1L501 # U1L701);


--C1L1 is dispatch:cmd0|card[0]~30
--operation mode is normal

C1L1 = slot_id[2] & slot_id[0] & (slot_id[3] # slot_id[1]) # !slot_id[2] & !slot_id[0] & slot_id[3];


--C1L4 is dispatch:cmd0|card[3]~203
--operation mode is normal

C1L4 = slot_id[3] & (slot_id[1] & !slot_id[0] # !slot_id[2]) # !slot_id[3] & slot_id[1] & slot_id[2];


--U1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~504
--operation mode is normal

U1L121 = J02_reg_o[24] & !C1L1 & (J02_reg_o[27] $ C1L4) # !J02_reg_o[24] & C1L1 & (J02_reg_o[27] $ C1L4);


--C1L2 is dispatch:cmd0|card[1]~204
--operation mode is normal

C1L2 = slot_id[3] & (slot_id[1] $ (slot_id[2] # slot_id[0])) # !slot_id[3] & slot_id[2] & !slot_id[0] & slot_id[1];


--C1L5 is dispatch:cmd0|card[7]~19
--operation mode is normal

C1L5 = slot_id[3] # slot_id[2] & slot_id[1];


--C1L3 is dispatch:cmd0|card[2]~20
--operation mode is normal

C1L3 = slot_id[1] & !slot_id[0] # !slot_id[3];


--U1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~505
--operation mode is normal

U1L221 = J02_reg_o[26] & C1L3 & (C1L5 $ J02_reg_o[30]) # !J02_reg_o[26] & !C1L3 & (C1L5 $ J02_reg_o[30]);


--U1L251 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~21
--operation mode is normal

U1L251 = U1L361Q & (U1L801 # U1L121 & U1L421);


--BB2_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[1]
--operation mode is normal

BB2_reg[1]_lut_out = BB2_reg[2] & Y1L3Q;
BB2_reg[1] = DFFEA(BB2_reg[1]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--Y1L4Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21
--operation mode is normal

Y1L4Q_lut_out = Y1L4Q & (!Y1L3Q & !lvds_cmd # !Y1L9) # !Y1L4Q & !Y1L3Q & !lvds_cmd;
Y1L4Q = DFFEA(Y1L4Q_lut_out, LB1__clk2, !rst, , , , );


--Z4_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[2]
--operation mode is normal

Z4_count[2]_lut_out = Y1L3Q & (Z4L5 # !Z4L82);
Z4_count[2] = DFFEA(Z4_count[2]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[0]
--operation mode is normal

Z4_count[0]_lut_out = Y1L3Q & (Z4L1 # !Z4L82);
Z4_count[0] = DFFEA(Z4_count[0]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[3]
--operation mode is normal

Z4_count[3]_lut_out = Y1L3Q & (Z4L7 # !Z4L82);
Z4_count[3] = DFFEA(Z4_count[3]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[1]
--operation mode is normal

Z4_count[1]_lut_out = Y1L3Q & (Z4L3 # !Z4L82);
Z4_count[1] = DFFEA(Z4_count[1]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Y1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~93
--operation mode is normal

Y1L7 = Z4_count[2] & Z4_count[0] & Z4_count[3] & Z4_count[1];


--Z4_count[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[8]
--operation mode is normal

Z4_count[8]_lut_out = Y1L3Q & (Z4L71 # !Z4L82);
Z4_count[8] = DFFEA(Z4_count[8]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[7]
--operation mode is normal

Z4_count[7]_lut_out = Z4L51 & Y1L3Q & Z4L82;
Z4_count[7] = DFFEA(Z4_count[7]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[6]
--operation mode is normal

Z4_count[6]_lut_out = Z4L31 & Y1L3Q & Z4L82;
Z4_count[6] = DFFEA(Z4_count[6]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[5]
--operation mode is normal

Z4_count[5]_lut_out = Z4L11 & Y1L3Q & Z4L82;
Z4_count[5] = DFFEA(Z4_count[5]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Z4_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[4]
--operation mode is normal

Z4_count[4]_lut_out = Z4L9 & Y1L3Q & Z4L82;
Z4_count[4] = DFFEA(Z4_count[4]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--Y1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~94
--operation mode is normal

Y1L8 = !Z4_count[7] & !Z4_count[6] & !Z4_count[5] & !Z4_count[4];


--Y1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.ready~0
--operation mode is normal

Y1L2 = Y1L4Q & Y1L7 & Z4_count[8] & Y1L8;


--Y1_rdy_o is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rdy_o
--operation mode is normal

Y1_rdy_o_lut_out = Y1L5Q # Y1_rdy_o & !Y1_ack;
Y1_rdy_o = DFFEA(Y1_rdy_o_lut_out, LB1__clk2, !rst, , , , );


--U1L611Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24
--operation mode is normal

U1L611Q_lut_out = U1L611Q & (U1L931 # !Y1_rdy_o) # !U1L611Q & U1L931 & Y1_rdy_o & !U1L211Q;
U1L611Q = DFFEA(U1L611Q_lut_out, LB1__clk0, !rst, , , , );


--U1L211Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20
--operation mode is normal

U1L211Q_lut_out = !U1L111 & (AB1L83 # AB1L84 # !U1L711Q);
U1L211Q = DFFEA(U1L211Q_lut_out, LB1__clk0, !rst, , , , );


--J12_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[30]
--operation mode is normal

J12_reg_o[30]_lut_out = BB2_reg[31];
J12_reg_o[30] = DFFEA(J12_reg_o[30]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[28]
--operation mode is normal

J12_reg_o[28]_lut_out = BB2_reg[29];
J12_reg_o[28] = DFFEA(J12_reg_o[28]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[29]
--operation mode is normal

J12_reg_o[29]_lut_out = BB2_reg[30];
J12_reg_o[29] = DFFEA(J12_reg_o[29]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[27]
--operation mode is normal

J12_reg_o[27]_lut_out = BB2_reg[28];
J12_reg_o[27] = DFFEA(J12_reg_o[27]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~463
--operation mode is normal

U1L531 = J12_reg_o[30] # J12_reg_o[28] # !J12_reg_o[27] # !J12_reg_o[29];


--J12_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[26]
--operation mode is normal

J12_reg_o[26]_lut_out = BB2_reg[27];
J12_reg_o[26] = DFFEA(J12_reg_o[26]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[24]
--operation mode is normal

J12_reg_o[24]_lut_out = BB2_reg[25];
J12_reg_o[24] = DFFEA(J12_reg_o[24]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[25]
--operation mode is normal

J12_reg_o[25]_lut_out = BB2_reg[26];
J12_reg_o[25] = DFFEA(J12_reg_o[25]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[23]
--operation mode is normal

J12_reg_o[23]_lut_out = BB2_reg[24];
J12_reg_o[23] = DFFEA(J12_reg_o[23]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~464
--operation mode is normal

U1L631 = J12_reg_o[26] # J12_reg_o[24] # !J12_reg_o[23] # !J12_reg_o[25];


--J12_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[22]
--operation mode is normal

J12_reg_o[22]_lut_out = BB2_reg[23];
J12_reg_o[22] = DFFEA(J12_reg_o[22]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[20]
--operation mode is normal

J12_reg_o[20]_lut_out = BB2_reg[21];
J12_reg_o[20] = DFFEA(J12_reg_o[20]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[21]
--operation mode is normal

J12_reg_o[21]_lut_out = BB2_reg[22];
J12_reg_o[21] = DFFEA(J12_reg_o[21]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[19]
--operation mode is normal

J12_reg_o[19]_lut_out = BB2_reg[20];
J12_reg_o[19] = DFFEA(J12_reg_o[19]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~465
--operation mode is normal

U1L731 = J12_reg_o[22] # J12_reg_o[20] # !J12_reg_o[19] # !J12_reg_o[21];


--J12_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[18]
--operation mode is normal

J12_reg_o[18]_lut_out = BB2_reg[19];
J12_reg_o[18] = DFFEA(J12_reg_o[18]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[16]
--operation mode is normal

J12_reg_o[16]_lut_out = BB2_reg[17];
J12_reg_o[16] = DFFEA(J12_reg_o[16]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[17]
--operation mode is normal

J12_reg_o[17]_lut_out = BB2_reg[18];
J12_reg_o[17] = DFFEA(J12_reg_o[17]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[31]
--operation mode is normal

J12_reg_o[31]_lut_out = BB2_reg[32];
J12_reg_o[31] = DFFEA(J12_reg_o[31]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1L831 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~466
--operation mode is normal

U1L831 = J12_reg_o[18] # J12_reg_o[16] # !J12_reg_o[31] # !J12_reg_o[17];


--U1L931 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~467
--operation mode is normal

U1L931 = U1L531 # U1L631 # U1L731 # U1L831;


--U1L711Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25
--operation mode is normal

U1L711Q_lut_out = U1L511Q # U1L711Q & AB1L94 & !Y1_rdy_o;
U1L711Q = DFFEA(U1L711Q_lut_out, LB1__clk0, !rst, , , , );


--U1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3
--operation mode is arithmetic

U1L1 = !J81_reg_o[0];

--U1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT
--operation mode is arithmetic

U1L2 = CARRY(J81_reg_o[0]);


--M2_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

M2_safe_q[5]_carry_eqn = M2L11;
M2_safe_q[5]_lut_out = M2_safe_q[5] $ M2_safe_q[5]_carry_eqn;
M2_safe_q[5]_reg_input = !U1L311Q & M2_safe_q[5]_lut_out;
M2_safe_q[5] = DFFEA(M2_safe_q[5]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

M2L31 = CARRY(!M2L11 # !M2_safe_q[5]);


--U1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4
--operation mode is arithmetic

U1L3_carry_eqn = U1L2;
U1L3 = J81_reg_o[1] $ !U1L3_carry_eqn;

--U1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT
--operation mode is arithmetic

U1L4 = CARRY(!J81_reg_o[1] & !U1L2);


--M2_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

M2_safe_q[6]_carry_eqn = M2L31;
M2_safe_q[6]_lut_out = M2_safe_q[6] $ !M2_safe_q[6]_carry_eqn;
M2_safe_q[6]_reg_input = !U1L311Q & M2_safe_q[6]_lut_out;
M2_safe_q[6] = DFFEA(M2_safe_q[6]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

M2L51 = CARRY(M2_safe_q[6] & !M2L31);


--AB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357
--operation mode is normal

AB1L43 = U1L1 & (U1L3 $ M2_safe_q[6] # !M2_safe_q[5]) # !U1L1 & (M2_safe_q[5] # U1L3 $ M2_safe_q[6]);


--U1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5
--operation mode is arithmetic

U1L5_carry_eqn = U1L4;
U1L5 = J81_reg_o[2] $ !U1L5_carry_eqn;

--U1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT
--operation mode is arithmetic

U1L6 = CARRY(J81_reg_o[2] & !U1L4);


--M2_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

M2_safe_q[7]_carry_eqn = M2L51;
M2_safe_q[7]_lut_out = M2_safe_q[7] $ M2_safe_q[7]_carry_eqn;
M2_safe_q[7]_reg_input = !U1L311Q & M2_safe_q[7]_lut_out;
M2_safe_q[7] = DFFEA(M2_safe_q[7]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

M2L71 = CARRY(!M2L51 # !M2_safe_q[7]);


--U1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10
--operation mode is arithmetic

U1L51_carry_eqn = U1L41;
U1L51 = J81_reg_o[7] $ U1L51_carry_eqn;

--U1L61 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT
--operation mode is arithmetic

U1L61 = CARRY(!U1L41 # !J81_reg_o[7]);


--M2_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

M2_safe_q[12]_carry_eqn = M2L52;
M2_safe_q[12]_lut_out = M2_safe_q[12] $ !M2_safe_q[12]_carry_eqn;
M2_safe_q[12]_reg_input = !U1L311Q & M2_safe_q[12]_lut_out;
M2_safe_q[12] = DFFEA(M2_safe_q[12]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

M2L72 = CARRY(M2_safe_q[12] & !M2L52);


--AB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358
--operation mode is normal

AB1L53 = U1L5 & (U1L51 $ M2_safe_q[12] # !M2_safe_q[7]) # !U1L5 & (M2_safe_q[7] # U1L51 $ M2_safe_q[12]);


--U1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9
--operation mode is arithmetic

U1L31_carry_eqn = U1L21;
U1L31 = J81_reg_o[6] $ !U1L31_carry_eqn;

--U1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT
--operation mode is arithmetic

U1L41 = CARRY(J81_reg_o[6] & !U1L21);


--M2_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

M2_safe_q[11]_carry_eqn = M2L32;
M2_safe_q[11]_lut_out = M2_safe_q[11] $ M2_safe_q[11]_carry_eqn;
M2_safe_q[11]_reg_input = !U1L311Q & M2_safe_q[11]_lut_out;
M2_safe_q[11] = DFFEA(M2_safe_q[11]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

M2L52 = CARRY(!M2L32 # !M2_safe_q[11]);


--U1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12
--operation mode is arithmetic

U1L91_carry_eqn = U1L81;
U1L91 = J81_reg_o[9] $ U1L91_carry_eqn;

--U1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT
--operation mode is arithmetic

U1L02 = CARRY(!U1L81 # !J81_reg_o[9]);


--M2_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

M2_safe_q[14]_carry_eqn = M2L92;
M2_safe_q[14]_lut_out = M2_safe_q[14] $ !M2_safe_q[14]_carry_eqn;
M2_safe_q[14]_reg_input = !U1L311Q & M2_safe_q[14]_lut_out;
M2_safe_q[14] = DFFEA(M2_safe_q[14]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

M2L13 = CARRY(M2_safe_q[14] & !M2L92);


--AB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359
--operation mode is normal

AB1L63 = U1L31 & (U1L91 $ M2_safe_q[14] # !M2_safe_q[11]) # !U1L31 & (M2_safe_q[11] # U1L91 $ M2_safe_q[14]);


--U1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7
--operation mode is arithmetic

U1L9_carry_eqn = U1L8;
U1L9 = J81_reg_o[4] $ !U1L9_carry_eqn;

--U1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT
--operation mode is arithmetic

U1L01 = CARRY(J81_reg_o[4] & !U1L8);


--M2_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

M2_safe_q[9]_carry_eqn = M2L91;
M2_safe_q[9]_lut_out = M2_safe_q[9] $ M2_safe_q[9]_carry_eqn;
M2_safe_q[9]_reg_input = !U1L311Q & M2_safe_q[9]_lut_out;
M2_safe_q[9] = DFFEA(M2_safe_q[9]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

M2L12 = CARRY(!M2L91 # !M2_safe_q[9]);


--U1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6
--operation mode is arithmetic

U1L7_carry_eqn = U1L6;
U1L7 = J81_reg_o[3] $ U1L7_carry_eqn;

--U1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT
--operation mode is arithmetic

U1L8 = CARRY(!U1L6 # !J81_reg_o[3]);


--M2_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

M2_safe_q[8]_carry_eqn = M2L71;
M2_safe_q[8]_lut_out = M2_safe_q[8] $ !M2_safe_q[8]_carry_eqn;
M2_safe_q[8]_reg_input = !U1L311Q & M2_safe_q[8]_lut_out;
M2_safe_q[8] = DFFEA(M2_safe_q[8]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

M2L91 = CARRY(M2_safe_q[8] & !M2L71);


--AB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360
--operation mode is normal

AB1L73 = U1L9 & (U1L7 $ M2_safe_q[8] # !M2_safe_q[9]) # !U1L9 & (M2_safe_q[9] # U1L7 $ M2_safe_q[8]);


--AB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361
--operation mode is normal

AB1L83 = AB1L43 # AB1L53 # AB1L63 # AB1L73;


--U1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15
--operation mode is normal

U1L52_carry_eqn = U1L42;
U1L52 = J81_reg_o[12] $ !U1L52_carry_eqn;


--M2_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

M2_safe_q[17]_carry_eqn = M2L53;
M2_safe_q[17]_lut_out = M2_safe_q[17] $ M2_safe_q[17]_carry_eqn;
M2_safe_q[17]_reg_input = !U1L311Q & M2_safe_q[17]_lut_out;
M2_safe_q[17] = DFFEA(M2_safe_q[17]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

M2L73 = CARRY(!M2L53 # !M2_safe_q[17]);


--U1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8
--operation mode is arithmetic

U1L11_carry_eqn = U1L01;
U1L11 = J81_reg_o[5] $ U1L11_carry_eqn;

--U1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT
--operation mode is arithmetic

U1L21 = CARRY(!U1L01 # !J81_reg_o[5]);


--M2_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

M2_safe_q[10]_carry_eqn = M2L12;
M2_safe_q[10]_lut_out = M2_safe_q[10] $ !M2_safe_q[10]_carry_eqn;
M2_safe_q[10]_reg_input = !U1L311Q & M2_safe_q[10]_lut_out;
M2_safe_q[10] = DFFEA(M2_safe_q[10]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

M2L32 = CARRY(M2_safe_q[10] & !M2L12);


--AB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362
--operation mode is normal

AB1L93 = U1L52 & (U1L11 $ M2_safe_q[10] # !M2_safe_q[17]) # !U1L52 & (M2_safe_q[17] # U1L11 $ M2_safe_q[10]);


--U1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13
--operation mode is arithmetic

U1L12_carry_eqn = U1L02;
U1L12 = J81_reg_o[10] $ !U1L12_carry_eqn;

--U1L22 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT
--operation mode is arithmetic

U1L22 = CARRY(J81_reg_o[10] & !U1L02);


--M2_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

M2_safe_q[15]_carry_eqn = M2L13;
M2_safe_q[15]_lut_out = M2_safe_q[15] $ M2_safe_q[15]_carry_eqn;
M2_safe_q[15]_reg_input = !U1L311Q & M2_safe_q[15]_lut_out;
M2_safe_q[15] = DFFEA(M2_safe_q[15]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

M2L33 = CARRY(!M2L13 # !M2_safe_q[15]);


--U1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14
--operation mode is arithmetic

U1L32_carry_eqn = U1L22;
U1L32 = J81_reg_o[11] $ U1L32_carry_eqn;

--U1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT
--operation mode is arithmetic

U1L42 = CARRY(!U1L22 # !J81_reg_o[11]);


--M2_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

M2_safe_q[16]_carry_eqn = M2L33;
M2_safe_q[16]_lut_out = M2_safe_q[16] $ !M2_safe_q[16]_carry_eqn;
M2_safe_q[16]_reg_input = !U1L311Q & M2_safe_q[16]_lut_out;
M2_safe_q[16] = DFFEA(M2_safe_q[16]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

M2L53 = CARRY(M2_safe_q[16] & !M2L33);


--AB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363
--operation mode is normal

AB1L04 = U1L12 & (U1L32 $ M2_safe_q[16] # !M2_safe_q[15]) # !U1L12 & (M2_safe_q[15] # U1L32 $ M2_safe_q[16]);


--M2_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

M2_safe_q[31]_carry_eqn = M2L36;
M2_safe_q[31]_lut_out = M2_safe_q[31] $ M2_safe_q[31]_carry_eqn;
M2_safe_q[31]_reg_input = !U1L311Q & M2_safe_q[31]_lut_out;
M2_safe_q[31] = DFFEA(M2_safe_q[31]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );


--M2_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

M2_safe_q[30]_carry_eqn = M2L16;
M2_safe_q[30]_lut_out = M2_safe_q[30] $ !M2_safe_q[30]_carry_eqn;
M2_safe_q[30]_reg_input = !U1L311Q & M2_safe_q[30]_lut_out;
M2_safe_q[30] = DFFEA(M2_safe_q[30]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

M2L36 = CARRY(M2_safe_q[30] & !M2L16);


--AB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364
--operation mode is normal

AB1L14 = M2_safe_q[31] # M2_safe_q[30];


--M2_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

M2_safe_q[29]_carry_eqn = M2L95;
M2_safe_q[29]_lut_out = M2_safe_q[29] $ M2_safe_q[29]_carry_eqn;
M2_safe_q[29]_reg_input = !U1L311Q & M2_safe_q[29]_lut_out;
M2_safe_q[29] = DFFEA(M2_safe_q[29]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

M2L16 = CARRY(!M2L95 # !M2_safe_q[29]);


--M2_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

M2_safe_q[28]_carry_eqn = M2L75;
M2_safe_q[28]_lut_out = M2_safe_q[28] $ !M2_safe_q[28]_carry_eqn;
M2_safe_q[28]_reg_input = !U1L311Q & M2_safe_q[28]_lut_out;
M2_safe_q[28] = DFFEA(M2_safe_q[28]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

M2L95 = CARRY(M2_safe_q[28] & !M2L75);


--M2_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

M2_safe_q[27]_carry_eqn = M2L55;
M2_safe_q[27]_lut_out = M2_safe_q[27] $ M2_safe_q[27]_carry_eqn;
M2_safe_q[27]_reg_input = !U1L311Q & M2_safe_q[27]_lut_out;
M2_safe_q[27] = DFFEA(M2_safe_q[27]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

M2L75 = CARRY(!M2L55 # !M2_safe_q[27]);


--M2_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

M2_safe_q[26]_carry_eqn = M2L35;
M2_safe_q[26]_lut_out = M2_safe_q[26] $ !M2_safe_q[26]_carry_eqn;
M2_safe_q[26]_reg_input = !U1L311Q & M2_safe_q[26]_lut_out;
M2_safe_q[26] = DFFEA(M2_safe_q[26]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

M2L55 = CARRY(M2_safe_q[26] & !M2L35);


--AB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365
--operation mode is normal

AB1L24 = M2_safe_q[29] # M2_safe_q[28] # M2_safe_q[27] # M2_safe_q[26];


--U1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11
--operation mode is arithmetic

U1L71_carry_eqn = U1L61;
U1L71 = J81_reg_o[8] $ !U1L71_carry_eqn;

--U1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT
--operation mode is arithmetic

U1L81 = CARRY(J81_reg_o[8] & !U1L61);


--M2_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

M2_safe_q[13]_carry_eqn = M2L72;
M2_safe_q[13]_lut_out = M2_safe_q[13] $ M2_safe_q[13]_carry_eqn;
M2_safe_q[13]_reg_input = !U1L311Q & M2_safe_q[13]_lut_out;
M2_safe_q[13] = DFFEA(M2_safe_q[13]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

M2L92 = CARRY(!M2L72 # !M2_safe_q[13]);


--AB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366
--operation mode is normal

AB1L34 = AB1L14 # AB1L24 # U1L71 $ M2_safe_q[13];


--M2_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

M2_safe_q[0]_lut_out = !M2_safe_q[0];
M2_safe_q[0]_reg_input = !U1L311Q & M2_safe_q[0]_lut_out;
M2_safe_q[0] = DFFEA(M2_safe_q[0]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

M2L3 = CARRY(M2_safe_q[0]);


--M2_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

M2_safe_q[25]_carry_eqn = M2L15;
M2_safe_q[25]_lut_out = M2_safe_q[25] $ M2_safe_q[25]_carry_eqn;
M2_safe_q[25]_reg_input = !U1L311Q & M2_safe_q[25]_lut_out;
M2_safe_q[25] = DFFEA(M2_safe_q[25]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

M2L35 = CARRY(!M2L15 # !M2_safe_q[25]);


--M2_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

M2_safe_q[24]_carry_eqn = M2L94;
M2_safe_q[24]_lut_out = M2_safe_q[24] $ !M2_safe_q[24]_carry_eqn;
M2_safe_q[24]_reg_input = !U1L311Q & M2_safe_q[24]_lut_out;
M2_safe_q[24] = DFFEA(M2_safe_q[24]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

M2L15 = CARRY(M2_safe_q[24] & !M2L94);


--M2_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

M2_safe_q[23]_carry_eqn = M2L74;
M2_safe_q[23]_lut_out = M2_safe_q[23] $ M2_safe_q[23]_carry_eqn;
M2_safe_q[23]_reg_input = !U1L311Q & M2_safe_q[23]_lut_out;
M2_safe_q[23] = DFFEA(M2_safe_q[23]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

M2L94 = CARRY(!M2L74 # !M2_safe_q[23]);


--M2_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

M2_safe_q[22]_carry_eqn = M2L54;
M2_safe_q[22]_lut_out = M2_safe_q[22] $ !M2_safe_q[22]_carry_eqn;
M2_safe_q[22]_reg_input = !U1L311Q & M2_safe_q[22]_lut_out;
M2_safe_q[22] = DFFEA(M2_safe_q[22]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

M2L74 = CARRY(M2_safe_q[22] & !M2L54);


--AB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367
--operation mode is normal

AB1L44 = M2_safe_q[25] # M2_safe_q[24] # M2_safe_q[23] # M2_safe_q[22];


--M2_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

M2_safe_q[21]_carry_eqn = M2L34;
M2_safe_q[21]_lut_out = M2_safe_q[21] $ M2_safe_q[21]_carry_eqn;
M2_safe_q[21]_reg_input = !U1L311Q & M2_safe_q[21]_lut_out;
M2_safe_q[21] = DFFEA(M2_safe_q[21]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

M2L54 = CARRY(!M2L34 # !M2_safe_q[21]);


--M2_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

M2_safe_q[20]_carry_eqn = M2L14;
M2_safe_q[20]_lut_out = M2_safe_q[20] $ !M2_safe_q[20]_carry_eqn;
M2_safe_q[20]_reg_input = !U1L311Q & M2_safe_q[20]_lut_out;
M2_safe_q[20] = DFFEA(M2_safe_q[20]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

M2L34 = CARRY(M2_safe_q[20] & !M2L14);


--M2_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

M2_safe_q[19]_carry_eqn = M2L93;
M2_safe_q[19]_lut_out = M2_safe_q[19] $ M2_safe_q[19]_carry_eqn;
M2_safe_q[19]_reg_input = !U1L311Q & M2_safe_q[19]_lut_out;
M2_safe_q[19] = DFFEA(M2_safe_q[19]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

M2L14 = CARRY(!M2L93 # !M2_safe_q[19]);


--M2_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

M2_safe_q[18]_carry_eqn = M2L73;
M2_safe_q[18]_lut_out = M2_safe_q[18] $ !M2_safe_q[18]_carry_eqn;
M2_safe_q[18]_reg_input = !U1L311Q & M2_safe_q[18]_lut_out;
M2_safe_q[18] = DFFEA(M2_safe_q[18]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

M2L93 = CARRY(M2_safe_q[18] & !M2L73);


--AB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368
--operation mode is normal

AB1L54 = M2_safe_q[21] # M2_safe_q[20] # M2_safe_q[19] # M2_safe_q[18];


--M2_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

M2_safe_q[4]_carry_eqn = M2L9;
M2_safe_q[4]_lut_out = M2_safe_q[4] $ !M2_safe_q[4]_carry_eqn;
M2_safe_q[4]_reg_input = !U1L311Q & M2_safe_q[4]_lut_out;
M2_safe_q[4] = DFFEA(M2_safe_q[4]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

M2L11 = CARRY(M2_safe_q[4] & !M2L9);


--M2_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

M2_safe_q[3]_carry_eqn = M2L7;
M2_safe_q[3]_lut_out = M2_safe_q[3] $ M2_safe_q[3]_carry_eqn;
M2_safe_q[3]_reg_input = !U1L311Q & M2_safe_q[3]_lut_out;
M2_safe_q[3] = DFFEA(M2_safe_q[3]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

M2L9 = CARRY(!M2L7 # !M2_safe_q[3]);


--M2_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

M2_safe_q[2]_carry_eqn = M2L5;
M2_safe_q[2]_lut_out = M2_safe_q[2] $ !M2_safe_q[2]_carry_eqn;
M2_safe_q[2]_reg_input = !U1L311Q & M2_safe_q[2]_lut_out;
M2_safe_q[2] = DFFEA(M2_safe_q[2]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

M2L7 = CARRY(M2_safe_q[2] & !M2L5);


--M2_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

M2_safe_q[1]_carry_eqn = M2L3;
M2_safe_q[1]_lut_out = M2_safe_q[1] $ M2_safe_q[1]_carry_eqn;
M2_safe_q[1]_reg_input = !U1L311Q & M2_safe_q[1]_lut_out;
M2_safe_q[1] = DFFEA(M2_safe_q[1]_reg_input, LB1__clk0, !rst, , U1_crc_ena, , );

--M2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

M2L5 = CARRY(!M2L3 # !M2_safe_q[1]);


--AB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369
--operation mode is normal

AB1L64 = M2_safe_q[4] # M2_safe_q[3] # M2_safe_q[2] # M2_safe_q[1];


--AB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370
--operation mode is normal

AB1L74 = M2_safe_q[0] # AB1L44 # AB1L54 # AB1L64;


--AB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371
--operation mode is normal

AB1L84 = AB1L93 # AB1L04 # AB1L34 # AB1L74;


--U1L061Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23
--operation mode is normal

U1L061Q_lut_out = U1L511Q & !U1L751Q;
U1L061Q = DFFEA(U1L061Q_lut_out, LB1__clk0, !rst, , , , );


--U1L561Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28
--operation mode is normal

U1L561Q_lut_out = U1L651 # U1L551 # U1L561Q & !U1L511Q;
U1L561Q = DFFEA(U1L561Q_lut_out, LB1__clk0, !rst, , , , );


--U1L271 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0
--operation mode is normal

U1L271 = !Z3_count & !U1L751Q;


--J91_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7]
--operation mode is normal

J91_reg_o[7]_lut_out = BB1_reg[7];
J91_reg_o[7] = DFFEA(J91_reg_o[7]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2]
--operation mode is normal

J91_reg_o[2]_lut_out = BB1_reg[2];
J91_reg_o[2] = DFFEA(J91_reg_o[2]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11]
--operation mode is normal

J91_reg_o[11]_lut_out = BB1_reg[11];
J91_reg_o[11] = DFFEA(J91_reg_o[11]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1]
--operation mode is normal

J91_reg_o[1]_lut_out = BB1_reg[1];
J91_reg_o[1] = DFFEA(J91_reg_o[1]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8]
--operation mode is normal

J91_reg_o[8]_lut_out = BB1_reg[8];
J91_reg_o[8] = DFFEA(J91_reg_o[8]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0]
--operation mode is normal

J91_reg_o[0]_lut_out = BB1_reg[0];
J91_reg_o[0] = DFFEA(J91_reg_o[0]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10]
--operation mode is normal

J91_reg_o[10]_lut_out = BB1_reg[10];
J91_reg_o[10] = DFFEA(J91_reg_o[10]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4]
--operation mode is normal

J91_reg_o[4]_lut_out = BB1_reg[4];
J91_reg_o[4] = DFFEA(J91_reg_o[4]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6]
--operation mode is normal

J91_reg_o[6]_lut_out = BB1_reg[6];
J91_reg_o[6] = DFFEA(J91_reg_o[6]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12]
--operation mode is normal

J91_reg_o[12]_lut_out = BB1_reg[12];
J91_reg_o[12] = DFFEA(J91_reg_o[12]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9]
--operation mode is normal

J91_reg_o[9]_lut_out = BB1_reg[9];
J91_reg_o[9] = DFFEA(J91_reg_o[9]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5]
--operation mode is normal

J91_reg_o[5]_lut_out = BB1_reg[5];
J91_reg_o[5] = DFFEA(J91_reg_o[5]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J91_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3]
--operation mode is normal

J91_reg_o[3]_lut_out = BB1_reg[3];
J91_reg_o[3] = DFFEA(J91_reg_o[3]_lut_out, LB1__clk0, !rst, , U1L271, , );


--BB2_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[2]
--operation mode is normal

BB2_reg[2]_lut_out = BB2_reg[3] & Y1L3Q;
BB2_reg[2] = DFFEA(BB2_reg[2]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[3]
--operation mode is normal

BB2_reg[3]_lut_out = BB2_reg[4] & Y1L3Q;
BB2_reg[3] = DFFEA(BB2_reg[3]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--V1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_word_done~2
--operation mode is normal

V1L66 = V1L17Q & (DB1L27Q # !V1L031Q & !V1L131Q);


--Z5_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5]
--operation mode is normal

Z5_count[5]_lut_out = !V1L96Q & !V1L27Q & (Z5L11 # Z5_count[5]);
Z5_count[5] = DFFEA(Z5_count[5]_lut_out, LB1__clk0, !rst, , , , );


--Z5_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4]
--operation mode is normal

Z5_count[4]_lut_out = !V1L96Q & !V1L27Q & Z5L9 & !Z5_count[5];
Z5_count[4] = DFFEA(Z5_count[4]_lut_out, LB1__clk0, !rst, , , , );


--Z5_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3]
--operation mode is normal

Z5_count[3]_lut_out = !V1L96Q & !V1L27Q & Z5L7 & !Z5_count[5];
Z5_count[3] = DFFEA(Z5_count[3]_lut_out, LB1__clk0, !rst, , , , );


--Z5_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2]
--operation mode is normal

Z5_count[2]_lut_out = !V1L96Q & !V1L27Q & Z5L5 & !Z5_count[5];
Z5_count[2] = DFFEA(Z5_count[2]_lut_out, LB1__clk0, !rst, , , , );


--V1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~168
--operation mode is normal

V1L121 = Z5_count[5] # !Z5_count[2] # !Z5_count[3] # !Z5_count[4];


--Z5_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1]
--operation mode is normal

Z5_count[1]_lut_out = !V1L96Q & !V1L27Q & Z5L3 & !Z5_count[5];
Z5_count[1] = DFFEA(Z5_count[1]_lut_out, LB1__clk0, !rst, , , , );


--Z5_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0]
--operation mode is normal

Z5_count[0]_lut_out = !V1L96Q & !V1L27Q & Z5L1 & !Z5_count[5];
Z5_count[0] = DFFEA(Z5_count[0]_lut_out, LB1__clk0, !rst, , , , );


--V1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~169
--operation mode is normal

V1L221 = !Z5_count[0] # !Z5_count[1];


--C1L11Q is dispatch:cmd0|pres_state~23
--operation mode is normal

C1L11Q_lut_out = C1L7 # W1L27Q & !W1L37Q & C1L01Q;
C1L11Q = DFFEA(C1L11Q_lut_out, LB1__clk0, !rst, , , , );


--V1L821Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20
--operation mode is normal

V1L821Q_lut_out = !V1L231Q & (C1L11Q # V1L821Q);
V1L821Q = DFFEA(V1L821Q_lut_out, LB1__clk0, !rst, , , , );


--V1L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.calc_crc~10
--operation mode is normal

V1L421 = V1L921Q & (C1L11Q & !V1L821Q # !V1L17Q) # !V1L921Q & C1L11Q & !V1L821Q;


--Z6L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6
--operation mode is normal

Z6L6 = !M8_safe_q[1] # !M8_safe_q[0];


--Z6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170
--operation mode is normal

Z6L5 = M8_safe_q[13] & (!Z6L6 # !Z6L4) # !V1L821Q;


--V1L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena~1
--operation mode is normal

V1L331 = V1L031Q & !DB1L27Q # !V1L821Q;


--V1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~19
--operation mode is normal

V1L56 = V1L17Q & !DB1L27Q & (V1L031Q # V1L131Q);


--J41_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0]
--operation mode is normal

J41_reg_o[0]_lut_out = U1L661Q & J02_reg_o[0];
J41_reg_o[0] = DFFEA(J41_reg_o[0]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--W1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o
--operation mode is normal

W1_reply_buf_wren_o = W1L37Q & !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13];


--S2_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[0]_PORT_A_data_in = W1L93;
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = LB1__clk1;
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[0] = S2_q_b[0]_PORT_B_data_out[0];


--S4_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[0]_PORT_A_data_in = W1L93;
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = LB1__clk1;
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[0] = S4_q_b[0]_PORT_B_data_out[0];


--W1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11333
--operation mode is normal

W1L88 = A1L372 & (W1L2 & S2_q_b[0] # !W1L2 & S4_q_b[0]);


--S6_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[0]_PORT_A_data_in = W1L93;
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = LB1__clk1;
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[0] = S6_q_b[0]_PORT_B_data_out[0];


--W1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11334
--operation mode is normal

W1L98 = S6_q_b[0] & (A1L952 # A1L852 & J21_reg_o[0]) # !S6_q_b[0] & A1L852 & J21_reg_o[0];


--W1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~4
--operation mode is normal

W1L87 = J31_reg_o[15] # J31_reg_o[14] # J31_reg_o[13];


--W1L09 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11335
--operation mode is normal

W1L09 = H1L7 & !W1L87 & (W1L88 # W1L98);


--E1L11Q is leds:leds_slave|pres_state~22
--operation mode is normal

E1L11Q_lut_out = E1L51 & !E1L9Q & (!W1L77 # !W1L37Q);
E1L11Q = DFFEA(E1L11Q_lut_out, LB1__clk0, !rst, , , , );


--W1L19 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11336
--operation mode is normal

W1L19 = E1_led_data[0] & E1L51 & E1L11Q & !W1L87;


--A1L672 is reduce_nor~589
--operation mode is normal

A1L672 = !J41_reg_o[16] & !J41_reg_o[17] # !W1L37Q;


--A1L062 is reduce_nor~33
--operation mode is normal

A1L062 = A1L072 & A1L672 & A1L272 & !W1L4;


--HB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4515
--operation mode is normal

HB1L4 = J62_reg_o[0] & (A1L662 # HB1_row_length_data[0] & A1L062) # !J62_reg_o[0] & HB1_row_length_data[0] & A1L062;


--HB1_init_window_req_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[0]
--operation mode is normal

HB1_init_window_req_data[0]_lut_out = HB1L891 & (HB1L012 & X1_q_b[0] # !HB1L012 & HB1_init_window_req_data[0]);
HB1_init_window_req_data[0] = DFFEA(HB1_init_window_req_data[0]_lut_out, LB1__clk0, !rst, , , , );


--J72_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0]
--operation mode is normal

J72_reg_o[0]_lut_out = W1L93;
J72_reg_o[0] = DFFEA(J72_reg_o[0]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--A1L262 is reduce_nor~35
--operation mode is normal

A1L262 = A1L072 & A1L272 & A1L472 & !W1L4;


--A1L772 is reduce_nor~590
--operation mode is normal

A1L772 = W1L37Q & J41_reg_o[16] & J41_reg_o[17];


--A1L762 is reduce_nor~40
--operation mode is normal

A1L762 = W1L4 & A1L072 & A1L272 & A1L772;


--HB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4516
--operation mode is normal

HB1L5 = HB1_init_window_req_data[0] & (A1L762 # J72_reg_o[0] & A1L262) # !HB1_init_window_req_data[0] & J72_reg_o[0] & A1L262;


--J52_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]
--operation mode is normal

J52_reg_o[0]_lut_out = W1L93;
J52_reg_o[0] = DFFEA(J52_reg_o[0]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--J82_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0]
--operation mode is normal

J82_reg_o[0]_lut_out = W1L93;
J82_reg_o[0] = DFFEA(J82_reg_o[0]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--A1L362 is reduce_nor~36
--operation mode is normal

A1L362 = A1L072 & A1L272 & A1L772 & !W1L4;


--A1L462 is reduce_nor~37
--operation mode is normal

A1L462 = W1L4 & A1L072 & A1L672 & A1L272;


--HB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4517
--operation mode is normal

HB1L6 = J52_reg_o[0] & (A1L462 # J82_reg_o[0] & A1L362) # !J52_reg_o[0] & J82_reg_o[0] & A1L362;


--J42_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]
--operation mode is normal

J42_reg_o[0]_lut_out = W1L93;
J42_reg_o[0] = DFFEA(J42_reg_o[0]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--A1L162 is reduce_nor~34
--operation mode is normal

A1L162 = A1L962 & A1L072 & A1L272 & !W1L4;


--HB1_num_rows_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[0]
--operation mode is normal

HB1_num_rows_data[0]_lut_out = !W1L93;
HB1_num_rows_data[0] = DFFEA(HB1_num_rows_data[0]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4518
--operation mode is normal

HB1L7 = A1L562 & (J42_reg_o[0] # A1L162 & !HB1_num_rows_data[0]) # !A1L562 & A1L162 & !HB1_num_rows_data[0];


--HB1L8 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4519
--operation mode is normal

HB1L8 = HB1L4 # HB1L5 # HB1L6 # HB1L7;


--W1L29 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11337
--operation mode is normal

W1L29 = A1L072 & A1L272 & !W1L87;


--W1L39 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11338
--operation mode is normal

W1L39 = W1L09 # W1L19 # HB1L8 & W1L29;


--V1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~11
--operation mode is normal

V1L1 = M8_safe_q[0] $ M8_safe_q[1];


--V1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~16
--operation mode is normal

V1L2 = M8_safe_q[2] $ (!M8_safe_q[1] # !M8_safe_q[0]);


--V1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~21
--operation mode is normal

V1L4 = M8_safe_q[3] $ (!M8_safe_q[2] & (!M8_safe_q[1] # !M8_safe_q[0]));


--V1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~17
--operation mode is normal

V1L3 = M8_safe_q[2] # M8_safe_q[0] & M8_safe_q[1];


--V1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~26
--operation mode is normal

V1L5 = M8_safe_q[4] $ (!M8_safe_q[3] & !V1L3);


--V1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~31
--operation mode is normal

V1L6 = M8_safe_q[5] $ (!M8_safe_q[3] & !M8_safe_q[4] & !V1L3);


--J61_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1]
--operation mode is normal

J61_reg_o[1]_lut_out = J41_reg_o[1];
J61_reg_o[1] = DFFEA(J61_reg_o[1]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[1]_PORT_A_data_in = W1L89;
X2_q_b[1]_PORT_A_data_in_reg = DFFE(X2_q_b[1]_PORT_A_data_in, X2_q_b[1]_clock_0, , , );
X2_q_b[1]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[1]_PORT_A_address_reg = DFFE(X2_q_b[1]_PORT_A_address, X2_q_b[1]_clock_0, , , );
X2_q_b[1]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[1]_PORT_B_address_reg = DFFE(X2_q_b[1]_PORT_B_address, X2_q_b[1]_clock_1, , , );
X2_q_b[1]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[1]_PORT_A_write_enable_reg = DFFE(X2_q_b[1]_PORT_A_write_enable, X2_q_b[1]_clock_0, , , );
X2_q_b[1]_PORT_B_read_enable = VCC;
X2_q_b[1]_PORT_B_read_enable_reg = DFFE(X2_q_b[1]_PORT_B_read_enable, X2_q_b[1]_clock_1, , , );
X2_q_b[1]_clock_0 = LB1__clk0;
X2_q_b[1]_clock_1 = !LB1__clk0;
X2_q_b[1]_PORT_B_data_out = MEMORY(X2_q_b[1]_PORT_A_data_in_reg, , X2_q_b[1]_PORT_A_address_reg, X2_q_b[1]_PORT_B_address_reg, X2_q_b[1]_PORT_A_write_enable_reg, X2_q_b[1]_PORT_B_read_enable_reg, , , X2_q_b[1]_clock_0, X2_q_b[1]_clock_1, , , , );
X2_q_b[1] = X2_q_b[1]_PORT_B_data_out[0];


--BB4L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6017
--operation mode is normal

BB4L73 = BB4L43 & (V1L26 & J61_reg_o[1] # !V1L26 & X2_q_b[1]);


--J51_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1]
--operation mode is normal

J51_reg_o[1]_lut_out = J31_reg_o[1] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[1] = DFFEA(J51_reg_o[1]_lut_out, LB1__clk0, !rst, , , , );


--BB4L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018
--operation mode is normal

BB4L83 = V1L26 & V1L76 & V1L36 & J51_reg_o[1];


--BB4_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2]
--operation mode is normal

BB4_reg[2]_lut_out = BB4L93 # BB4L04 # BB4_reg[3] & !V1L76;
BB4_reg[2] = DFFEA(BB4_reg[2]_lut_out, LB1__clk0, !rst, , V1L321, , );


--V1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~2
--operation mode is normal

V1L46 = V1L37Q & (DB1L27Q # !V1L031Q & !V1L131Q);


--AB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30]
--operation mode is normal

AB2_crc_reg[30]_lut_out = AB2_crc_reg[29] & !V1L96Q;
AB2_crc_reg[30] = DFFEA(AB2_crc_reg[30]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--J51_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2]
--operation mode is normal

J51_reg_o[2]_lut_out = J31_reg_o[2] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[2] = DFFEA(J51_reg_o[2]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7]
--operation mode is normal

J51_reg_o[7]_lut_out = J31_reg_o[7] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[7] = DFFEA(J51_reg_o[7]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6]
--operation mode is normal

J51_reg_o[6]_lut_out = J31_reg_o[6] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[6] = DFFEA(J51_reg_o[6]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9]
--operation mode is normal

J51_reg_o[9]_lut_out = J31_reg_o[9] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[9] = DFFEA(J51_reg_o[9]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4]
--operation mode is normal

J51_reg_o[4]_lut_out = J31_reg_o[4] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[4] = DFFEA(J51_reg_o[4]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3]
--operation mode is normal

J51_reg_o[3]_lut_out = J31_reg_o[3] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[3] = DFFEA(J51_reg_o[3]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12]
--operation mode is normal

J51_reg_o[12]_lut_out = J31_reg_o[12] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[12] = DFFEA(J51_reg_o[12]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5]
--operation mode is normal

J51_reg_o[5]_lut_out = J31_reg_o[5] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[5] = DFFEA(J51_reg_o[5]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10]
--operation mode is normal

J51_reg_o[10]_lut_out = J31_reg_o[10] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[10] = DFFEA(J51_reg_o[10]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11]
--operation mode is normal

J51_reg_o[11]_lut_out = J31_reg_o[11] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[11] = DFFEA(J51_reg_o[11]_lut_out, LB1__clk0, !rst, , , , );


--J51_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8]
--operation mode is normal

J51_reg_o[8]_lut_out = J31_reg_o[8] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[8] = DFFEA(J51_reg_o[8]_lut_out, LB1__clk0, !rst, , , , );


--V1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[2]~675
--operation mode is normal

V1L08 = V1L721 & BB4_reg[2] # !V1L721 & AB2L94 & AB2_crc_reg[30];


--EB1_q_b[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[3]_PORT_A_data_in = V1L18;
EB1_q_b[3]_PORT_A_data_in_reg = DFFE(EB1_q_b[3]_PORT_A_data_in, EB1_q_b[3]_clock_0, , , );
EB1_q_b[3]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[3]_PORT_A_address_reg = DFFE(EB1_q_b[3]_PORT_A_address, EB1_q_b[3]_clock_0, , , );
EB1_q_b[3]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[3]_PORT_B_address_reg = DFFE(EB1_q_b[3]_PORT_B_address, EB1_q_b[3]_clock_1, , , );
EB1_q_b[3]_PORT_A_write_enable = V1L111;
EB1_q_b[3]_PORT_A_write_enable_reg = DFFE(EB1_q_b[3]_PORT_A_write_enable, EB1_q_b[3]_clock_0, , , );
EB1_q_b[3]_PORT_B_read_enable = VCC;
EB1_q_b[3]_PORT_B_read_enable_reg = DFFE(EB1_q_b[3]_PORT_B_read_enable, EB1_q_b[3]_clock_1, , , );
EB1_q_b[3]_clock_0 = LB1__clk0;
EB1_q_b[3]_clock_1 = !LB1__clk0;
EB1_q_b[3]_PORT_B_data_out = MEMORY(EB1_q_b[3]_PORT_A_data_in_reg, , EB1_q_b[3]_PORT_A_address_reg, EB1_q_b[3]_PORT_B_address_reg, EB1_q_b[3]_PORT_A_write_enable_reg, EB1_q_b[3]_PORT_B_read_enable_reg, , , EB1_q_b[3]_clock_0, EB1_q_b[3]_clock_1, , , , );
EB1_q_b[3] = EB1_q_b[3]_PORT_B_data_out[0];


--BB5_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[5]
--operation mode is normal

BB5_reg[5]_lut_out = CB1L4Q & EB1_q_b[4] & DB1L07Q # !CB1L4Q & BB5_reg[6];
BB5_reg[5] = DFFEA(BB5_reg[5]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--J12_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[13]
--operation mode is normal

J12_reg_o[13]_lut_out = BB2_reg[14];
J12_reg_o[13] = DFFEA(J12_reg_o[13]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--HB1L192 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~1
--operation mode is normal

HB1L192 = HB1L3Q & A1L062;


--HB1_num_rows_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[1]
--operation mode is normal

HB1_num_rows_data[1]_lut_out = W1L04;
HB1_num_rows_data[1] = DFFEA(HB1_num_rows_data[1]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[2]
--operation mode is normal

HB1_num_rows_data[2]_lut_out = W1L14;
HB1_num_rows_data[2] = DFFEA(HB1_num_rows_data[2]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[3]
--operation mode is normal

HB1_num_rows_data[3]_lut_out = !W1L24;
HB1_num_rows_data[3] = DFFEA(HB1_num_rows_data[3]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[4]
--operation mode is normal

HB1_num_rows_data[4]_lut_out = W1L34;
HB1_num_rows_data[4] = DFFEA(HB1_num_rows_data[4]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[5]
--operation mode is normal

HB1_num_rows_data[5]_lut_out = !W1L44;
HB1_num_rows_data[5] = DFFEA(HB1_num_rows_data[5]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[6]
--operation mode is normal

HB1_num_rows_data[6]_lut_out = W1L54;
HB1_num_rows_data[6] = DFFEA(HB1_num_rows_data[6]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[7]
--operation mode is normal

HB1_num_rows_data[7]_lut_out = W1L64;
HB1_num_rows_data[7] = DFFEA(HB1_num_rows_data[7]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[8]
--operation mode is normal

HB1_num_rows_data[8]_lut_out = W1L74;
HB1_num_rows_data[8] = DFFEA(HB1_num_rows_data[8]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[9]
--operation mode is normal

HB1_num_rows_data[9]_lut_out = W1L84;
HB1_num_rows_data[9] = DFFEA(HB1_num_rows_data[9]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[10]
--operation mode is normal

HB1_num_rows_data[10]_lut_out = W1L94;
HB1_num_rows_data[10] = DFFEA(HB1_num_rows_data[10]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[11]
--operation mode is normal

HB1_num_rows_data[11]_lut_out = W1L05;
HB1_num_rows_data[11] = DFFEA(HB1_num_rows_data[11]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[12]
--operation mode is normal

HB1_num_rows_data[12]_lut_out = W1L15;
HB1_num_rows_data[12] = DFFEA(HB1_num_rows_data[12]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[13]
--operation mode is normal

HB1_num_rows_data[13]_lut_out = W1L25;
HB1_num_rows_data[13] = DFFEA(HB1_num_rows_data[13]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[14]
--operation mode is normal

HB1_num_rows_data[14]_lut_out = W1L35;
HB1_num_rows_data[14] = DFFEA(HB1_num_rows_data[14]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[15]
--operation mode is normal

HB1_num_rows_data[15]_lut_out = W1L45;
HB1_num_rows_data[15] = DFFEA(HB1_num_rows_data[15]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[16]
--operation mode is normal

HB1_num_rows_data[16]_lut_out = W1L55;
HB1_num_rows_data[16] = DFFEA(HB1_num_rows_data[16]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[17]
--operation mode is normal

HB1_num_rows_data[17]_lut_out = W1L65;
HB1_num_rows_data[17] = DFFEA(HB1_num_rows_data[17]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[18]
--operation mode is normal

HB1_num_rows_data[18]_lut_out = W1L75;
HB1_num_rows_data[18] = DFFEA(HB1_num_rows_data[18]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[19]
--operation mode is normal

HB1_num_rows_data[19]_lut_out = W1L85;
HB1_num_rows_data[19] = DFFEA(HB1_num_rows_data[19]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[20]
--operation mode is normal

HB1_num_rows_data[20]_lut_out = W1L95;
HB1_num_rows_data[20] = DFFEA(HB1_num_rows_data[20]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[21]
--operation mode is normal

HB1_num_rows_data[21]_lut_out = W1L06;
HB1_num_rows_data[21] = DFFEA(HB1_num_rows_data[21]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[22]
--operation mode is normal

HB1_num_rows_data[22]_lut_out = W1L16;
HB1_num_rows_data[22] = DFFEA(HB1_num_rows_data[22]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[23]
--operation mode is normal

HB1_num_rows_data[23]_lut_out = W1L26;
HB1_num_rows_data[23] = DFFEA(HB1_num_rows_data[23]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[24]
--operation mode is normal

HB1_num_rows_data[24]_lut_out = W1L36;
HB1_num_rows_data[24] = DFFEA(HB1_num_rows_data[24]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[25]
--operation mode is normal

HB1_num_rows_data[25]_lut_out = W1L46;
HB1_num_rows_data[25] = DFFEA(HB1_num_rows_data[25]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[26]
--operation mode is normal

HB1_num_rows_data[26]_lut_out = W1L56;
HB1_num_rows_data[26] = DFFEA(HB1_num_rows_data[26]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[27]
--operation mode is normal

HB1_num_rows_data[27]_lut_out = W1L66;
HB1_num_rows_data[27] = DFFEA(HB1_num_rows_data[27]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[28]
--operation mode is normal

HB1_num_rows_data[28]_lut_out = W1L76;
HB1_num_rows_data[28] = DFFEA(HB1_num_rows_data[28]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[29]
--operation mode is normal

HB1_num_rows_data[29]_lut_out = W1L86;
HB1_num_rows_data[29] = DFFEA(HB1_num_rows_data[29]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[30]
--operation mode is normal

HB1_num_rows_data[30]_lut_out = W1L96;
HB1_num_rows_data[30] = DFFEA(HB1_num_rows_data[30]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--HB1_num_rows_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[31]
--operation mode is normal

HB1_num_rows_data[31]_lut_out = W1L07;
HB1_num_rows_data[31] = DFFEA(HB1_num_rows_data[31]_lut_out, LB1__clk0, !rst, , HB1L542, , );


--GB1L344 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~100
--operation mode is arithmetic

GB1L344 = CARRY(M11_safe_q[29] & (!GB1L144 # !GB1L95) # !M11_safe_q[29] & !GB1L95 & !GB1L144);


--J12_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[12]
--operation mode is normal

J12_reg_o[12]_lut_out = BB2_reg[13];
J12_reg_o[12] = DFFEA(J12_reg_o[12]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[11]
--operation mode is normal

J12_reg_o[11]_lut_out = BB2_reg[12];
J12_reg_o[11] = DFFEA(J12_reg_o[11]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[10]
--operation mode is normal

J12_reg_o[10]_lut_out = BB2_reg[11];
J12_reg_o[10] = DFFEA(J12_reg_o[10]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[9]
--operation mode is normal

J12_reg_o[9]_lut_out = BB2_reg[10];
J12_reg_o[9] = DFFEA(J12_reg_o[9]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[8]
--operation mode is normal

J12_reg_o[8]_lut_out = BB2_reg[9];
J12_reg_o[8] = DFFEA(J12_reg_o[8]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[7]
--operation mode is normal

J12_reg_o[7]_lut_out = BB2_reg[8];
J12_reg_o[7] = DFFEA(J12_reg_o[7]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[6]
--operation mode is normal

J12_reg_o[6]_lut_out = BB2_reg[7];
J12_reg_o[6] = DFFEA(J12_reg_o[6]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--U1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena
--operation mode is normal

U1_crc_ena = U1L311Q # U1L411Q;


--U1L841 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~3
--operation mode is normal

U1L841 = U1L161Q & !U1L131 & !U1L231 & !U1L431;


--U1L741 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~2
--operation mode is normal

U1L741 = U1L951Q & !U1L511Q;


--U1L351 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18
--operation mode is normal

U1L351 = U1L661Q # U1L761Q # !U1L511Q & !U1L751Q;


--U1L451 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~19
--operation mode is normal

U1L451 = U1L351 # U1L061Q & !Z3_count;


--U1L69 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[4]~4
--operation mode is normal

U1L69 = J91_reg_o[4] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L201 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[10]~10
--operation mode is normal

U1L201 = J91_reg_o[10] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L041 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~468
--operation mode is normal

U1L041 = M3_safe_q[4] & (M3_safe_q[10] $ U1L201 # !U1L69) # !M3_safe_q[4] & (U1L69 # M3_safe_q[10] $ U1L201);


--U1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[1]~1
--operation mode is normal

U1L49 = J91_reg_o[1] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[9]~9
--operation mode is normal

U1L101 = J91_reg_o[9] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L141 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~469
--operation mode is normal

U1L141 = M3_safe_q[1] & (M3_safe_q[9] $ U1L101 # !U1L49) # !M3_safe_q[1] & (U1L49 # M3_safe_q[9] $ U1L101);


--U1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[3]~3
--operation mode is normal

U1L59 = J91_reg_o[3] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[8]~8
--operation mode is normal

U1L001 = J91_reg_o[8] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L241 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~470
--operation mode is normal

U1L241 = M3_safe_q[3] & (M3_safe_q[8] $ U1L001 # !U1L59) # !M3_safe_q[3] & (U1L59 # M3_safe_q[8] $ U1L001);


--U1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[0]~0
--operation mode is normal

U1L39 = J91_reg_o[0] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[5]~5
--operation mode is normal

U1L79 = J91_reg_o[5] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L341 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~471
--operation mode is normal

U1L341 = M3_safe_q[0] & (M3_safe_q[5] $ U1L79 # !U1L39) # !M3_safe_q[0] & (U1L39 # M3_safe_q[5] $ U1L79);


--U1L441 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~472
--operation mode is normal

U1L441 = U1L041 # U1L141 # U1L241 # U1L341;


--U1L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[6]~6
--operation mode is normal

U1L89 = J91_reg_o[6] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L99 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[7]~7
--operation mode is normal

U1L99 = J91_reg_o[7] & (J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13]);


--U1L541 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~473
--operation mode is normal

U1L541 = M3_safe_q[6] & (M3_safe_q[7] $ U1L99 # !U1L89) # !M3_safe_q[6] & (U1L89 # M3_safe_q[7] $ U1L99);


--U1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3
--operation mode is normal

U1L521 = J91_reg_o[15] # J91_reg_o[14] # J91_reg_o[13];


--U1L961 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~15
--operation mode is normal

U1L961 = M3_safe_q[2] $ (J91_reg_o[2] & U1L521);


--U1L071 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24
--operation mode is normal

U1L071 = M3_safe_q[11] $ (J91_reg_o[11] & U1L521);


--U1L171 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25
--operation mode is normal

U1L171 = M3_safe_q[12] $ (J91_reg_o[12] & U1L521);


--U1L641 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~474
--operation mode is normal

U1L641 = U1L541 # U1L961 # U1L071 # U1L171;


--V1L231Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24
--operation mode is normal

V1L231Q_lut_out = !V1L721;
V1L231Q = DFFEA(V1L231Q_lut_out, LB1__clk0, !rst, , , , );


--BB2_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[4]
--operation mode is normal

BB2_reg[4]_lut_out = BB2_reg[5] & Y1L3Q;
BB2_reg[4] = DFFEA(BB2_reg[4]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--J12_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[15]
--operation mode is normal

J12_reg_o[15]_lut_out = BB2_reg[16];
J12_reg_o[15] = DFFEA(J12_reg_o[15]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J12_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[14]
--operation mode is normal

J12_reg_o[14]_lut_out = BB2_reg[15];
J12_reg_o[14] = DFFEA(J12_reg_o[14]_lut_out, LB1__clk2, !rst, , Y1L2, , );


--J42_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]
--operation mode is normal

J42_reg_o[29]_lut_out = W1L86;
J42_reg_o[29] = DFFEA(J42_reg_o[29]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L381 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~107
--operation mode is arithmetic

GB1L381_carry_eqn = GB1L281;
GB1L381 = J42_reg_o[28] $ GB1L381_carry_eqn;

--GB1L481 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~107COUT
--operation mode is arithmetic

GB1L481 = CARRY(J42_reg_o[28] # !GB1L281);


--GB1L605 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~132
--operation mode is arithmetic

GB1L605 = CARRY(M21_safe_q[29] & (!GB1L405 # !GB1L221) # !M21_safe_q[29] & !GB1L221 & !GB1L405);


--GB1L313 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~34
--operation mode is arithmetic

GB1L313 = CARRY(M21_safe_q[27] & (!GB1L113 # !GB1L181) # !M21_safe_q[27] & !GB1L181 & !GB1L113);


--GB1L642 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~139
--operation mode is arithmetic

GB1L642_carry_eqn = GB1L542;
GB1L642 = GB1L021 $ GB1L642_carry_eqn;

--GB1L742 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~139COUT
--operation mode is arithmetic

GB1L742 = CARRY(GB1L021 # !GB1L542);


--GB1L673 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~66
--operation mode is arithmetic

GB1L673 = CARRY(GB1L442 & (!GB1L473 # !M21_safe_q[27]) # !GB1L442 & !M21_safe_q[27] & !GB1L473);


--BB2_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[6]
--operation mode is normal

BB2_reg[6]_lut_out = Y1L3Q & BB2_reg[7];
BB2_reg[6] = DFFEA(BB2_reg[6]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[5]
--operation mode is normal

BB2_reg[5]_lut_out = BB2_reg[6] & Y1L3Q;
BB2_reg[5] = DFFEA(BB2_reg[5]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--Z1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5
--operation mode is arithmetic

Z1L9_carry_eqn = Z1L8;
Z1L9 = Z1_count[4] $ !Z1L9_carry_eqn;

--Z1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

Z1L01 = CARRY(Z1_count[4] & !Z1L8);


--Z1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4
--operation mode is arithmetic

Z1L7_carry_eqn = Z1L6;
Z1L7 = Z1_count[3] $ Z1L7_carry_eqn;

--Z1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

Z1L8 = CARRY(!Z1L6 # !Z1_count[3]);


--Z1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3
--operation mode is arithmetic

Z1L5_carry_eqn = Z1L4;
Z1L5 = Z1_count[2] $ !Z1L5_carry_eqn;

--Z1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

Z1L6 = CARRY(Z1_count[2] & !Z1L4);


--Z1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6
--operation mode is normal

Z1L11_carry_eqn = Z1L01;
Z1L11 = Z1_count[5] $ Z1L11_carry_eqn;


--Z1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2
--operation mode is arithmetic

Z1L3_carry_eqn = Z1L2;
Z1L3 = Z1_count[1] $ Z1L3_carry_eqn;

--Z1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

Z1L4 = CARRY(!Z1L2 # !Z1_count[1]);


--Z1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1
--operation mode is arithmetic

Z1L1 = !Z1_count[0];

--Z1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

Z1L2 = CARRY(Z1_count[0]);


--Y1L3Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20
--operation mode is normal

Y1L3Q_lut_out = !Y1L5Q & (Y1L3Q # !lvds_cmd);
Y1L3Q = DFFEA(Y1L3Q_lut_out, LB1__clk2, !rst, , , , );


--Y1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rx_buf_ena~27
--operation mode is normal

Y1L01 = Y1L4Q & Z4_count[2] & Z4_count[0] & !Z4_count[1];


--Y1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rx_buf_ena~28
--operation mode is normal

Y1L11 = Y1L01 & (Y1L8 # !Z4_count[8]) # !Y1L3Q;


--Y1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~95
--operation mode is normal

Y1L9 = Y1L7 & Z4_count[8] & Y1L8;


--Z4L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~3
--operation mode is arithmetic

Z4L5_carry_eqn = Z4L4;
Z4L5 = Z4_count[2] $ !Z4L5_carry_eqn;

--Z4L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~3COUT
--operation mode is arithmetic

Z4L6 = CARRY(Z4_count[2] & !Z4L4);


--Z4L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|LessThan~34
--operation mode is normal

Z4L82 = Y1L8 & !Y1L7 # !Z4_count[8];


--Y1L5Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22
--operation mode is normal

Y1L5Q_lut_out = Y1L2;
Y1L5Q = DFFEA(Y1L5Q_lut_out, LB1__clk2, !rst, , , , );


--Z4L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~1
--operation mode is arithmetic

Z4L1 = !Z4_count[0];

--Z4L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~1COUT
--operation mode is arithmetic

Z4L2 = CARRY(Z4_count[0]);


--Z4L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~4
--operation mode is arithmetic

Z4L7_carry_eqn = Z4L6;
Z4L7 = Z4_count[3] $ Z4L7_carry_eqn;

--Z4L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~4COUT
--operation mode is arithmetic

Z4L8 = CARRY(!Z4L6 # !Z4_count[3]);


--Z4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~2
--operation mode is arithmetic

Z4L3_carry_eqn = Z4L2;
Z4L3 = Z4_count[1] $ Z4L3_carry_eqn;

--Z4L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~2COUT
--operation mode is arithmetic

Z4L4 = CARRY(!Z4L2 # !Z4_count[1]);


--Z4L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~9
--operation mode is normal

Z4L71_carry_eqn = Z4L61;
Z4L71 = Z4_count[8] $ !Z4L71_carry_eqn;


--Z4L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~8
--operation mode is arithmetic

Z4L51_carry_eqn = Z4L41;
Z4L51 = Z4_count[7] $ Z4L51_carry_eqn;

--Z4L61 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~8COUT
--operation mode is arithmetic

Z4L61 = CARRY(!Z4L41 # !Z4_count[7]);


--Z4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~7
--operation mode is arithmetic

Z4L31_carry_eqn = Z4L21;
Z4L31 = Z4_count[6] $ !Z4L31_carry_eqn;

--Z4L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~7COUT
--operation mode is arithmetic

Z4L41 = CARRY(Z4_count[6] & !Z4L21);


--Z4L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~6
--operation mode is arithmetic

Z4L11_carry_eqn = Z4L01;
Z4L11 = Z4_count[5] $ Z4L11_carry_eqn;

--Z4L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~6COUT
--operation mode is arithmetic

Z4L21 = CARRY(!Z4L01 # !Z4_count[5]);


--Z4L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~5
--operation mode is arithmetic

Z4L9_carry_eqn = Z4L8;
Z4L9 = Z4_count[4] $ !Z4L9_carry_eqn;

--Z4L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~5COUT
--operation mode is arithmetic

Z4L01 = CARRY(Z4_count[4] & !Z4L8);


--Y1_ack is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|ack
--operation mode is normal

Y1_ack_lut_out = U1L311Q # U1L811Q # U1L611Q;
Y1_ack = DFFEA(Y1_ack_lut_out, LB1__clk2, VCC, , , , );


--U1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_next_state.idle_crc~3
--operation mode is normal

U1L111 = !U1L211Q & !Y1_rdy_o;


--BB2_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[31]
--operation mode is normal

BB2_reg[31]_lut_out = Y1L3Q & BB2_reg[32];
BB2_reg[31] = DFFEA(BB2_reg[31]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[29]
--operation mode is normal

BB2_reg[29]_lut_out = Y1L3Q & BB2_reg[30];
BB2_reg[29] = DFFEA(BB2_reg[29]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[30]
--operation mode is normal

BB2_reg[30]_lut_out = Y1L3Q & BB2_reg[31];
BB2_reg[30] = DFFEA(BB2_reg[30]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[28]
--operation mode is normal

BB2_reg[28]_lut_out = Y1L3Q & BB2_reg[29];
BB2_reg[28] = DFFEA(BB2_reg[28]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[27]
--operation mode is normal

BB2_reg[27]_lut_out = Y1L3Q & BB2_reg[28];
BB2_reg[27] = DFFEA(BB2_reg[27]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[25]
--operation mode is normal

BB2_reg[25]_lut_out = Y1L3Q & BB2_reg[26];
BB2_reg[25] = DFFEA(BB2_reg[25]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[26]
--operation mode is normal

BB2_reg[26]_lut_out = Y1L3Q & BB2_reg[27];
BB2_reg[26] = DFFEA(BB2_reg[26]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[24]
--operation mode is normal

BB2_reg[24]_lut_out = Y1L3Q & BB2_reg[25];
BB2_reg[24] = DFFEA(BB2_reg[24]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[23]
--operation mode is normal

BB2_reg[23]_lut_out = Y1L3Q & BB2_reg[24];
BB2_reg[23] = DFFEA(BB2_reg[23]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[21]
--operation mode is normal

BB2_reg[21]_lut_out = Y1L3Q & BB2_reg[22];
BB2_reg[21] = DFFEA(BB2_reg[21]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[22]
--operation mode is normal

BB2_reg[22]_lut_out = Y1L3Q & BB2_reg[23];
BB2_reg[22] = DFFEA(BB2_reg[22]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[20]
--operation mode is normal

BB2_reg[20]_lut_out = Y1L3Q & BB2_reg[21];
BB2_reg[20] = DFFEA(BB2_reg[20]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[19]
--operation mode is normal

BB2_reg[19]_lut_out = Y1L3Q & BB2_reg[20];
BB2_reg[19] = DFFEA(BB2_reg[19]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[17]
--operation mode is normal

BB2_reg[17]_lut_out = Y1L3Q & BB2_reg[18];
BB2_reg[17] = DFFEA(BB2_reg[17]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[18]
--operation mode is normal

BB2_reg[18]_lut_out = Y1L3Q & BB2_reg[19];
BB2_reg[18] = DFFEA(BB2_reg[18]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[32]
--operation mode is normal

BB2_reg[32]_lut_out = Y1L3Q & BB2_reg[33];
BB2_reg[32] = DFFEA(BB2_reg[32]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--AB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~372
--operation mode is normal

AB1L94 = AB1L83 # AB1L84;


--J81_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0]
--operation mode is normal

J81_reg_o[0]_lut_out = J12_reg_o[0] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[0] = DFFEA(J81_reg_o[0]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1]
--operation mode is normal

J81_reg_o[1]_lut_out = J12_reg_o[1] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[1] = DFFEA(J81_reg_o[1]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2]
--operation mode is normal

J81_reg_o[2]_lut_out = J12_reg_o[2] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[2] = DFFEA(J81_reg_o[2]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7]
--operation mode is normal

J81_reg_o[7]_lut_out = J12_reg_o[7] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[7] = DFFEA(J81_reg_o[7]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6]
--operation mode is normal

J81_reg_o[6]_lut_out = J12_reg_o[6] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[6] = DFFEA(J81_reg_o[6]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9]
--operation mode is normal

J81_reg_o[9]_lut_out = J12_reg_o[9] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[9] = DFFEA(J81_reg_o[9]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4]
--operation mode is normal

J81_reg_o[4]_lut_out = J12_reg_o[4] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[4] = DFFEA(J81_reg_o[4]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3]
--operation mode is normal

J81_reg_o[3]_lut_out = J12_reg_o[3] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[3] = DFFEA(J81_reg_o[3]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12]
--operation mode is normal

J81_reg_o[12]_lut_out = J12_reg_o[12] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[12] = DFFEA(J81_reg_o[12]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5]
--operation mode is normal

J81_reg_o[5]_lut_out = J12_reg_o[5] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[5] = DFFEA(J81_reg_o[5]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10]
--operation mode is normal

J81_reg_o[10]_lut_out = J12_reg_o[10] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[10] = DFFEA(J81_reg_o[10]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11]
--operation mode is normal

J81_reg_o[11]_lut_out = J12_reg_o[11] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[11] = DFFEA(J81_reg_o[11]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--J81_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8]
--operation mode is normal

J81_reg_o[8]_lut_out = J12_reg_o[8] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[8] = DFFEA(J81_reg_o[8]_lut_out, LB1__clk0, !rst, , U1L311Q, , );


--U1L651 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~4
--operation mode is normal

U1L651 = U1L361Q & !U1L801 & (!U1L421 # !U1L121);


--U1L551 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~2
--operation mode is normal

U1L551 = U1L261Q & (U1L441 # U1L641);


--Z5L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6
--operation mode is normal

Z5L11_carry_eqn = Z5L01;
Z5L11 = Z5_count[5] $ Z5L11_carry_eqn;


--Z5L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5
--operation mode is arithmetic

Z5L9_carry_eqn = Z5L8;
Z5L9 = Z5_count[4] $ !Z5L9_carry_eqn;

--Z5L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT
--operation mode is arithmetic

Z5L01 = CARRY(Z5_count[4] & !Z5L8);


--Z5L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4
--operation mode is arithmetic

Z5L7_carry_eqn = Z5L6;
Z5L7 = Z5_count[3] $ Z5L7_carry_eqn;

--Z5L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT
--operation mode is arithmetic

Z5L8 = CARRY(!Z5L6 # !Z5_count[3]);


--Z5L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3
--operation mode is arithmetic

Z5L5_carry_eqn = Z5L4;
Z5L5 = Z5_count[2] $ !Z5L5_carry_eqn;

--Z5L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT
--operation mode is arithmetic

Z5L6 = CARRY(Z5_count[2] & !Z5L4);


--Z5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2
--operation mode is arithmetic

Z5L3_carry_eqn = Z5L2;
Z5L3 = Z5_count[1] $ Z5L3_carry_eqn;

--Z5L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT
--operation mode is arithmetic

Z5L4 = CARRY(!Z5L2 # !Z5_count[1]);


--Z5L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1
--operation mode is arithmetic

Z5L1 = !Z5_count[0];

--Z5L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT
--operation mode is arithmetic

Z5L2 = CARRY(Z5_count[0]);


--C1L7 is dispatch:cmd0|next_state.reply~18
--operation mode is normal

C1L7 = U1L761Q & (C1L11Q & !V1L231Q # !C1L8Q) # !U1L761Q & C1L11Q & !V1L231Q;


--J02_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0]
--operation mode is normal

J02_reg_o[0]_lut_out = BB1_reg[0];
J02_reg_o[0] = DFFEA(J02_reg_o[0]_lut_out, LB1__clk0, !rst, , U1L371, , );


--HB1_init_window_req_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[1]
--operation mode is normal

HB1_init_window_req_data[1]_lut_out = HB1L891 & (HB1L012 & X1_q_b[1] # !HB1L012 & HB1_init_window_req_data[1]);
HB1_init_window_req_data[1] = DFFEA(HB1_init_window_req_data[1]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[31]
--operation mode is normal

HB1_init_window_req_data[31]_lut_out = HB1L891 & (HB1L012 & X1_q_b[31] # !HB1L012 & HB1_init_window_req_data[31]);
HB1_init_window_req_data[31] = DFFEA(HB1_init_window_req_data[31]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[30]
--operation mode is normal

HB1_init_window_req_data[30]_lut_out = HB1L891 & (HB1L012 & X1_q_b[30] # !HB1L012 & HB1_init_window_req_data[30]);
HB1_init_window_req_data[30] = DFFEA(HB1_init_window_req_data[30]_lut_out, LB1__clk0, !rst, , , , );


--HB1L991 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288
--operation mode is normal

HB1L991 = HB1_init_window_req_data[0] # HB1_init_window_req_data[1] # HB1_init_window_req_data[31] # HB1_init_window_req_data[30];


--HB1_init_window_req_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[29]
--operation mode is normal

HB1_init_window_req_data[29]_lut_out = HB1L891 & (HB1L012 & X1_q_b[29] # !HB1L012 & HB1_init_window_req_data[29]);
HB1_init_window_req_data[29] = DFFEA(HB1_init_window_req_data[29]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[28]
--operation mode is normal

HB1_init_window_req_data[28]_lut_out = HB1L891 & (HB1L012 & X1_q_b[28] # !HB1L012 & HB1_init_window_req_data[28]);
HB1_init_window_req_data[28] = DFFEA(HB1_init_window_req_data[28]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[27]
--operation mode is normal

HB1_init_window_req_data[27]_lut_out = HB1L891 & (HB1L012 & X1_q_b[27] # !HB1L012 & HB1_init_window_req_data[27]);
HB1_init_window_req_data[27] = DFFEA(HB1_init_window_req_data[27]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[26]
--operation mode is normal

HB1_init_window_req_data[26]_lut_out = HB1L891 & (HB1L012 & X1_q_b[26] # !HB1L012 & HB1_init_window_req_data[26]);
HB1_init_window_req_data[26] = DFFEA(HB1_init_window_req_data[26]_lut_out, LB1__clk0, !rst, , , , );


--HB1L002 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289
--operation mode is normal

HB1L002 = HB1_init_window_req_data[29] # HB1_init_window_req_data[28] # HB1_init_window_req_data[27] # HB1_init_window_req_data[26];


--HB1_init_window_req_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[25]
--operation mode is normal

HB1_init_window_req_data[25]_lut_out = HB1L891 & (HB1L012 & X1_q_b[25] # !HB1L012 & HB1_init_window_req_data[25]);
HB1_init_window_req_data[25] = DFFEA(HB1_init_window_req_data[25]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[24]
--operation mode is normal

HB1_init_window_req_data[24]_lut_out = HB1L891 & (HB1L012 & X1_q_b[24] # !HB1L012 & HB1_init_window_req_data[24]);
HB1_init_window_req_data[24] = DFFEA(HB1_init_window_req_data[24]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[23]
--operation mode is normal

HB1_init_window_req_data[23]_lut_out = HB1L891 & (HB1L012 & X1_q_b[23] # !HB1L012 & HB1_init_window_req_data[23]);
HB1_init_window_req_data[23] = DFFEA(HB1_init_window_req_data[23]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[22]
--operation mode is normal

HB1_init_window_req_data[22]_lut_out = HB1L891 & (HB1L012 & X1_q_b[22] # !HB1L012 & HB1_init_window_req_data[22]);
HB1_init_window_req_data[22] = DFFEA(HB1_init_window_req_data[22]_lut_out, LB1__clk0, !rst, , , , );


--HB1L102 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~290
--operation mode is normal

HB1L102 = HB1_init_window_req_data[25] # HB1_init_window_req_data[24] # HB1_init_window_req_data[23] # HB1_init_window_req_data[22];


--HB1_init_window_req_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[21]
--operation mode is normal

HB1_init_window_req_data[21]_lut_out = HB1L891 & (HB1L012 & X1_q_b[21] # !HB1L012 & HB1_init_window_req_data[21]);
HB1_init_window_req_data[21] = DFFEA(HB1_init_window_req_data[21]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[20]
--operation mode is normal

HB1_init_window_req_data[20]_lut_out = HB1L891 & (HB1L012 & X1_q_b[20] # !HB1L012 & HB1_init_window_req_data[20]);
HB1_init_window_req_data[20] = DFFEA(HB1_init_window_req_data[20]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[19]
--operation mode is normal

HB1_init_window_req_data[19]_lut_out = HB1L891 & (HB1L012 & X1_q_b[19] # !HB1L012 & HB1_init_window_req_data[19]);
HB1_init_window_req_data[19] = DFFEA(HB1_init_window_req_data[19]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[18]
--operation mode is normal

HB1_init_window_req_data[18]_lut_out = HB1L891 & (HB1L012 & X1_q_b[18] # !HB1L012 & HB1_init_window_req_data[18]);
HB1_init_window_req_data[18] = DFFEA(HB1_init_window_req_data[18]_lut_out, LB1__clk0, !rst, , , , );


--HB1L202 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~291
--operation mode is normal

HB1L202 = HB1_init_window_req_data[21] # HB1_init_window_req_data[20] # HB1_init_window_req_data[19] # HB1_init_window_req_data[18];


--HB1L302 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~292
--operation mode is normal

HB1L302 = HB1L991 # HB1L002 # HB1L102 # HB1L202;


--HB1_init_window_req_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[17]
--operation mode is normal

HB1_init_window_req_data[17]_lut_out = HB1L891 & (HB1L012 & X1_q_b[17] # !HB1L012 & HB1_init_window_req_data[17]);
HB1_init_window_req_data[17] = DFFEA(HB1_init_window_req_data[17]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[16]
--operation mode is normal

HB1_init_window_req_data[16]_lut_out = HB1L891 & (HB1L012 & X1_q_b[16] # !HB1L012 & HB1_init_window_req_data[16]);
HB1_init_window_req_data[16] = DFFEA(HB1_init_window_req_data[16]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[15]
--operation mode is normal

HB1_init_window_req_data[15]_lut_out = HB1L891 & (HB1L012 & X1_q_b[15] # !HB1L012 & HB1_init_window_req_data[15]);
HB1_init_window_req_data[15] = DFFEA(HB1_init_window_req_data[15]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[14]
--operation mode is normal

HB1_init_window_req_data[14]_lut_out = HB1L891 & (HB1L012 & X1_q_b[14] # !HB1L012 & HB1_init_window_req_data[14]);
HB1_init_window_req_data[14] = DFFEA(HB1_init_window_req_data[14]_lut_out, LB1__clk0, !rst, , , , );


--HB1L402 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~293
--operation mode is normal

HB1L402 = HB1_init_window_req_data[17] # HB1_init_window_req_data[16] # HB1_init_window_req_data[15] # HB1_init_window_req_data[14];


--HB1_init_window_req_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[13]
--operation mode is normal

HB1_init_window_req_data[13]_lut_out = HB1L891 & (HB1L012 & X1_q_b[13] # !HB1L012 & HB1_init_window_req_data[13]);
HB1_init_window_req_data[13] = DFFEA(HB1_init_window_req_data[13]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[12]
--operation mode is normal

HB1_init_window_req_data[12]_lut_out = HB1L891 & (HB1L012 & X1_q_b[12] # !HB1L012 & HB1_init_window_req_data[12]);
HB1_init_window_req_data[12] = DFFEA(HB1_init_window_req_data[12]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[11]
--operation mode is normal

HB1_init_window_req_data[11]_lut_out = HB1L891 & (HB1L012 & X1_q_b[11] # !HB1L012 & HB1_init_window_req_data[11]);
HB1_init_window_req_data[11] = DFFEA(HB1_init_window_req_data[11]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[10]
--operation mode is normal

HB1_init_window_req_data[10]_lut_out = HB1L891 & (HB1L012 & X1_q_b[10] # !HB1L012 & HB1_init_window_req_data[10]);
HB1_init_window_req_data[10] = DFFEA(HB1_init_window_req_data[10]_lut_out, LB1__clk0, !rst, , , , );


--HB1L502 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~294
--operation mode is normal

HB1L502 = HB1_init_window_req_data[13] # HB1_init_window_req_data[12] # HB1_init_window_req_data[11] # HB1_init_window_req_data[10];


--HB1_init_window_req_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[9]
--operation mode is normal

HB1_init_window_req_data[9]_lut_out = HB1L891 & (HB1L012 & X1_q_b[9] # !HB1L012 & HB1_init_window_req_data[9]);
HB1_init_window_req_data[9] = DFFEA(HB1_init_window_req_data[9]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[8]
--operation mode is normal

HB1_init_window_req_data[8]_lut_out = HB1L891 & (HB1L012 & X1_q_b[8] # !HB1L012 & HB1_init_window_req_data[8]);
HB1_init_window_req_data[8] = DFFEA(HB1_init_window_req_data[8]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[7]
--operation mode is normal

HB1_init_window_req_data[7]_lut_out = HB1L891 & (HB1L012 & X1_q_b[7] # !HB1L012 & HB1_init_window_req_data[7]);
HB1_init_window_req_data[7] = DFFEA(HB1_init_window_req_data[7]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[6]
--operation mode is normal

HB1_init_window_req_data[6]_lut_out = HB1L891 & (HB1L012 & X1_q_b[6] # !HB1L012 & HB1_init_window_req_data[6]);
HB1_init_window_req_data[6] = DFFEA(HB1_init_window_req_data[6]_lut_out, LB1__clk0, !rst, , , , );


--HB1L602 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~295
--operation mode is normal

HB1L602 = HB1_init_window_req_data[9] # HB1_init_window_req_data[8] # HB1_init_window_req_data[7] # HB1_init_window_req_data[6];


--HB1_init_window_req_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[5]
--operation mode is normal

HB1_init_window_req_data[5]_lut_out = HB1L891 & (HB1L012 & X1_q_b[5] # !HB1L012 & HB1_init_window_req_data[5]);
HB1_init_window_req_data[5] = DFFEA(HB1_init_window_req_data[5]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[4]
--operation mode is normal

HB1_init_window_req_data[4]_lut_out = HB1L891 & (HB1L012 & X1_q_b[4] # !HB1L012 & HB1_init_window_req_data[4]);
HB1_init_window_req_data[4] = DFFEA(HB1_init_window_req_data[4]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[3]
--operation mode is normal

HB1_init_window_req_data[3]_lut_out = HB1L891 & (HB1L012 & X1_q_b[3] # !HB1L012 & HB1_init_window_req_data[3]);
HB1_init_window_req_data[3] = DFFEA(HB1_init_window_req_data[3]_lut_out, LB1__clk0, !rst, , , , );


--HB1_init_window_req_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[2]
--operation mode is normal

HB1_init_window_req_data[2]_lut_out = HB1L891 & (HB1L012 & X1_q_b[2] # !HB1L012 & HB1_init_window_req_data[2]);
HB1_init_window_req_data[2] = DFFEA(HB1_init_window_req_data[2]_lut_out, LB1__clk0, !rst, , , , );


--HB1L702 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~296
--operation mode is normal

HB1L702 = HB1_init_window_req_data[5] # HB1_init_window_req_data[4] # HB1_init_window_req_data[3] # HB1_init_window_req_data[2];


--HB1L802 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~297
--operation mode is normal

HB1L802 = HB1L402 # HB1L502 # HB1L602 # HB1L702;


--GB1L452Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21
--operation mode is normal

GB1L452Q_lut_out = GB1L625 & GB1L135 & GB1L735 & GB1L752Q;
GB1L452Q = DFFEA(GB1L452Q_lut_out, LB1__clk0, !rst, , , , );


--HB1L902 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_reg~48
--operation mode is normal

HB1L902 = !HB1L302 & !HB1L802 # !GB1L452Q;


--HB1L891 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data~2225
--operation mode is normal

HB1L891 = HB1L902 & (W1L37Q # !A1L762 # !HB1L3Q);


--HB1L012 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_reg~49
--operation mode is normal

HB1L012 = HB1L3Q & A1L762 & HB1L902;


--HB1L292 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3
--operation mode is normal

HB1L292 = HB1L3Q & A1L262;


--HB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~5
--operation mode is normal

HB1L461 = HB1L3Q & A1L462;


--HB1L392 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4
--operation mode is normal

HB1L392 = HB1L3Q & A1L362;


--HB1L542 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2
--operation mode is normal

HB1L542 = HB1L3Q & A1L162;


--J41_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1]
--operation mode is normal

J41_reg_o[1]_lut_out = U1L661Q & J02_reg_o[1];
J41_reg_o[1] = DFFEA(J41_reg_o[1]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[1]_PORT_A_data_in = W1L04;
S2_q_b[1]_PORT_A_data_in_reg = DFFE(S2_q_b[1]_PORT_A_data_in, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[1]_PORT_A_address_reg = DFFE(S2_q_b[1]_PORT_A_address, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[1]_PORT_B_address_reg = DFFE(S2_q_b[1]_PORT_B_address, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_A_write_enable = H1L5;
S2_q_b[1]_PORT_A_write_enable_reg = DFFE(S2_q_b[1]_PORT_A_write_enable, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_PORT_B_read_enable = VCC;
S2_q_b[1]_PORT_B_read_enable_reg = DFFE(S2_q_b[1]_PORT_B_read_enable, S2_q_b[1]_clock_0, , , );
S2_q_b[1]_clock_0 = LB1__clk1;
S2_q_b[1]_PORT_B_data_out = MEMORY(S2_q_b[1]_PORT_A_data_in_reg, , S2_q_b[1]_PORT_A_address_reg, S2_q_b[1]_PORT_B_address_reg, S2_q_b[1]_PORT_A_write_enable_reg, S2_q_b[1]_PORT_B_read_enable_reg, , , S2_q_b[1]_clock_0, , , , , );
S2_q_b[1] = S2_q_b[1]_PORT_B_data_out[0];


--S4_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[1]_PORT_A_data_in = W1L04;
S4_q_b[1]_PORT_A_data_in_reg = DFFE(S4_q_b[1]_PORT_A_data_in, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[1]_PORT_A_address_reg = DFFE(S4_q_b[1]_PORT_A_address, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[1]_PORT_B_address_reg = DFFE(S4_q_b[1]_PORT_B_address, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_A_write_enable = H1L6;
S4_q_b[1]_PORT_A_write_enable_reg = DFFE(S4_q_b[1]_PORT_A_write_enable, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_PORT_B_read_enable = VCC;
S4_q_b[1]_PORT_B_read_enable_reg = DFFE(S4_q_b[1]_PORT_B_read_enable, S4_q_b[1]_clock_0, , , );
S4_q_b[1]_clock_0 = LB1__clk1;
S4_q_b[1]_PORT_B_data_out = MEMORY(S4_q_b[1]_PORT_A_data_in_reg, , S4_q_b[1]_PORT_A_address_reg, S4_q_b[1]_PORT_B_address_reg, S4_q_b[1]_PORT_A_write_enable_reg, S4_q_b[1]_PORT_B_read_enable_reg, , , S4_q_b[1]_clock_0, , , , , );
S4_q_b[1] = S4_q_b[1]_PORT_B_data_out[0];


--W1L49 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11339
--operation mode is normal

W1L49 = A1L372 & (W1L2 & S2_q_b[1] # !W1L2 & S4_q_b[1]);


--S6_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[1]_PORT_A_data_in = W1L04;
S6_q_b[1]_PORT_A_data_in_reg = DFFE(S6_q_b[1]_PORT_A_data_in, S6_q_b[1]_clock_0, , , );
S6_q_b[1]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[1]_PORT_A_address_reg = DFFE(S6_q_b[1]_PORT_A_address, S6_q_b[1]_clock_0, , , );
S6_q_b[1]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[1]_PORT_B_address_reg = DFFE(S6_q_b[1]_PORT_B_address, S6_q_b[1]_clock_0, , , );
S6_q_b[1]_PORT_A_write_enable = H1L8;
S6_q_b[1]_PORT_A_write_enable_reg = DFFE(S6_q_b[1]_PORT_A_write_enable, S6_q_b[1]_clock_0, , , );
S6_q_b[1]_PORT_B_read_enable = VCC;
S6_q_b[1]_PORT_B_read_enable_reg = DFFE(S6_q_b[1]_PORT_B_read_enable, S6_q_b[1]_clock_0, , , );
S6_q_b[1]_clock_0 = LB1__clk1;
S6_q_b[1]_PORT_B_data_out = MEMORY(S6_q_b[1]_PORT_A_data_in_reg, , S6_q_b[1]_PORT_A_address_reg, S6_q_b[1]_PORT_B_address_reg, S6_q_b[1]_PORT_A_write_enable_reg, S6_q_b[1]_PORT_B_read_enable_reg, , , S6_q_b[1]_clock_0, , , , , );
S6_q_b[1] = S6_q_b[1]_PORT_B_data_out[0];


--J21_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[1]
--operation mode is normal

J21_reg_o[1]_lut_out = W1L04;
J21_reg_o[1] = DFFEA(J21_reg_o[1]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L59 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11340
--operation mode is normal

W1L59 = S6_q_b[1] & (A1L952 # A1L852 & J21_reg_o[1]) # !S6_q_b[1] & A1L852 & J21_reg_o[1];


--W1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11341
--operation mode is normal

W1L69 = H1L7 & !W1L87 & (W1L49 # W1L59);


--W1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11342
--operation mode is normal

W1L79 = E1_led_data[1] & E1L51 & E1L11Q & !W1L87;


--HB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4520
--operation mode is normal

HB1L9 = J62_reg_o[1] & (A1L662 # HB1_row_length_data[1] & A1L062) # !J62_reg_o[1] & HB1_row_length_data[1] & A1L062;


--J72_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1]
--operation mode is normal

J72_reg_o[1]_lut_out = W1L04;
J72_reg_o[1] = DFFEA(J72_reg_o[1]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4521
--operation mode is normal

HB1L01 = A1L762 & (HB1_init_window_req_data[1] # A1L262 & J72_reg_o[1]) # !A1L762 & A1L262 & J72_reg_o[1];


--J82_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]
--operation mode is normal

J82_reg_o[1]_lut_out = W1L04;
J82_reg_o[1] = DFFEA(J82_reg_o[1]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1]
--operation mode is normal

J52_reg_o[1]_lut_out = W1L04;
J52_reg_o[1] = DFFEA(J52_reg_o[1]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4522
--operation mode is normal

HB1L11 = A1L462 & (J52_reg_o[1] # A1L362 & J82_reg_o[1]) # !A1L462 & A1L362 & J82_reg_o[1];


--J42_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1]
--operation mode is normal

J42_reg_o[1]_lut_out = W1L04;
J42_reg_o[1] = DFFEA(J42_reg_o[1]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4523
--operation mode is normal

HB1L21 = A1L562 & (J42_reg_o[1] # A1L162 & HB1_num_rows_data[1]) # !A1L562 & A1L162 & HB1_num_rows_data[1];


--HB1L31 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4524
--operation mode is normal

HB1L31 = HB1L9 # HB1L01 # HB1L11 # HB1L21;


--W1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11343
--operation mode is normal

W1L89 = W1L69 # W1L79 # W1L29 & HB1L31;


--J61_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2]
--operation mode is normal

J61_reg_o[2]_lut_out = J41_reg_o[2];
J61_reg_o[2] = DFFEA(J61_reg_o[2]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[2]_PORT_A_data_in = W1L301;
X2_q_b[2]_PORT_A_data_in_reg = DFFE(X2_q_b[2]_PORT_A_data_in, X2_q_b[2]_clock_0, , , );
X2_q_b[2]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[2]_PORT_A_address_reg = DFFE(X2_q_b[2]_PORT_A_address, X2_q_b[2]_clock_0, , , );
X2_q_b[2]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[2]_PORT_B_address_reg = DFFE(X2_q_b[2]_PORT_B_address, X2_q_b[2]_clock_1, , , );
X2_q_b[2]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[2]_PORT_A_write_enable_reg = DFFE(X2_q_b[2]_PORT_A_write_enable, X2_q_b[2]_clock_0, , , );
X2_q_b[2]_PORT_B_read_enable = VCC;
X2_q_b[2]_PORT_B_read_enable_reg = DFFE(X2_q_b[2]_PORT_B_read_enable, X2_q_b[2]_clock_1, , , );
X2_q_b[2]_clock_0 = LB1__clk0;
X2_q_b[2]_clock_1 = !LB1__clk0;
X2_q_b[2]_PORT_B_data_out = MEMORY(X2_q_b[2]_PORT_A_data_in_reg, , X2_q_b[2]_PORT_A_address_reg, X2_q_b[2]_PORT_B_address_reg, X2_q_b[2]_PORT_A_write_enable_reg, X2_q_b[2]_PORT_B_read_enable_reg, , , X2_q_b[2]_clock_0, X2_q_b[2]_clock_1, , , , );
X2_q_b[2] = X2_q_b[2]_PORT_B_data_out[0];


--BB4L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6020
--operation mode is normal

BB4L93 = BB4L43 & (V1L26 & J61_reg_o[2] # !V1L26 & X2_q_b[2]);


--BB4L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021
--operation mode is normal

BB4L04 = V1L26 & V1L76 & V1L36 & J51_reg_o[2];


--BB4_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3]
--operation mode is normal

BB4_reg[3]_lut_out = BB4L14 # BB4L24 # BB4_reg[4] & !V1L76;
BB4_reg[3] = DFFEA(BB4_reg[3]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29]
--operation mode is normal

AB2_crc_reg[29]_lut_out = AB2_crc_reg[28] & !V1L96Q;
AB2_crc_reg[29] = DFFEA(AB2_crc_reg[29]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[3]~676
--operation mode is normal

V1L18 = V1L721 & BB4_reg[3] # !V1L721 & AB2L94 & AB2_crc_reg[29];


--EB1_q_b[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[4]_PORT_A_data_in = V1L28;
EB1_q_b[4]_PORT_A_data_in_reg = DFFE(EB1_q_b[4]_PORT_A_data_in, EB1_q_b[4]_clock_0, , , );
EB1_q_b[4]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[4]_PORT_A_address_reg = DFFE(EB1_q_b[4]_PORT_A_address, EB1_q_b[4]_clock_0, , , );
EB1_q_b[4]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[4]_PORT_B_address_reg = DFFE(EB1_q_b[4]_PORT_B_address, EB1_q_b[4]_clock_1, , , );
EB1_q_b[4]_PORT_A_write_enable = V1L111;
EB1_q_b[4]_PORT_A_write_enable_reg = DFFE(EB1_q_b[4]_PORT_A_write_enable, EB1_q_b[4]_clock_0, , , );
EB1_q_b[4]_PORT_B_read_enable = VCC;
EB1_q_b[4]_PORT_B_read_enable_reg = DFFE(EB1_q_b[4]_PORT_B_read_enable, EB1_q_b[4]_clock_1, , , );
EB1_q_b[4]_clock_0 = LB1__clk0;
EB1_q_b[4]_clock_1 = !LB1__clk0;
EB1_q_b[4]_PORT_B_data_out = MEMORY(EB1_q_b[4]_PORT_A_data_in_reg, , EB1_q_b[4]_PORT_A_address_reg, EB1_q_b[4]_PORT_B_address_reg, EB1_q_b[4]_PORT_A_write_enable_reg, EB1_q_b[4]_PORT_B_read_enable_reg, , , EB1_q_b[4]_clock_0, EB1_q_b[4]_clock_1, , , , );
EB1_q_b[4] = EB1_q_b[4]_PORT_B_data_out[0];


--BB5_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[6]
--operation mode is normal

BB5_reg[6]_lut_out = CB1L4Q & EB1_q_b[5] & DB1L07Q # !CB1L4Q & BB5_reg[7];
BB5_reg[6] = DFFEA(BB5_reg[6]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--BB2_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[14]
--operation mode is normal

BB2_reg[14]_lut_out = Y1L3Q & BB2_reg[15];
BB2_reg[14] = DFFEA(BB2_reg[14]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--GB1L144 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~99
--operation mode is arithmetic

GB1L144 = CARRY(M11_safe_q[28] & GB1L75 & !GB1L934 # !M11_safe_q[28] & (GB1L75 # !GB1L934));


--BB2_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[13]
--operation mode is normal

BB2_reg[13]_lut_out = Y1L3Q & BB2_reg[14];
BB2_reg[13] = DFFEA(BB2_reg[13]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[12]
--operation mode is normal

BB2_reg[12]_lut_out = Y1L3Q & BB2_reg[13];
BB2_reg[12] = DFFEA(BB2_reg[12]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[11]
--operation mode is normal

BB2_reg[11]_lut_out = Y1L3Q & BB2_reg[12];
BB2_reg[11] = DFFEA(BB2_reg[11]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[10]
--operation mode is normal

BB2_reg[10]_lut_out = Y1L3Q & BB2_reg[11];
BB2_reg[10] = DFFEA(BB2_reg[10]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[9]
--operation mode is normal

BB2_reg[9]_lut_out = Y1L3Q & BB2_reg[10];
BB2_reg[9] = DFFEA(BB2_reg[9]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[8]
--operation mode is normal

BB2_reg[8]_lut_out = Y1L3Q & BB2_reg[9];
BB2_reg[8] = DFFEA(BB2_reg[8]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[7]
--operation mode is normal

BB2_reg[7]_lut_out = Y1L3Q & BB2_reg[8];
BB2_reg[7] = DFFEA(BB2_reg[7]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[16]
--operation mode is normal

BB2_reg[16]_lut_out = Y1L3Q & BB2_reg[17];
BB2_reg[16] = DFFEA(BB2_reg[16]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--BB2_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[15]
--operation mode is normal

BB2_reg[15]_lut_out = Y1L3Q & BB2_reg[16];
BB2_reg[15] = DFFEA(BB2_reg[15]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--J42_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28]
--operation mode is normal

J42_reg_o[28]_lut_out = W1L76;
J42_reg_o[28] = DFFEA(J42_reg_o[28]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L181 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~106
--operation mode is arithmetic

GB1L181_carry_eqn = GB1L081;
GB1L181 = J42_reg_o[27] $ !GB1L181_carry_eqn;

--GB1L281 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~106COUT
--operation mode is arithmetic

GB1L281 = CARRY(!J42_reg_o[27] & !GB1L081);


--GB1L405 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~131
--operation mode is arithmetic

GB1L405 = CARRY(M21_safe_q[28] & GB1L021 & !GB1L205 # !M21_safe_q[28] & (GB1L021 # !GB1L205));


--GB1L113 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~33
--operation mode is arithmetic

GB1L113 = CARRY(M21_safe_q[26] & GB1L971 & !GB1L903 # !M21_safe_q[26] & (GB1L971 # !GB1L903));


--GB1L442 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~138
--operation mode is arithmetic

GB1L442_carry_eqn = GB1L342;
GB1L442 = GB1L811 $ !GB1L442_carry_eqn;

--GB1L542 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~138COUT
--operation mode is arithmetic

GB1L542 = CARRY(!GB1L811 & !GB1L342);


--GB1L473 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~65
--operation mode is arithmetic

GB1L473 = CARRY(GB1L242 & M21_safe_q[26] & !GB1L273 # !GB1L242 & (M21_safe_q[26] # !GB1L273));


--BB2_reg[33] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[33]
--operation mode is normal

BB2_reg[33]_lut_out = Y1L3Q & (BB3_reg[2] & (BB3_reg[0] # BB3_reg[1]) # !BB3_reg[2] & BB3_reg[0] & BB3_reg[1]);
BB2_reg[33] = DFFEA(BB2_reg[33]_lut_out, LB1__clk2, !rst, , Y1L11, , );


--GB1L735 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~437
--operation mode is normal

GB1L735 = GB1L235 & GB1L335 & GB1L535;


--GB1L752Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24
--operation mode is normal

GB1L752Q_lut_out = GB1L652Q # GB1L215 & (!GB1L635 # !GB1L625);
GB1L752Q = DFFEA(GB1L752Q_lut_out, LB1__clk0, !rst, , , , );


--J02_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1]
--operation mode is normal

J02_reg_o[1]_lut_out = BB1_reg[1];
J02_reg_o[1] = DFFEA(J02_reg_o[1]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2]
--operation mode is normal

J41_reg_o[2]_lut_out = U1L661Q & J02_reg_o[2];
J41_reg_o[2] = DFFEA(J41_reg_o[2]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[2]_PORT_A_data_in = W1L14;
S2_q_b[2]_PORT_A_data_in_reg = DFFE(S2_q_b[2]_PORT_A_data_in, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[2]_PORT_A_address_reg = DFFE(S2_q_b[2]_PORT_A_address, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[2]_PORT_B_address_reg = DFFE(S2_q_b[2]_PORT_B_address, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_A_write_enable = H1L5;
S2_q_b[2]_PORT_A_write_enable_reg = DFFE(S2_q_b[2]_PORT_A_write_enable, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_PORT_B_read_enable = VCC;
S2_q_b[2]_PORT_B_read_enable_reg = DFFE(S2_q_b[2]_PORT_B_read_enable, S2_q_b[2]_clock_0, , , );
S2_q_b[2]_clock_0 = LB1__clk1;
S2_q_b[2]_PORT_B_data_out = MEMORY(S2_q_b[2]_PORT_A_data_in_reg, , S2_q_b[2]_PORT_A_address_reg, S2_q_b[2]_PORT_B_address_reg, S2_q_b[2]_PORT_A_write_enable_reg, S2_q_b[2]_PORT_B_read_enable_reg, , , S2_q_b[2]_clock_0, , , , , );
S2_q_b[2] = S2_q_b[2]_PORT_B_data_out[0];


--S4_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[2]_PORT_A_data_in = W1L14;
S4_q_b[2]_PORT_A_data_in_reg = DFFE(S4_q_b[2]_PORT_A_data_in, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[2]_PORT_A_address_reg = DFFE(S4_q_b[2]_PORT_A_address, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[2]_PORT_B_address_reg = DFFE(S4_q_b[2]_PORT_B_address, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_A_write_enable = H1L6;
S4_q_b[2]_PORT_A_write_enable_reg = DFFE(S4_q_b[2]_PORT_A_write_enable, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_PORT_B_read_enable = VCC;
S4_q_b[2]_PORT_B_read_enable_reg = DFFE(S4_q_b[2]_PORT_B_read_enable, S4_q_b[2]_clock_0, , , );
S4_q_b[2]_clock_0 = LB1__clk1;
S4_q_b[2]_PORT_B_data_out = MEMORY(S4_q_b[2]_PORT_A_data_in_reg, , S4_q_b[2]_PORT_A_address_reg, S4_q_b[2]_PORT_B_address_reg, S4_q_b[2]_PORT_A_write_enable_reg, S4_q_b[2]_PORT_B_read_enable_reg, , , S4_q_b[2]_clock_0, , , , , );
S4_q_b[2] = S4_q_b[2]_PORT_B_data_out[0];


--W1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11344
--operation mode is normal

W1L99 = A1L372 & (W1L2 & S2_q_b[2] # !W1L2 & S4_q_b[2]);


--S6_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[2]_PORT_A_data_in = W1L14;
S6_q_b[2]_PORT_A_data_in_reg = DFFE(S6_q_b[2]_PORT_A_data_in, S6_q_b[2]_clock_0, , , );
S6_q_b[2]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[2]_PORT_A_address_reg = DFFE(S6_q_b[2]_PORT_A_address, S6_q_b[2]_clock_0, , , );
S6_q_b[2]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[2]_PORT_B_address_reg = DFFE(S6_q_b[2]_PORT_B_address, S6_q_b[2]_clock_0, , , );
S6_q_b[2]_PORT_A_write_enable = H1L8;
S6_q_b[2]_PORT_A_write_enable_reg = DFFE(S6_q_b[2]_PORT_A_write_enable, S6_q_b[2]_clock_0, , , );
S6_q_b[2]_PORT_B_read_enable = VCC;
S6_q_b[2]_PORT_B_read_enable_reg = DFFE(S6_q_b[2]_PORT_B_read_enable, S6_q_b[2]_clock_0, , , );
S6_q_b[2]_clock_0 = LB1__clk1;
S6_q_b[2]_PORT_B_data_out = MEMORY(S6_q_b[2]_PORT_A_data_in_reg, , S6_q_b[2]_PORT_A_address_reg, S6_q_b[2]_PORT_B_address_reg, S6_q_b[2]_PORT_A_write_enable_reg, S6_q_b[2]_PORT_B_read_enable_reg, , , S6_q_b[2]_clock_0, , , , , );
S6_q_b[2] = S6_q_b[2]_PORT_B_data_out[0];


--J21_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[2]
--operation mode is normal

J21_reg_o[2]_lut_out = W1L14;
J21_reg_o[2] = DFFEA(J21_reg_o[2]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11345
--operation mode is normal

W1L001 = S6_q_b[2] & (A1L952 # A1L852 & J21_reg_o[2]) # !S6_q_b[2] & A1L852 & J21_reg_o[2];


--W1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11346
--operation mode is normal

W1L101 = H1L7 & !W1L87 & (W1L99 # W1L001);


--W1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11347
--operation mode is normal

W1L201 = E1_led_data[2] & E1L51 & E1L11Q & !W1L87;


--HB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4525
--operation mode is normal

HB1L41 = J62_reg_o[2] & (A1L662 # HB1_row_length_data[2] & A1L062) # !J62_reg_o[2] & HB1_row_length_data[2] & A1L062;


--J72_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2]
--operation mode is normal

J72_reg_o[2]_lut_out = W1L14;
J72_reg_o[2] = DFFEA(J72_reg_o[2]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4526
--operation mode is normal

HB1L51 = A1L762 & (HB1_init_window_req_data[2] # A1L262 & J72_reg_o[2]) # !A1L762 & A1L262 & J72_reg_o[2];


--J82_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]
--operation mode is normal

J82_reg_o[2]_lut_out = W1L14;
J82_reg_o[2] = DFFEA(J82_reg_o[2]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2]
--operation mode is normal

J52_reg_o[2]_lut_out = W1L14;
J52_reg_o[2] = DFFEA(J52_reg_o[2]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4527
--operation mode is normal

HB1L61 = A1L462 & (J52_reg_o[2] # A1L362 & J82_reg_o[2]) # !A1L462 & A1L362 & J82_reg_o[2];


--J42_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]
--operation mode is normal

J42_reg_o[2]_lut_out = W1L14;
J42_reg_o[2] = DFFEA(J42_reg_o[2]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4528
--operation mode is normal

HB1L71 = A1L562 & (J42_reg_o[2] # A1L162 & HB1_num_rows_data[2]) # !A1L562 & A1L162 & HB1_num_rows_data[2];


--HB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4529
--operation mode is normal

HB1L81 = HB1L41 # HB1L51 # HB1L61 # HB1L71;


--W1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11348
--operation mode is normal

W1L301 = W1L101 # W1L201 # W1L29 & HB1L81;


--J61_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3]
--operation mode is normal

J61_reg_o[3]_lut_out = J41_reg_o[3];
J61_reg_o[3] = DFFEA(J61_reg_o[3]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[3]_PORT_A_data_in = W1L701;
X2_q_b[3]_PORT_A_data_in_reg = DFFE(X2_q_b[3]_PORT_A_data_in, X2_q_b[3]_clock_0, , , );
X2_q_b[3]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[3]_PORT_A_address_reg = DFFE(X2_q_b[3]_PORT_A_address, X2_q_b[3]_clock_0, , , );
X2_q_b[3]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[3]_PORT_B_address_reg = DFFE(X2_q_b[3]_PORT_B_address, X2_q_b[3]_clock_1, , , );
X2_q_b[3]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[3]_PORT_A_write_enable_reg = DFFE(X2_q_b[3]_PORT_A_write_enable, X2_q_b[3]_clock_0, , , );
X2_q_b[3]_PORT_B_read_enable = VCC;
X2_q_b[3]_PORT_B_read_enable_reg = DFFE(X2_q_b[3]_PORT_B_read_enable, X2_q_b[3]_clock_1, , , );
X2_q_b[3]_clock_0 = LB1__clk0;
X2_q_b[3]_clock_1 = !LB1__clk0;
X2_q_b[3]_PORT_B_data_out = MEMORY(X2_q_b[3]_PORT_A_data_in_reg, , X2_q_b[3]_PORT_A_address_reg, X2_q_b[3]_PORT_B_address_reg, X2_q_b[3]_PORT_A_write_enable_reg, X2_q_b[3]_PORT_B_read_enable_reg, , , X2_q_b[3]_clock_0, X2_q_b[3]_clock_1, , , , );
X2_q_b[3] = X2_q_b[3]_PORT_B_data_out[0];


--BB4L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6023
--operation mode is normal

BB4L14 = BB4L43 & (V1L26 & J61_reg_o[3] # !V1L26 & X2_q_b[3]);


--BB4L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024
--operation mode is normal

BB4L24 = V1L26 & V1L76 & V1L36 & J51_reg_o[3];


--BB4_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4]
--operation mode is normal

BB4_reg[4]_lut_out = BB4L34 # BB4L44 # BB4_reg[5] & !V1L76;
BB4_reg[4] = DFFEA(BB4_reg[4]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28]
--operation mode is normal

AB2_crc_reg[28]_lut_out = AB2_crc_reg[27] & !V1L96Q;
AB2_crc_reg[28] = DFFEA(AB2_crc_reg[28]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[4]~677
--operation mode is normal

V1L28 = V1L721 & BB4_reg[4] # !V1L721 & AB2L94 & AB2_crc_reg[28];


--EB1_q_b[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[5]_PORT_A_data_in = V1L38;
EB1_q_b[5]_PORT_A_data_in_reg = DFFE(EB1_q_b[5]_PORT_A_data_in, EB1_q_b[5]_clock_0, , , );
EB1_q_b[5]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[5]_PORT_A_address_reg = DFFE(EB1_q_b[5]_PORT_A_address, EB1_q_b[5]_clock_0, , , );
EB1_q_b[5]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[5]_PORT_B_address_reg = DFFE(EB1_q_b[5]_PORT_B_address, EB1_q_b[5]_clock_1, , , );
EB1_q_b[5]_PORT_A_write_enable = V1L111;
EB1_q_b[5]_PORT_A_write_enable_reg = DFFE(EB1_q_b[5]_PORT_A_write_enable, EB1_q_b[5]_clock_0, , , );
EB1_q_b[5]_PORT_B_read_enable = VCC;
EB1_q_b[5]_PORT_B_read_enable_reg = DFFE(EB1_q_b[5]_PORT_B_read_enable, EB1_q_b[5]_clock_1, , , );
EB1_q_b[5]_clock_0 = LB1__clk0;
EB1_q_b[5]_clock_1 = !LB1__clk0;
EB1_q_b[5]_PORT_B_data_out = MEMORY(EB1_q_b[5]_PORT_A_data_in_reg, , EB1_q_b[5]_PORT_A_address_reg, EB1_q_b[5]_PORT_B_address_reg, EB1_q_b[5]_PORT_A_write_enable_reg, EB1_q_b[5]_PORT_B_read_enable_reg, , , EB1_q_b[5]_clock_0, EB1_q_b[5]_clock_1, , , , );
EB1_q_b[5] = EB1_q_b[5]_PORT_B_data_out[0];


--BB5_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[7]
--operation mode is normal

BB5_reg[7]_lut_out = CB1L4Q & EB1_q_b[6] & DB1L07Q # !CB1L4Q & BB5_reg[8];
BB5_reg[7] = DFFEA(BB5_reg[7]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L934 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~98
--operation mode is arithmetic

GB1L934 = CARRY(M11_safe_q[27] & (!GB1L734 # !GB1L55) # !M11_safe_q[27] & !GB1L55 & !GB1L734);


--J42_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]
--operation mode is normal

J42_reg_o[27]_lut_out = W1L66;
J42_reg_o[27] = DFFEA(J42_reg_o[27]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L971 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~105
--operation mode is arithmetic

GB1L971_carry_eqn = GB1L871;
GB1L971 = J42_reg_o[26] $ GB1L971_carry_eqn;

--GB1L081 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~105COUT
--operation mode is arithmetic

GB1L081 = CARRY(J42_reg_o[26] # !GB1L871);


--GB1L205 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~130
--operation mode is arithmetic

GB1L205 = CARRY(M21_safe_q[27] & (!GB1L005 # !GB1L811) # !M21_safe_q[27] & !GB1L811 & !GB1L005);


--GB1L903 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~32
--operation mode is arithmetic

GB1L903 = CARRY(M21_safe_q[25] & (!GB1L703 # !GB1L771) # !M21_safe_q[25] & !GB1L771 & !GB1L703);


--GB1L242 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~137
--operation mode is arithmetic

GB1L242_carry_eqn = GB1L142;
GB1L242 = GB1L611 $ GB1L242_carry_eqn;

--GB1L342 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~137COUT
--operation mode is arithmetic

GB1L342 = CARRY(GB1L611 # !GB1L142);


--GB1L273 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~64
--operation mode is arithmetic

GB1L273 = CARRY(GB1L042 & (!GB1L073 # !M21_safe_q[25]) # !GB1L042 & !M21_safe_q[25] & !GB1L073);


--BB3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[2]
--operation mode is normal

BB3_reg[2]_lut_out = Y1L3Q & lvds_cmd;
BB3_reg[2] = DFFEA(BB3_reg[2]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--BB3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[0]
--operation mode is normal

BB3_reg[0]_lut_out = Y1L3Q & BB3_reg[1];
BB3_reg[0] = DFFEA(BB3_reg[0]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--BB3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[1]
--operation mode is normal

BB3_reg[1]_lut_out = Y1L3Q & BB3_reg[2];
BB3_reg[1] = DFFEA(BB3_reg[1]_lut_out, LB1__clk2, !rst, , !Y1L5Q, , );


--GB1L652Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23
--operation mode is normal

GB1L652Q_lut_out = GB1L625 & GB1L135 & GB1L735 & GB1L315;
GB1L652Q = DFFEA(GB1L652Q_lut_out, LB1__clk0, !rst, , , , );


--GB1L352Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20
--operation mode is normal

GB1L352Q_lut_out = !GB1L115 & (!GB1L552Q # !GB1L635 # !GB1L625);
GB1L352Q = DFFEA(GB1L352Q_lut_out, LB1__clk0, !rst, , , , );


--GB1L215 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~15
--operation mode is normal

GB1L215 = GB1L752Q # !GB1L352Q & (HB1L302 # HB1L802);


--J02_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2]
--operation mode is normal

J02_reg_o[2]_lut_out = BB1_reg[2];
J02_reg_o[2] = DFFEA(J02_reg_o[2]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3]
--operation mode is normal

J41_reg_o[3]_lut_out = U1L661Q & J02_reg_o[3];
J41_reg_o[3] = DFFEA(J41_reg_o[3]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[3]_PORT_A_data_in = W1L24;
S2_q_b[3]_PORT_A_data_in_reg = DFFE(S2_q_b[3]_PORT_A_data_in, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[3]_PORT_A_address_reg = DFFE(S2_q_b[3]_PORT_A_address, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[3]_PORT_B_address_reg = DFFE(S2_q_b[3]_PORT_B_address, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_A_write_enable = H1L5;
S2_q_b[3]_PORT_A_write_enable_reg = DFFE(S2_q_b[3]_PORT_A_write_enable, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_PORT_B_read_enable = VCC;
S2_q_b[3]_PORT_B_read_enable_reg = DFFE(S2_q_b[3]_PORT_B_read_enable, S2_q_b[3]_clock_0, , , );
S2_q_b[3]_clock_0 = LB1__clk1;
S2_q_b[3]_PORT_B_data_out = MEMORY(S2_q_b[3]_PORT_A_data_in_reg, , S2_q_b[3]_PORT_A_address_reg, S2_q_b[3]_PORT_B_address_reg, S2_q_b[3]_PORT_A_write_enable_reg, S2_q_b[3]_PORT_B_read_enable_reg, , , S2_q_b[3]_clock_0, , , , , );
S2_q_b[3] = S2_q_b[3]_PORT_B_data_out[0];


--S4_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[3]_PORT_A_data_in = W1L24;
S4_q_b[3]_PORT_A_data_in_reg = DFFE(S4_q_b[3]_PORT_A_data_in, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[3]_PORT_A_address_reg = DFFE(S4_q_b[3]_PORT_A_address, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[3]_PORT_B_address_reg = DFFE(S4_q_b[3]_PORT_B_address, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_A_write_enable = H1L6;
S4_q_b[3]_PORT_A_write_enable_reg = DFFE(S4_q_b[3]_PORT_A_write_enable, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_PORT_B_read_enable = VCC;
S4_q_b[3]_PORT_B_read_enable_reg = DFFE(S4_q_b[3]_PORT_B_read_enable, S4_q_b[3]_clock_0, , , );
S4_q_b[3]_clock_0 = LB1__clk1;
S4_q_b[3]_PORT_B_data_out = MEMORY(S4_q_b[3]_PORT_A_data_in_reg, , S4_q_b[3]_PORT_A_address_reg, S4_q_b[3]_PORT_B_address_reg, S4_q_b[3]_PORT_A_write_enable_reg, S4_q_b[3]_PORT_B_read_enable_reg, , , S4_q_b[3]_clock_0, , , , , );
S4_q_b[3] = S4_q_b[3]_PORT_B_data_out[0];


--W1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11349
--operation mode is normal

W1L401 = A1L372 & (W1L2 & S2_q_b[3] # !W1L2 & S4_q_b[3]);


--S6_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[3]_PORT_A_data_in = W1L24;
S6_q_b[3]_PORT_A_data_in_reg = DFFE(S6_q_b[3]_PORT_A_data_in, S6_q_b[3]_clock_0, , , );
S6_q_b[3]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[3]_PORT_A_address_reg = DFFE(S6_q_b[3]_PORT_A_address, S6_q_b[3]_clock_0, , , );
S6_q_b[3]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[3]_PORT_B_address_reg = DFFE(S6_q_b[3]_PORT_B_address, S6_q_b[3]_clock_0, , , );
S6_q_b[3]_PORT_A_write_enable = H1L8;
S6_q_b[3]_PORT_A_write_enable_reg = DFFE(S6_q_b[3]_PORT_A_write_enable, S6_q_b[3]_clock_0, , , );
S6_q_b[3]_PORT_B_read_enable = VCC;
S6_q_b[3]_PORT_B_read_enable_reg = DFFE(S6_q_b[3]_PORT_B_read_enable, S6_q_b[3]_clock_0, , , );
S6_q_b[3]_clock_0 = LB1__clk1;
S6_q_b[3]_PORT_B_data_out = MEMORY(S6_q_b[3]_PORT_A_data_in_reg, , S6_q_b[3]_PORT_A_address_reg, S6_q_b[3]_PORT_B_address_reg, S6_q_b[3]_PORT_A_write_enable_reg, S6_q_b[3]_PORT_B_read_enable_reg, , , S6_q_b[3]_clock_0, , , , , );
S6_q_b[3] = S6_q_b[3]_PORT_B_data_out[0];


--J21_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[3]
--operation mode is normal

J21_reg_o[3]_lut_out = W1L24;
J21_reg_o[3] = DFFEA(J21_reg_o[3]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11350
--operation mode is normal

W1L501 = S6_q_b[3] & (A1L952 # A1L852 & J21_reg_o[3]) # !S6_q_b[3] & A1L852 & J21_reg_o[3];


--W1L601 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11351
--operation mode is normal

W1L601 = H1L7 & !W1L87 & (W1L401 # W1L501);


--HB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4530
--operation mode is normal

HB1L91 = J62_reg_o[3] & (A1L662 # HB1_row_length_data[3] & A1L062) # !J62_reg_o[3] & HB1_row_length_data[3] & A1L062;


--J72_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3]
--operation mode is normal

J72_reg_o[3]_lut_out = W1L24;
J72_reg_o[3] = DFFEA(J72_reg_o[3]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4531
--operation mode is normal

HB1L02 = A1L762 & (HB1_init_window_req_data[3] # A1L262 & J72_reg_o[3]) # !A1L762 & A1L262 & J72_reg_o[3];


--J82_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3]
--operation mode is normal

J82_reg_o[3]_lut_out = W1L24;
J82_reg_o[3] = DFFEA(J82_reg_o[3]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3]
--operation mode is normal

J52_reg_o[3]_lut_out = W1L24;
J52_reg_o[3] = DFFEA(J52_reg_o[3]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4532
--operation mode is normal

HB1L12 = A1L462 & (J52_reg_o[3] # A1L362 & J82_reg_o[3]) # !A1L462 & A1L362 & J82_reg_o[3];


--J42_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3]
--operation mode is normal

J42_reg_o[3]_lut_out = W1L24;
J42_reg_o[3] = DFFEA(J42_reg_o[3]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4533
--operation mode is normal

HB1L22 = A1L562 & (J42_reg_o[3] # A1L162 & !HB1_num_rows_data[3]) # !A1L562 & A1L162 & !HB1_num_rows_data[3];


--HB1L32 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4534
--operation mode is normal

HB1L32 = HB1L91 # HB1L02 # HB1L12 # HB1L22;


--W1L701 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11352
--operation mode is normal

W1L701 = W1L601 # W1L29 & HB1L32;


--J61_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4]
--operation mode is normal

J61_reg_o[4]_lut_out = J41_reg_o[4];
J61_reg_o[4] = DFFEA(J61_reg_o[4]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[4]_PORT_A_data_in = W1L111;
X2_q_b[4]_PORT_A_data_in_reg = DFFE(X2_q_b[4]_PORT_A_data_in, X2_q_b[4]_clock_0, , , );
X2_q_b[4]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[4]_PORT_A_address_reg = DFFE(X2_q_b[4]_PORT_A_address, X2_q_b[4]_clock_0, , , );
X2_q_b[4]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[4]_PORT_B_address_reg = DFFE(X2_q_b[4]_PORT_B_address, X2_q_b[4]_clock_1, , , );
X2_q_b[4]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[4]_PORT_A_write_enable_reg = DFFE(X2_q_b[4]_PORT_A_write_enable, X2_q_b[4]_clock_0, , , );
X2_q_b[4]_PORT_B_read_enable = VCC;
X2_q_b[4]_PORT_B_read_enable_reg = DFFE(X2_q_b[4]_PORT_B_read_enable, X2_q_b[4]_clock_1, , , );
X2_q_b[4]_clock_0 = LB1__clk0;
X2_q_b[4]_clock_1 = !LB1__clk0;
X2_q_b[4]_PORT_B_data_out = MEMORY(X2_q_b[4]_PORT_A_data_in_reg, , X2_q_b[4]_PORT_A_address_reg, X2_q_b[4]_PORT_B_address_reg, X2_q_b[4]_PORT_A_write_enable_reg, X2_q_b[4]_PORT_B_read_enable_reg, , , X2_q_b[4]_clock_0, X2_q_b[4]_clock_1, , , , );
X2_q_b[4] = X2_q_b[4]_PORT_B_data_out[0];


--BB4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6026
--operation mode is normal

BB4L34 = BB4L43 & (V1L26 & J61_reg_o[4] # !V1L26 & X2_q_b[4]);


--BB4L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027
--operation mode is normal

BB4L44 = V1L26 & V1L76 & V1L36 & J51_reg_o[4];


--BB4_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5]
--operation mode is normal

BB4_reg[5]_lut_out = BB4L54 # BB4L64 # BB4_reg[6] & !V1L76;
BB4_reg[5] = DFFEA(BB4_reg[5]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27]
--operation mode is normal

AB2_crc_reg[27]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[26]);
AB2_crc_reg[27] = DFFEA(AB2_crc_reg[27]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[5]~678
--operation mode is normal

V1L38 = V1L721 & BB4_reg[5] # !V1L721 & AB2L94 & AB2_crc_reg[27];


--EB1_q_b[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[6]_PORT_A_data_in = V1L48;
EB1_q_b[6]_PORT_A_data_in_reg = DFFE(EB1_q_b[6]_PORT_A_data_in, EB1_q_b[6]_clock_0, , , );
EB1_q_b[6]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[6]_PORT_A_address_reg = DFFE(EB1_q_b[6]_PORT_A_address, EB1_q_b[6]_clock_0, , , );
EB1_q_b[6]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[6]_PORT_B_address_reg = DFFE(EB1_q_b[6]_PORT_B_address, EB1_q_b[6]_clock_1, , , );
EB1_q_b[6]_PORT_A_write_enable = V1L111;
EB1_q_b[6]_PORT_A_write_enable_reg = DFFE(EB1_q_b[6]_PORT_A_write_enable, EB1_q_b[6]_clock_0, , , );
EB1_q_b[6]_PORT_B_read_enable = VCC;
EB1_q_b[6]_PORT_B_read_enable_reg = DFFE(EB1_q_b[6]_PORT_B_read_enable, EB1_q_b[6]_clock_1, , , );
EB1_q_b[6]_clock_0 = LB1__clk0;
EB1_q_b[6]_clock_1 = !LB1__clk0;
EB1_q_b[6]_PORT_B_data_out = MEMORY(EB1_q_b[6]_PORT_A_data_in_reg, , EB1_q_b[6]_PORT_A_address_reg, EB1_q_b[6]_PORT_B_address_reg, EB1_q_b[6]_PORT_A_write_enable_reg, EB1_q_b[6]_PORT_B_read_enable_reg, , , EB1_q_b[6]_clock_0, EB1_q_b[6]_clock_1, , , , );
EB1_q_b[6] = EB1_q_b[6]_PORT_B_data_out[0];


--BB5_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[8]
--operation mode is normal

BB5_reg[8]_lut_out = CB1L4Q & EB1_q_b[7] & DB1L07Q # !CB1L4Q & BB5_reg[9];
BB5_reg[8] = DFFEA(BB5_reg[8]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L734 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~97
--operation mode is arithmetic

GB1L734 = CARRY(M11_safe_q[26] & GB1L35 & !GB1L534 # !M11_safe_q[26] & (GB1L35 # !GB1L534));


--J42_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26]
--operation mode is normal

J42_reg_o[26]_lut_out = W1L56;
J42_reg_o[26] = DFFEA(J42_reg_o[26]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L771 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~104
--operation mode is arithmetic

GB1L771_carry_eqn = GB1L671;
GB1L771 = J42_reg_o[25] $ !GB1L771_carry_eqn;

--GB1L871 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~104COUT
--operation mode is arithmetic

GB1L871 = CARRY(!J42_reg_o[25] & !GB1L671);


--GB1L005 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~129
--operation mode is arithmetic

GB1L005 = CARRY(M21_safe_q[26] & GB1L611 & !GB1L894 # !M21_safe_q[26] & (GB1L611 # !GB1L894));


--GB1L703 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~31
--operation mode is arithmetic

GB1L703 = CARRY(M21_safe_q[24] & GB1L571 & !GB1L503 # !M21_safe_q[24] & (GB1L571 # !GB1L503));


--GB1L042 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~136
--operation mode is arithmetic

GB1L042_carry_eqn = GB1L932;
GB1L042 = GB1L411 $ !GB1L042_carry_eqn;

--GB1L142 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~136COUT
--operation mode is arithmetic

GB1L142 = CARRY(!GB1L411 & !GB1L932);


--GB1L073 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~63
--operation mode is arithmetic

GB1L073 = CARRY(GB1L832 & M21_safe_q[24] & !GB1L863 # !GB1L832 & (M21_safe_q[24] # !GB1L863));


--GB1L315 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~11
--operation mode is normal

GB1L315 = !GB1L352Q & (HB1L302 # HB1L802);


--GB1L115 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_off~2
--operation mode is normal

GB1L115 = !HB1L302 & !HB1L802 & !GB1L352Q;


--GB1L552Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22
--operation mode is normal

GB1L552Q_lut_out = GB1L452Q # GB1L552Q & (!GB1L635 # !GB1L625);
GB1L552Q = DFFEA(GB1L552Q_lut_out, LB1__clk0, !rst, , , , );


--J02_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3]
--operation mode is normal

J02_reg_o[3]_lut_out = BB1_reg[3];
J02_reg_o[3] = DFFEA(J02_reg_o[3]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4]
--operation mode is normal

J41_reg_o[4]_lut_out = U1L661Q & J02_reg_o[4];
J41_reg_o[4] = DFFEA(J41_reg_o[4]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[4]_PORT_A_data_in = W1L34;
S2_q_b[4]_PORT_A_data_in_reg = DFFE(S2_q_b[4]_PORT_A_data_in, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[4]_PORT_A_address_reg = DFFE(S2_q_b[4]_PORT_A_address, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[4]_PORT_B_address_reg = DFFE(S2_q_b[4]_PORT_B_address, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_A_write_enable = H1L5;
S2_q_b[4]_PORT_A_write_enable_reg = DFFE(S2_q_b[4]_PORT_A_write_enable, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_PORT_B_read_enable = VCC;
S2_q_b[4]_PORT_B_read_enable_reg = DFFE(S2_q_b[4]_PORT_B_read_enable, S2_q_b[4]_clock_0, , , );
S2_q_b[4]_clock_0 = LB1__clk1;
S2_q_b[4]_PORT_B_data_out = MEMORY(S2_q_b[4]_PORT_A_data_in_reg, , S2_q_b[4]_PORT_A_address_reg, S2_q_b[4]_PORT_B_address_reg, S2_q_b[4]_PORT_A_write_enable_reg, S2_q_b[4]_PORT_B_read_enable_reg, , , S2_q_b[4]_clock_0, , , , , );
S2_q_b[4] = S2_q_b[4]_PORT_B_data_out[0];


--S4_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[4]_PORT_A_data_in = W1L34;
S4_q_b[4]_PORT_A_data_in_reg = DFFE(S4_q_b[4]_PORT_A_data_in, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[4]_PORT_A_address_reg = DFFE(S4_q_b[4]_PORT_A_address, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[4]_PORT_B_address_reg = DFFE(S4_q_b[4]_PORT_B_address, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_A_write_enable = H1L6;
S4_q_b[4]_PORT_A_write_enable_reg = DFFE(S4_q_b[4]_PORT_A_write_enable, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_PORT_B_read_enable = VCC;
S4_q_b[4]_PORT_B_read_enable_reg = DFFE(S4_q_b[4]_PORT_B_read_enable, S4_q_b[4]_clock_0, , , );
S4_q_b[4]_clock_0 = LB1__clk1;
S4_q_b[4]_PORT_B_data_out = MEMORY(S4_q_b[4]_PORT_A_data_in_reg, , S4_q_b[4]_PORT_A_address_reg, S4_q_b[4]_PORT_B_address_reg, S4_q_b[4]_PORT_A_write_enable_reg, S4_q_b[4]_PORT_B_read_enable_reg, , , S4_q_b[4]_clock_0, , , , , );
S4_q_b[4] = S4_q_b[4]_PORT_B_data_out[0];


--W1L801 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11353
--operation mode is normal

W1L801 = A1L372 & (W1L2 & S2_q_b[4] # !W1L2 & S4_q_b[4]);


--S6_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[4]_PORT_A_data_in = W1L34;
S6_q_b[4]_PORT_A_data_in_reg = DFFE(S6_q_b[4]_PORT_A_data_in, S6_q_b[4]_clock_0, , , );
S6_q_b[4]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[4]_PORT_A_address_reg = DFFE(S6_q_b[4]_PORT_A_address, S6_q_b[4]_clock_0, , , );
S6_q_b[4]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[4]_PORT_B_address_reg = DFFE(S6_q_b[4]_PORT_B_address, S6_q_b[4]_clock_0, , , );
S6_q_b[4]_PORT_A_write_enable = H1L8;
S6_q_b[4]_PORT_A_write_enable_reg = DFFE(S6_q_b[4]_PORT_A_write_enable, S6_q_b[4]_clock_0, , , );
S6_q_b[4]_PORT_B_read_enable = VCC;
S6_q_b[4]_PORT_B_read_enable_reg = DFFE(S6_q_b[4]_PORT_B_read_enable, S6_q_b[4]_clock_0, , , );
S6_q_b[4]_clock_0 = LB1__clk1;
S6_q_b[4]_PORT_B_data_out = MEMORY(S6_q_b[4]_PORT_A_data_in_reg, , S6_q_b[4]_PORT_A_address_reg, S6_q_b[4]_PORT_B_address_reg, S6_q_b[4]_PORT_A_write_enable_reg, S6_q_b[4]_PORT_B_read_enable_reg, , , S6_q_b[4]_clock_0, , , , , );
S6_q_b[4] = S6_q_b[4]_PORT_B_data_out[0];


--J21_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[4]
--operation mode is normal

J21_reg_o[4]_lut_out = W1L34;
J21_reg_o[4] = DFFEA(J21_reg_o[4]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11354
--operation mode is normal

W1L901 = S6_q_b[4] & (A1L952 # A1L852 & J21_reg_o[4]) # !S6_q_b[4] & A1L852 & J21_reg_o[4];


--W1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11355
--operation mode is normal

W1L011 = H1L7 & !W1L87 & (W1L801 # W1L901);


--HB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4535
--operation mode is normal

HB1L42 = J62_reg_o[4] & (A1L662 # HB1_row_length_data[4] & A1L062) # !J62_reg_o[4] & HB1_row_length_data[4] & A1L062;


--J72_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4]
--operation mode is normal

J72_reg_o[4]_lut_out = W1L34;
J72_reg_o[4] = DFFEA(J72_reg_o[4]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4536
--operation mode is normal

HB1L52 = A1L762 & (HB1_init_window_req_data[4] # A1L262 & J72_reg_o[4]) # !A1L762 & A1L262 & J72_reg_o[4];


--J82_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]
--operation mode is normal

J82_reg_o[4]_lut_out = W1L34;
J82_reg_o[4] = DFFEA(J82_reg_o[4]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4]
--operation mode is normal

J52_reg_o[4]_lut_out = W1L34;
J52_reg_o[4] = DFFEA(J52_reg_o[4]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4537
--operation mode is normal

HB1L62 = A1L462 & (J52_reg_o[4] # A1L362 & J82_reg_o[4]) # !A1L462 & A1L362 & J82_reg_o[4];


--J42_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4]
--operation mode is normal

J42_reg_o[4]_lut_out = W1L34;
J42_reg_o[4] = DFFEA(J42_reg_o[4]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4538
--operation mode is normal

HB1L72 = A1L562 & (J42_reg_o[4] # A1L162 & HB1_num_rows_data[4]) # !A1L562 & A1L162 & HB1_num_rows_data[4];


--HB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4539
--operation mode is normal

HB1L82 = HB1L42 # HB1L52 # HB1L62 # HB1L72;


--W1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11356
--operation mode is normal

W1L111 = W1L011 # W1L29 & HB1L82;


--J61_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5]
--operation mode is normal

J61_reg_o[5]_lut_out = J41_reg_o[5];
J61_reg_o[5] = DFFEA(J61_reg_o[5]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[5]_PORT_A_data_in = W1L511;
X2_q_b[5]_PORT_A_data_in_reg = DFFE(X2_q_b[5]_PORT_A_data_in, X2_q_b[5]_clock_0, , , );
X2_q_b[5]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[5]_PORT_A_address_reg = DFFE(X2_q_b[5]_PORT_A_address, X2_q_b[5]_clock_0, , , );
X2_q_b[5]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[5]_PORT_B_address_reg = DFFE(X2_q_b[5]_PORT_B_address, X2_q_b[5]_clock_1, , , );
X2_q_b[5]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[5]_PORT_A_write_enable_reg = DFFE(X2_q_b[5]_PORT_A_write_enable, X2_q_b[5]_clock_0, , , );
X2_q_b[5]_PORT_B_read_enable = VCC;
X2_q_b[5]_PORT_B_read_enable_reg = DFFE(X2_q_b[5]_PORT_B_read_enable, X2_q_b[5]_clock_1, , , );
X2_q_b[5]_clock_0 = LB1__clk0;
X2_q_b[5]_clock_1 = !LB1__clk0;
X2_q_b[5]_PORT_B_data_out = MEMORY(X2_q_b[5]_PORT_A_data_in_reg, , X2_q_b[5]_PORT_A_address_reg, X2_q_b[5]_PORT_B_address_reg, X2_q_b[5]_PORT_A_write_enable_reg, X2_q_b[5]_PORT_B_read_enable_reg, , , X2_q_b[5]_clock_0, X2_q_b[5]_clock_1, , , , );
X2_q_b[5] = X2_q_b[5]_PORT_B_data_out[0];


--BB4L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6029
--operation mode is normal

BB4L54 = BB4L43 & (V1L26 & J61_reg_o[5] # !V1L26 & X2_q_b[5]);


--BB4L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030
--operation mode is normal

BB4L64 = V1L26 & V1L76 & V1L36 & J51_reg_o[5];


--BB4_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6]
--operation mode is normal

BB4_reg[6]_lut_out = BB4L74 # BB4L84 # BB4_reg[7] & !V1L76;
BB4_reg[6] = DFFEA(BB4_reg[6]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26]
--operation mode is normal

AB2_crc_reg[26]_lut_out = AB2_crc_reg[25] & !V1L96Q;
AB2_crc_reg[26] = DFFEA(AB2_crc_reg[26]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[6]~679
--operation mode is normal

V1L48 = V1L721 & BB4_reg[6] # !V1L721 & AB2L94 & AB2_crc_reg[26];


--EB1_q_b[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[7]_PORT_A_data_in = V1L58;
EB1_q_b[7]_PORT_A_data_in_reg = DFFE(EB1_q_b[7]_PORT_A_data_in, EB1_q_b[7]_clock_0, , , );
EB1_q_b[7]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[7]_PORT_A_address_reg = DFFE(EB1_q_b[7]_PORT_A_address, EB1_q_b[7]_clock_0, , , );
EB1_q_b[7]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[7]_PORT_B_address_reg = DFFE(EB1_q_b[7]_PORT_B_address, EB1_q_b[7]_clock_1, , , );
EB1_q_b[7]_PORT_A_write_enable = V1L111;
EB1_q_b[7]_PORT_A_write_enable_reg = DFFE(EB1_q_b[7]_PORT_A_write_enable, EB1_q_b[7]_clock_0, , , );
EB1_q_b[7]_PORT_B_read_enable = VCC;
EB1_q_b[7]_PORT_B_read_enable_reg = DFFE(EB1_q_b[7]_PORT_B_read_enable, EB1_q_b[7]_clock_1, , , );
EB1_q_b[7]_clock_0 = LB1__clk0;
EB1_q_b[7]_clock_1 = !LB1__clk0;
EB1_q_b[7]_PORT_B_data_out = MEMORY(EB1_q_b[7]_PORT_A_data_in_reg, , EB1_q_b[7]_PORT_A_address_reg, EB1_q_b[7]_PORT_B_address_reg, EB1_q_b[7]_PORT_A_write_enable_reg, EB1_q_b[7]_PORT_B_read_enable_reg, , , EB1_q_b[7]_clock_0, EB1_q_b[7]_clock_1, , , , );
EB1_q_b[7] = EB1_q_b[7]_PORT_B_data_out[0];


--BB5_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[9]
--operation mode is normal

BB5_reg[9]_lut_out = CB1L4Q & EB1_q_b[8] & DB1L07Q # !CB1L4Q & BB5_reg[10];
BB5_reg[9] = DFFEA(BB5_reg[9]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L534 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~96
--operation mode is arithmetic

GB1L534 = CARRY(M11_safe_q[25] & (!GB1L334 # !GB1L15) # !M11_safe_q[25] & !GB1L15 & !GB1L334);


--J42_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]
--operation mode is normal

J42_reg_o[25]_lut_out = W1L46;
J42_reg_o[25] = DFFEA(J42_reg_o[25]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L571 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~103
--operation mode is arithmetic

GB1L571_carry_eqn = GB1L471;
GB1L571 = J42_reg_o[24] $ GB1L571_carry_eqn;

--GB1L671 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~103COUT
--operation mode is arithmetic

GB1L671 = CARRY(J42_reg_o[24] # !GB1L471);


--GB1L894 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~128
--operation mode is arithmetic

GB1L894 = CARRY(M21_safe_q[25] & (!GB1L694 # !GB1L411) # !M21_safe_q[25] & !GB1L411 & !GB1L694);


--GB1L503 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~30
--operation mode is arithmetic

GB1L503 = CARRY(M21_safe_q[23] & (!GB1L303 # !GB1L371) # !M21_safe_q[23] & !GB1L371 & !GB1L303);


--GB1L832 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~135
--operation mode is arithmetic

GB1L832_carry_eqn = GB1L732;
GB1L832 = GB1L211 $ GB1L832_carry_eqn;

--GB1L932 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~135COUT
--operation mode is arithmetic

GB1L932 = CARRY(GB1L211 # !GB1L732);


--GB1L863 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~62
--operation mode is arithmetic

GB1L863 = CARRY(GB1L632 & (!GB1L663 # !M21_safe_q[23]) # !GB1L632 & !M21_safe_q[23] & !GB1L663);


--J02_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4]
--operation mode is normal

J02_reg_o[4]_lut_out = BB1_reg[4];
J02_reg_o[4] = DFFEA(J02_reg_o[4]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5]
--operation mode is normal

J41_reg_o[5]_lut_out = U1L661Q & J02_reg_o[5];
J41_reg_o[5] = DFFEA(J41_reg_o[5]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[5]_PORT_A_data_in = W1L44;
S2_q_b[5]_PORT_A_data_in_reg = DFFE(S2_q_b[5]_PORT_A_data_in, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[5]_PORT_A_address_reg = DFFE(S2_q_b[5]_PORT_A_address, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[5]_PORT_B_address_reg = DFFE(S2_q_b[5]_PORT_B_address, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_A_write_enable = H1L5;
S2_q_b[5]_PORT_A_write_enable_reg = DFFE(S2_q_b[5]_PORT_A_write_enable, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_PORT_B_read_enable = VCC;
S2_q_b[5]_PORT_B_read_enable_reg = DFFE(S2_q_b[5]_PORT_B_read_enable, S2_q_b[5]_clock_0, , , );
S2_q_b[5]_clock_0 = LB1__clk1;
S2_q_b[5]_PORT_B_data_out = MEMORY(S2_q_b[5]_PORT_A_data_in_reg, , S2_q_b[5]_PORT_A_address_reg, S2_q_b[5]_PORT_B_address_reg, S2_q_b[5]_PORT_A_write_enable_reg, S2_q_b[5]_PORT_B_read_enable_reg, , , S2_q_b[5]_clock_0, , , , , );
S2_q_b[5] = S2_q_b[5]_PORT_B_data_out[0];


--S4_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[5]_PORT_A_data_in = W1L44;
S4_q_b[5]_PORT_A_data_in_reg = DFFE(S4_q_b[5]_PORT_A_data_in, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[5]_PORT_A_address_reg = DFFE(S4_q_b[5]_PORT_A_address, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[5]_PORT_B_address_reg = DFFE(S4_q_b[5]_PORT_B_address, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_A_write_enable = H1L6;
S4_q_b[5]_PORT_A_write_enable_reg = DFFE(S4_q_b[5]_PORT_A_write_enable, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_PORT_B_read_enable = VCC;
S4_q_b[5]_PORT_B_read_enable_reg = DFFE(S4_q_b[5]_PORT_B_read_enable, S4_q_b[5]_clock_0, , , );
S4_q_b[5]_clock_0 = LB1__clk1;
S4_q_b[5]_PORT_B_data_out = MEMORY(S4_q_b[5]_PORT_A_data_in_reg, , S4_q_b[5]_PORT_A_address_reg, S4_q_b[5]_PORT_B_address_reg, S4_q_b[5]_PORT_A_write_enable_reg, S4_q_b[5]_PORT_B_read_enable_reg, , , S4_q_b[5]_clock_0, , , , , );
S4_q_b[5] = S4_q_b[5]_PORT_B_data_out[0];


--W1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11357
--operation mode is normal

W1L211 = A1L372 & (W1L2 & S2_q_b[5] # !W1L2 & S4_q_b[5]);


--S6_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[5]_PORT_A_data_in = W1L44;
S6_q_b[5]_PORT_A_data_in_reg = DFFE(S6_q_b[5]_PORT_A_data_in, S6_q_b[5]_clock_0, , , );
S6_q_b[5]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[5]_PORT_A_address_reg = DFFE(S6_q_b[5]_PORT_A_address, S6_q_b[5]_clock_0, , , );
S6_q_b[5]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[5]_PORT_B_address_reg = DFFE(S6_q_b[5]_PORT_B_address, S6_q_b[5]_clock_0, , , );
S6_q_b[5]_PORT_A_write_enable = H1L8;
S6_q_b[5]_PORT_A_write_enable_reg = DFFE(S6_q_b[5]_PORT_A_write_enable, S6_q_b[5]_clock_0, , , );
S6_q_b[5]_PORT_B_read_enable = VCC;
S6_q_b[5]_PORT_B_read_enable_reg = DFFE(S6_q_b[5]_PORT_B_read_enable, S6_q_b[5]_clock_0, , , );
S6_q_b[5]_clock_0 = LB1__clk1;
S6_q_b[5]_PORT_B_data_out = MEMORY(S6_q_b[5]_PORT_A_data_in_reg, , S6_q_b[5]_PORT_A_address_reg, S6_q_b[5]_PORT_B_address_reg, S6_q_b[5]_PORT_A_write_enable_reg, S6_q_b[5]_PORT_B_read_enable_reg, , , S6_q_b[5]_clock_0, , , , , );
S6_q_b[5] = S6_q_b[5]_PORT_B_data_out[0];


--J21_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[5]
--operation mode is normal

J21_reg_o[5]_lut_out = W1L44;
J21_reg_o[5] = DFFEA(J21_reg_o[5]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11358
--operation mode is normal

W1L311 = S6_q_b[5] & (A1L952 # A1L852 & J21_reg_o[5]) # !S6_q_b[5] & A1L852 & J21_reg_o[5];


--W1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11359
--operation mode is normal

W1L411 = H1L7 & !W1L87 & (W1L211 # W1L311);


--HB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4540
--operation mode is normal

HB1L92 = J62_reg_o[5] & (A1L662 # HB1_row_length_data[5] & A1L062) # !J62_reg_o[5] & HB1_row_length_data[5] & A1L062;


--J72_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5]
--operation mode is normal

J72_reg_o[5]_lut_out = W1L44;
J72_reg_o[5] = DFFEA(J72_reg_o[5]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4541
--operation mode is normal

HB1L03 = A1L762 & (HB1_init_window_req_data[5] # A1L262 & J72_reg_o[5]) # !A1L762 & A1L262 & J72_reg_o[5];


--J82_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5]
--operation mode is normal

J82_reg_o[5]_lut_out = W1L44;
J82_reg_o[5] = DFFEA(J82_reg_o[5]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5]
--operation mode is normal

J52_reg_o[5]_lut_out = W1L44;
J52_reg_o[5] = DFFEA(J52_reg_o[5]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4542
--operation mode is normal

HB1L13 = A1L462 & (J52_reg_o[5] # A1L362 & J82_reg_o[5]) # !A1L462 & A1L362 & J82_reg_o[5];


--J42_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5]
--operation mode is normal

J42_reg_o[5]_lut_out = W1L44;
J42_reg_o[5] = DFFEA(J42_reg_o[5]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4543
--operation mode is normal

HB1L23 = A1L562 & (J42_reg_o[5] # A1L162 & !HB1_num_rows_data[5]) # !A1L562 & A1L162 & !HB1_num_rows_data[5];


--HB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4544
--operation mode is normal

HB1L33 = HB1L92 # HB1L03 # HB1L13 # HB1L23;


--W1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11360
--operation mode is normal

W1L511 = W1L411 # W1L29 & HB1L33;


--J61_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6]
--operation mode is normal

J61_reg_o[6]_lut_out = J41_reg_o[6];
J61_reg_o[6] = DFFEA(J61_reg_o[6]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[6]_PORT_A_data_in = W1L911;
X2_q_b[6]_PORT_A_data_in_reg = DFFE(X2_q_b[6]_PORT_A_data_in, X2_q_b[6]_clock_0, , , );
X2_q_b[6]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[6]_PORT_A_address_reg = DFFE(X2_q_b[6]_PORT_A_address, X2_q_b[6]_clock_0, , , );
X2_q_b[6]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[6]_PORT_B_address_reg = DFFE(X2_q_b[6]_PORT_B_address, X2_q_b[6]_clock_1, , , );
X2_q_b[6]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[6]_PORT_A_write_enable_reg = DFFE(X2_q_b[6]_PORT_A_write_enable, X2_q_b[6]_clock_0, , , );
X2_q_b[6]_PORT_B_read_enable = VCC;
X2_q_b[6]_PORT_B_read_enable_reg = DFFE(X2_q_b[6]_PORT_B_read_enable, X2_q_b[6]_clock_1, , , );
X2_q_b[6]_clock_0 = LB1__clk0;
X2_q_b[6]_clock_1 = !LB1__clk0;
X2_q_b[6]_PORT_B_data_out = MEMORY(X2_q_b[6]_PORT_A_data_in_reg, , X2_q_b[6]_PORT_A_address_reg, X2_q_b[6]_PORT_B_address_reg, X2_q_b[6]_PORT_A_write_enable_reg, X2_q_b[6]_PORT_B_read_enable_reg, , , X2_q_b[6]_clock_0, X2_q_b[6]_clock_1, , , , );
X2_q_b[6] = X2_q_b[6]_PORT_B_data_out[0];


--BB4L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6032
--operation mode is normal

BB4L74 = BB4L43 & (V1L26 & J61_reg_o[6] # !V1L26 & X2_q_b[6]);


--BB4L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033
--operation mode is normal

BB4L84 = V1L26 & V1L76 & V1L36 & J51_reg_o[6];


--BB4_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7]
--operation mode is normal

BB4_reg[7]_lut_out = BB4L94 # BB4L05 # BB4_reg[8] & !V1L76;
BB4_reg[7] = DFFEA(BB4_reg[7]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25]
--operation mode is normal

AB2_crc_reg[25]_lut_out = AB2_crc_reg[24] & !V1L96Q;
AB2_crc_reg[25] = DFFEA(AB2_crc_reg[25]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[7]~680
--operation mode is normal

V1L58 = V1L721 & BB4_reg[7] # !V1L721 & AB2L94 & AB2_crc_reg[25];


--EB1_q_b[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[8]_PORT_A_data_in = V1L68;
EB1_q_b[8]_PORT_A_data_in_reg = DFFE(EB1_q_b[8]_PORT_A_data_in, EB1_q_b[8]_clock_0, , , );
EB1_q_b[8]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[8]_PORT_A_address_reg = DFFE(EB1_q_b[8]_PORT_A_address, EB1_q_b[8]_clock_0, , , );
EB1_q_b[8]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[8]_PORT_B_address_reg = DFFE(EB1_q_b[8]_PORT_B_address, EB1_q_b[8]_clock_1, , , );
EB1_q_b[8]_PORT_A_write_enable = V1L111;
EB1_q_b[8]_PORT_A_write_enable_reg = DFFE(EB1_q_b[8]_PORT_A_write_enable, EB1_q_b[8]_clock_0, , , );
EB1_q_b[8]_PORT_B_read_enable = VCC;
EB1_q_b[8]_PORT_B_read_enable_reg = DFFE(EB1_q_b[8]_PORT_B_read_enable, EB1_q_b[8]_clock_1, , , );
EB1_q_b[8]_clock_0 = LB1__clk0;
EB1_q_b[8]_clock_1 = !LB1__clk0;
EB1_q_b[8]_PORT_B_data_out = MEMORY(EB1_q_b[8]_PORT_A_data_in_reg, , EB1_q_b[8]_PORT_A_address_reg, EB1_q_b[8]_PORT_B_address_reg, EB1_q_b[8]_PORT_A_write_enable_reg, EB1_q_b[8]_PORT_B_read_enable_reg, , , EB1_q_b[8]_clock_0, EB1_q_b[8]_clock_1, , , , );
EB1_q_b[8] = EB1_q_b[8]_PORT_B_data_out[0];


--BB5_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[10]
--operation mode is normal

BB5_reg[10]_lut_out = CB1L4Q & EB1_q_b[9] & DB1L07Q # !CB1L4Q & BB5_reg[11];
BB5_reg[10] = DFFEA(BB5_reg[10]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L334 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~95
--operation mode is arithmetic

GB1L334 = CARRY(M11_safe_q[24] & GB1L94 & !GB1L134 # !M11_safe_q[24] & (GB1L94 # !GB1L134));


--J42_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24]
--operation mode is normal

J42_reg_o[24]_lut_out = W1L36;
J42_reg_o[24] = DFFEA(J42_reg_o[24]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L371 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~102
--operation mode is arithmetic

GB1L371_carry_eqn = GB1L271;
GB1L371 = J42_reg_o[23] $ !GB1L371_carry_eqn;

--GB1L471 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~102COUT
--operation mode is arithmetic

GB1L471 = CARRY(!J42_reg_o[23] & !GB1L271);


--GB1L694 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~127
--operation mode is arithmetic

GB1L694 = CARRY(M21_safe_q[24] & GB1L211 & !GB1L494 # !M21_safe_q[24] & (GB1L211 # !GB1L494));


--GB1L303 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~29
--operation mode is arithmetic

GB1L303 = CARRY(M21_safe_q[22] & GB1L171 & !GB1L103 # !M21_safe_q[22] & (GB1L171 # !GB1L103));


--GB1L632 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~134
--operation mode is arithmetic

GB1L632_carry_eqn = GB1L532;
GB1L632 = GB1L011 $ !GB1L632_carry_eqn;

--GB1L732 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~134COUT
--operation mode is arithmetic

GB1L732 = CARRY(!GB1L011 & !GB1L532);


--GB1L663 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~61
--operation mode is arithmetic

GB1L663 = CARRY(GB1L432 & M21_safe_q[22] & !GB1L463 # !GB1L432 & (M21_safe_q[22] # !GB1L463));


--J02_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5]
--operation mode is normal

J02_reg_o[5]_lut_out = BB1_reg[5];
J02_reg_o[5] = DFFEA(J02_reg_o[5]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6]
--operation mode is normal

J41_reg_o[6]_lut_out = U1L661Q & J02_reg_o[6];
J41_reg_o[6] = DFFEA(J41_reg_o[6]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[6]_PORT_A_data_in = W1L54;
S2_q_b[6]_PORT_A_data_in_reg = DFFE(S2_q_b[6]_PORT_A_data_in, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[6]_PORT_A_address_reg = DFFE(S2_q_b[6]_PORT_A_address, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[6]_PORT_B_address_reg = DFFE(S2_q_b[6]_PORT_B_address, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_A_write_enable = H1L5;
S2_q_b[6]_PORT_A_write_enable_reg = DFFE(S2_q_b[6]_PORT_A_write_enable, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_PORT_B_read_enable = VCC;
S2_q_b[6]_PORT_B_read_enable_reg = DFFE(S2_q_b[6]_PORT_B_read_enable, S2_q_b[6]_clock_0, , , );
S2_q_b[6]_clock_0 = LB1__clk1;
S2_q_b[6]_PORT_B_data_out = MEMORY(S2_q_b[6]_PORT_A_data_in_reg, , S2_q_b[6]_PORT_A_address_reg, S2_q_b[6]_PORT_B_address_reg, S2_q_b[6]_PORT_A_write_enable_reg, S2_q_b[6]_PORT_B_read_enable_reg, , , S2_q_b[6]_clock_0, , , , , );
S2_q_b[6] = S2_q_b[6]_PORT_B_data_out[0];


--S4_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[6]_PORT_A_data_in = W1L54;
S4_q_b[6]_PORT_A_data_in_reg = DFFE(S4_q_b[6]_PORT_A_data_in, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[6]_PORT_A_address_reg = DFFE(S4_q_b[6]_PORT_A_address, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[6]_PORT_B_address_reg = DFFE(S4_q_b[6]_PORT_B_address, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_A_write_enable = H1L6;
S4_q_b[6]_PORT_A_write_enable_reg = DFFE(S4_q_b[6]_PORT_A_write_enable, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_PORT_B_read_enable = VCC;
S4_q_b[6]_PORT_B_read_enable_reg = DFFE(S4_q_b[6]_PORT_B_read_enable, S4_q_b[6]_clock_0, , , );
S4_q_b[6]_clock_0 = LB1__clk1;
S4_q_b[6]_PORT_B_data_out = MEMORY(S4_q_b[6]_PORT_A_data_in_reg, , S4_q_b[6]_PORT_A_address_reg, S4_q_b[6]_PORT_B_address_reg, S4_q_b[6]_PORT_A_write_enable_reg, S4_q_b[6]_PORT_B_read_enable_reg, , , S4_q_b[6]_clock_0, , , , , );
S4_q_b[6] = S4_q_b[6]_PORT_B_data_out[0];


--W1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11361
--operation mode is normal

W1L611 = A1L372 & (W1L2 & S2_q_b[6] # !W1L2 & S4_q_b[6]);


--S6_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[6]_PORT_A_data_in = W1L54;
S6_q_b[6]_PORT_A_data_in_reg = DFFE(S6_q_b[6]_PORT_A_data_in, S6_q_b[6]_clock_0, , , );
S6_q_b[6]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[6]_PORT_A_address_reg = DFFE(S6_q_b[6]_PORT_A_address, S6_q_b[6]_clock_0, , , );
S6_q_b[6]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[6]_PORT_B_address_reg = DFFE(S6_q_b[6]_PORT_B_address, S6_q_b[6]_clock_0, , , );
S6_q_b[6]_PORT_A_write_enable = H1L8;
S6_q_b[6]_PORT_A_write_enable_reg = DFFE(S6_q_b[6]_PORT_A_write_enable, S6_q_b[6]_clock_0, , , );
S6_q_b[6]_PORT_B_read_enable = VCC;
S6_q_b[6]_PORT_B_read_enable_reg = DFFE(S6_q_b[6]_PORT_B_read_enable, S6_q_b[6]_clock_0, , , );
S6_q_b[6]_clock_0 = LB1__clk1;
S6_q_b[6]_PORT_B_data_out = MEMORY(S6_q_b[6]_PORT_A_data_in_reg, , S6_q_b[6]_PORT_A_address_reg, S6_q_b[6]_PORT_B_address_reg, S6_q_b[6]_PORT_A_write_enable_reg, S6_q_b[6]_PORT_B_read_enable_reg, , , S6_q_b[6]_clock_0, , , , , );
S6_q_b[6] = S6_q_b[6]_PORT_B_data_out[0];


--J21_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[6]
--operation mode is normal

J21_reg_o[6]_lut_out = W1L54;
J21_reg_o[6] = DFFEA(J21_reg_o[6]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L711 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11362
--operation mode is normal

W1L711 = S6_q_b[6] & (A1L952 # A1L852 & J21_reg_o[6]) # !S6_q_b[6] & A1L852 & J21_reg_o[6];


--W1L811 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11363
--operation mode is normal

W1L811 = H1L7 & !W1L87 & (W1L611 # W1L711);


--HB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4545
--operation mode is normal

HB1L43 = J62_reg_o[6] & (A1L662 # A1L062 & !HB1_row_length_data[6]) # !J62_reg_o[6] & A1L062 & !HB1_row_length_data[6];


--J72_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6]
--operation mode is normal

J72_reg_o[6]_lut_out = W1L54;
J72_reg_o[6] = DFFEA(J72_reg_o[6]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4546
--operation mode is normal

HB1L53 = A1L762 & (HB1_init_window_req_data[6] # A1L262 & J72_reg_o[6]) # !A1L762 & A1L262 & J72_reg_o[6];


--J82_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]
--operation mode is normal

J82_reg_o[6]_lut_out = W1L54;
J82_reg_o[6] = DFFEA(J82_reg_o[6]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]
--operation mode is normal

J52_reg_o[6]_lut_out = W1L54;
J52_reg_o[6] = DFFEA(J52_reg_o[6]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4547
--operation mode is normal

HB1L63 = A1L462 & (J52_reg_o[6] # A1L362 & J82_reg_o[6]) # !A1L462 & A1L362 & J82_reg_o[6];


--J42_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6]
--operation mode is normal

J42_reg_o[6]_lut_out = W1L54;
J42_reg_o[6] = DFFEA(J42_reg_o[6]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4548
--operation mode is normal

HB1L73 = A1L562 & (J42_reg_o[6] # A1L162 & HB1_num_rows_data[6]) # !A1L562 & A1L162 & HB1_num_rows_data[6];


--HB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4549
--operation mode is normal

HB1L83 = HB1L43 # HB1L53 # HB1L63 # HB1L73;


--W1L911 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11364
--operation mode is normal

W1L911 = W1L811 # W1L29 & HB1L83;


--J61_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7]
--operation mode is normal

J61_reg_o[7]_lut_out = J41_reg_o[7];
J61_reg_o[7] = DFFEA(J61_reg_o[7]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[7]_PORT_A_data_in = W1L321;
X2_q_b[7]_PORT_A_data_in_reg = DFFE(X2_q_b[7]_PORT_A_data_in, X2_q_b[7]_clock_0, , , );
X2_q_b[7]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[7]_PORT_A_address_reg = DFFE(X2_q_b[7]_PORT_A_address, X2_q_b[7]_clock_0, , , );
X2_q_b[7]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[7]_PORT_B_address_reg = DFFE(X2_q_b[7]_PORT_B_address, X2_q_b[7]_clock_1, , , );
X2_q_b[7]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[7]_PORT_A_write_enable_reg = DFFE(X2_q_b[7]_PORT_A_write_enable, X2_q_b[7]_clock_0, , , );
X2_q_b[7]_PORT_B_read_enable = VCC;
X2_q_b[7]_PORT_B_read_enable_reg = DFFE(X2_q_b[7]_PORT_B_read_enable, X2_q_b[7]_clock_1, , , );
X2_q_b[7]_clock_0 = LB1__clk0;
X2_q_b[7]_clock_1 = !LB1__clk0;
X2_q_b[7]_PORT_B_data_out = MEMORY(X2_q_b[7]_PORT_A_data_in_reg, , X2_q_b[7]_PORT_A_address_reg, X2_q_b[7]_PORT_B_address_reg, X2_q_b[7]_PORT_A_write_enable_reg, X2_q_b[7]_PORT_B_read_enable_reg, , , X2_q_b[7]_clock_0, X2_q_b[7]_clock_1, , , , );
X2_q_b[7] = X2_q_b[7]_PORT_B_data_out[0];


--BB4L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6035
--operation mode is normal

BB4L94 = BB4L43 & (V1L26 & J61_reg_o[7] # !V1L26 & X2_q_b[7]);


--BB4L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036
--operation mode is normal

BB4L05 = V1L26 & V1L76 & V1L36 & J51_reg_o[7];


--BB4_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8]
--operation mode is normal

BB4_reg[8]_lut_out = BB4L15 # BB4L25 # BB4_reg[9] & !V1L76;
BB4_reg[8] = DFFEA(BB4_reg[8]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24]
--operation mode is normal

AB2_crc_reg[24]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[23]);
AB2_crc_reg[24] = DFFEA(AB2_crc_reg[24]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[8]~681
--operation mode is normal

V1L68 = V1L721 & BB4_reg[8] # !V1L721 & AB2L94 & AB2_crc_reg[24];


--EB1_q_b[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[9]_PORT_A_data_in = V1L78;
EB1_q_b[9]_PORT_A_data_in_reg = DFFE(EB1_q_b[9]_PORT_A_data_in, EB1_q_b[9]_clock_0, , , );
EB1_q_b[9]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[9]_PORT_A_address_reg = DFFE(EB1_q_b[9]_PORT_A_address, EB1_q_b[9]_clock_0, , , );
EB1_q_b[9]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[9]_PORT_B_address_reg = DFFE(EB1_q_b[9]_PORT_B_address, EB1_q_b[9]_clock_1, , , );
EB1_q_b[9]_PORT_A_write_enable = V1L111;
EB1_q_b[9]_PORT_A_write_enable_reg = DFFE(EB1_q_b[9]_PORT_A_write_enable, EB1_q_b[9]_clock_0, , , );
EB1_q_b[9]_PORT_B_read_enable = VCC;
EB1_q_b[9]_PORT_B_read_enable_reg = DFFE(EB1_q_b[9]_PORT_B_read_enable, EB1_q_b[9]_clock_1, , , );
EB1_q_b[9]_clock_0 = LB1__clk0;
EB1_q_b[9]_clock_1 = !LB1__clk0;
EB1_q_b[9]_PORT_B_data_out = MEMORY(EB1_q_b[9]_PORT_A_data_in_reg, , EB1_q_b[9]_PORT_A_address_reg, EB1_q_b[9]_PORT_B_address_reg, EB1_q_b[9]_PORT_A_write_enable_reg, EB1_q_b[9]_PORT_B_read_enable_reg, , , EB1_q_b[9]_clock_0, EB1_q_b[9]_clock_1, , , , );
EB1_q_b[9] = EB1_q_b[9]_PORT_B_data_out[0];


--BB5_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[11]
--operation mode is normal

BB5_reg[11]_lut_out = CB1L4Q & EB1_q_b[10] & DB1L07Q # !CB1L4Q & BB5_reg[12];
BB5_reg[11] = DFFEA(BB5_reg[11]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L134 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~94
--operation mode is arithmetic

GB1L134 = CARRY(M11_safe_q[23] & (!GB1L924 # !GB1L74) # !M11_safe_q[23] & !GB1L74 & !GB1L924);


--J42_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23]
--operation mode is normal

J42_reg_o[23]_lut_out = W1L26;
J42_reg_o[23] = DFFEA(J42_reg_o[23]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L171 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~101
--operation mode is arithmetic

GB1L171_carry_eqn = GB1L071;
GB1L171 = J42_reg_o[22] $ GB1L171_carry_eqn;

--GB1L271 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~101COUT
--operation mode is arithmetic

GB1L271 = CARRY(J42_reg_o[22] # !GB1L071);


--GB1L494 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~126
--operation mode is arithmetic

GB1L494 = CARRY(M21_safe_q[23] & (!GB1L294 # !GB1L011) # !M21_safe_q[23] & !GB1L011 & !GB1L294);


--GB1L103 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~28
--operation mode is arithmetic

GB1L103 = CARRY(M21_safe_q[21] & (!GB1L992 # !GB1L961) # !M21_safe_q[21] & !GB1L961 & !GB1L992);


--GB1L432 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~133
--operation mode is arithmetic

GB1L432_carry_eqn = GB1L332;
GB1L432 = GB1L801 $ GB1L432_carry_eqn;

--GB1L532 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~133COUT
--operation mode is arithmetic

GB1L532 = CARRY(GB1L801 # !GB1L332);


--GB1L463 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~60
--operation mode is arithmetic

GB1L463 = CARRY(GB1L232 & (!GB1L263 # !M21_safe_q[21]) # !GB1L232 & !M21_safe_q[21] & !GB1L263);


--J02_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6]
--operation mode is normal

J02_reg_o[6]_lut_out = BB1_reg[6];
J02_reg_o[6] = DFFEA(J02_reg_o[6]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7]
--operation mode is normal

J41_reg_o[7]_lut_out = U1L661Q & J02_reg_o[7];
J41_reg_o[7] = DFFEA(J41_reg_o[7]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[7]_PORT_A_data_in = W1L64;
S2_q_b[7]_PORT_A_data_in_reg = DFFE(S2_q_b[7]_PORT_A_data_in, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[7]_PORT_A_address_reg = DFFE(S2_q_b[7]_PORT_A_address, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[7]_PORT_B_address_reg = DFFE(S2_q_b[7]_PORT_B_address, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_A_write_enable = H1L5;
S2_q_b[7]_PORT_A_write_enable_reg = DFFE(S2_q_b[7]_PORT_A_write_enable, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_PORT_B_read_enable = VCC;
S2_q_b[7]_PORT_B_read_enable_reg = DFFE(S2_q_b[7]_PORT_B_read_enable, S2_q_b[7]_clock_0, , , );
S2_q_b[7]_clock_0 = LB1__clk1;
S2_q_b[7]_PORT_B_data_out = MEMORY(S2_q_b[7]_PORT_A_data_in_reg, , S2_q_b[7]_PORT_A_address_reg, S2_q_b[7]_PORT_B_address_reg, S2_q_b[7]_PORT_A_write_enable_reg, S2_q_b[7]_PORT_B_read_enable_reg, , , S2_q_b[7]_clock_0, , , , , );
S2_q_b[7] = S2_q_b[7]_PORT_B_data_out[0];


--S4_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[7]_PORT_A_data_in = W1L64;
S4_q_b[7]_PORT_A_data_in_reg = DFFE(S4_q_b[7]_PORT_A_data_in, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[7]_PORT_A_address_reg = DFFE(S4_q_b[7]_PORT_A_address, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[7]_PORT_B_address_reg = DFFE(S4_q_b[7]_PORT_B_address, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_A_write_enable = H1L6;
S4_q_b[7]_PORT_A_write_enable_reg = DFFE(S4_q_b[7]_PORT_A_write_enable, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_PORT_B_read_enable = VCC;
S4_q_b[7]_PORT_B_read_enable_reg = DFFE(S4_q_b[7]_PORT_B_read_enable, S4_q_b[7]_clock_0, , , );
S4_q_b[7]_clock_0 = LB1__clk1;
S4_q_b[7]_PORT_B_data_out = MEMORY(S4_q_b[7]_PORT_A_data_in_reg, , S4_q_b[7]_PORT_A_address_reg, S4_q_b[7]_PORT_B_address_reg, S4_q_b[7]_PORT_A_write_enable_reg, S4_q_b[7]_PORT_B_read_enable_reg, , , S4_q_b[7]_clock_0, , , , , );
S4_q_b[7] = S4_q_b[7]_PORT_B_data_out[0];


--W1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11365
--operation mode is normal

W1L021 = A1L372 & (W1L2 & S2_q_b[7] # !W1L2 & S4_q_b[7]);


--S6_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[7]_PORT_A_data_in = W1L64;
S6_q_b[7]_PORT_A_data_in_reg = DFFE(S6_q_b[7]_PORT_A_data_in, S6_q_b[7]_clock_0, , , );
S6_q_b[7]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[7]_PORT_A_address_reg = DFFE(S6_q_b[7]_PORT_A_address, S6_q_b[7]_clock_0, , , );
S6_q_b[7]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[7]_PORT_B_address_reg = DFFE(S6_q_b[7]_PORT_B_address, S6_q_b[7]_clock_0, , , );
S6_q_b[7]_PORT_A_write_enable = H1L8;
S6_q_b[7]_PORT_A_write_enable_reg = DFFE(S6_q_b[7]_PORT_A_write_enable, S6_q_b[7]_clock_0, , , );
S6_q_b[7]_PORT_B_read_enable = VCC;
S6_q_b[7]_PORT_B_read_enable_reg = DFFE(S6_q_b[7]_PORT_B_read_enable, S6_q_b[7]_clock_0, , , );
S6_q_b[7]_clock_0 = LB1__clk1;
S6_q_b[7]_PORT_B_data_out = MEMORY(S6_q_b[7]_PORT_A_data_in_reg, , S6_q_b[7]_PORT_A_address_reg, S6_q_b[7]_PORT_B_address_reg, S6_q_b[7]_PORT_A_write_enable_reg, S6_q_b[7]_PORT_B_read_enable_reg, , , S6_q_b[7]_clock_0, , , , , );
S6_q_b[7] = S6_q_b[7]_PORT_B_data_out[0];


--J21_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[7]
--operation mode is normal

J21_reg_o[7]_lut_out = W1L64;
J21_reg_o[7] = DFFEA(J21_reg_o[7]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11366
--operation mode is normal

W1L121 = S6_q_b[7] & (A1L952 # A1L852 & J21_reg_o[7]) # !S6_q_b[7] & A1L852 & J21_reg_o[7];


--W1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11367
--operation mode is normal

W1L221 = H1L7 & !W1L87 & (W1L021 # W1L121);


--HB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4550
--operation mode is normal

HB1L93 = J62_reg_o[7] & (A1L662 # HB1_row_length_data[7] & A1L062) # !J62_reg_o[7] & HB1_row_length_data[7] & A1L062;


--J72_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7]
--operation mode is normal

J72_reg_o[7]_lut_out = W1L64;
J72_reg_o[7] = DFFEA(J72_reg_o[7]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4551
--operation mode is normal

HB1L04 = A1L762 & (HB1_init_window_req_data[7] # A1L262 & J72_reg_o[7]) # !A1L762 & A1L262 & J72_reg_o[7];


--J82_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]
--operation mode is normal

J82_reg_o[7]_lut_out = W1L64;
J82_reg_o[7] = DFFEA(J82_reg_o[7]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7]
--operation mode is normal

J52_reg_o[7]_lut_out = W1L64;
J52_reg_o[7] = DFFEA(J52_reg_o[7]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4552
--operation mode is normal

HB1L14 = A1L462 & (J52_reg_o[7] # A1L362 & J82_reg_o[7]) # !A1L462 & A1L362 & J82_reg_o[7];


--J42_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7]
--operation mode is normal

J42_reg_o[7]_lut_out = W1L64;
J42_reg_o[7] = DFFEA(J42_reg_o[7]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4553
--operation mode is normal

HB1L24 = A1L562 & (J42_reg_o[7] # A1L162 & HB1_num_rows_data[7]) # !A1L562 & A1L162 & HB1_num_rows_data[7];


--HB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4554
--operation mode is normal

HB1L34 = HB1L93 # HB1L04 # HB1L14 # HB1L24;


--W1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11368
--operation mode is normal

W1L321 = W1L221 # W1L29 & HB1L34;


--J61_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8]
--operation mode is normal

J61_reg_o[8]_lut_out = J41_reg_o[8];
J61_reg_o[8] = DFFEA(J61_reg_o[8]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[8]_PORT_A_data_in = W1L721;
X2_q_b[8]_PORT_A_data_in_reg = DFFE(X2_q_b[8]_PORT_A_data_in, X2_q_b[8]_clock_0, , , );
X2_q_b[8]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[8]_PORT_A_address_reg = DFFE(X2_q_b[8]_PORT_A_address, X2_q_b[8]_clock_0, , , );
X2_q_b[8]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[8]_PORT_B_address_reg = DFFE(X2_q_b[8]_PORT_B_address, X2_q_b[8]_clock_1, , , );
X2_q_b[8]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[8]_PORT_A_write_enable_reg = DFFE(X2_q_b[8]_PORT_A_write_enable, X2_q_b[8]_clock_0, , , );
X2_q_b[8]_PORT_B_read_enable = VCC;
X2_q_b[8]_PORT_B_read_enable_reg = DFFE(X2_q_b[8]_PORT_B_read_enable, X2_q_b[8]_clock_1, , , );
X2_q_b[8]_clock_0 = LB1__clk0;
X2_q_b[8]_clock_1 = !LB1__clk0;
X2_q_b[8]_PORT_B_data_out = MEMORY(X2_q_b[8]_PORT_A_data_in_reg, , X2_q_b[8]_PORT_A_address_reg, X2_q_b[8]_PORT_B_address_reg, X2_q_b[8]_PORT_A_write_enable_reg, X2_q_b[8]_PORT_B_read_enable_reg, , , X2_q_b[8]_clock_0, X2_q_b[8]_clock_1, , , , );
X2_q_b[8] = X2_q_b[8]_PORT_B_data_out[0];


--BB4L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6038
--operation mode is normal

BB4L15 = BB4L43 & (V1L26 & J61_reg_o[8] # !V1L26 & X2_q_b[8]);


--BB4L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039
--operation mode is normal

BB4L25 = V1L26 & V1L76 & V1L36 & J51_reg_o[8];


--BB4_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9]
--operation mode is normal

BB4_reg[9]_lut_out = BB4L35 # BB4L45 # BB4_reg[10] & !V1L76;
BB4_reg[9] = DFFEA(BB4_reg[9]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23]
--operation mode is normal

AB2_crc_reg[23]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[22]);
AB2_crc_reg[23] = DFFEA(AB2_crc_reg[23]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[9]~682
--operation mode is normal

V1L78 = V1L721 & BB4_reg[9] # !V1L721 & AB2L94 & AB2_crc_reg[23];


--EB1_q_b[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[10]_PORT_A_data_in = V1L88;
EB1_q_b[10]_PORT_A_data_in_reg = DFFE(EB1_q_b[10]_PORT_A_data_in, EB1_q_b[10]_clock_0, , , );
EB1_q_b[10]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[10]_PORT_A_address_reg = DFFE(EB1_q_b[10]_PORT_A_address, EB1_q_b[10]_clock_0, , , );
EB1_q_b[10]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[10]_PORT_B_address_reg = DFFE(EB1_q_b[10]_PORT_B_address, EB1_q_b[10]_clock_1, , , );
EB1_q_b[10]_PORT_A_write_enable = V1L111;
EB1_q_b[10]_PORT_A_write_enable_reg = DFFE(EB1_q_b[10]_PORT_A_write_enable, EB1_q_b[10]_clock_0, , , );
EB1_q_b[10]_PORT_B_read_enable = VCC;
EB1_q_b[10]_PORT_B_read_enable_reg = DFFE(EB1_q_b[10]_PORT_B_read_enable, EB1_q_b[10]_clock_1, , , );
EB1_q_b[10]_clock_0 = LB1__clk0;
EB1_q_b[10]_clock_1 = !LB1__clk0;
EB1_q_b[10]_PORT_B_data_out = MEMORY(EB1_q_b[10]_PORT_A_data_in_reg, , EB1_q_b[10]_PORT_A_address_reg, EB1_q_b[10]_PORT_B_address_reg, EB1_q_b[10]_PORT_A_write_enable_reg, EB1_q_b[10]_PORT_B_read_enable_reg, , , EB1_q_b[10]_clock_0, EB1_q_b[10]_clock_1, , , , );
EB1_q_b[10] = EB1_q_b[10]_PORT_B_data_out[0];


--BB5_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[12]
--operation mode is normal

BB5_reg[12]_lut_out = CB1L4Q & EB1_q_b[11] & DB1L07Q # !CB1L4Q & BB5_reg[13];
BB5_reg[12] = DFFEA(BB5_reg[12]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L924 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~93
--operation mode is arithmetic

GB1L924 = CARRY(M11_safe_q[22] & GB1L54 & !GB1L724 # !M11_safe_q[22] & (GB1L54 # !GB1L724));


--J42_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22]
--operation mode is normal

J42_reg_o[22]_lut_out = W1L16;
J42_reg_o[22] = DFFEA(J42_reg_o[22]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L961 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~100
--operation mode is arithmetic

GB1L961_carry_eqn = GB1L861;
GB1L961 = J42_reg_o[21] $ !GB1L961_carry_eqn;

--GB1L071 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~100COUT
--operation mode is arithmetic

GB1L071 = CARRY(!J42_reg_o[21] & !GB1L861);


--GB1L294 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~125
--operation mode is arithmetic

GB1L294 = CARRY(M21_safe_q[22] & GB1L801 & !GB1L094 # !M21_safe_q[22] & (GB1L801 # !GB1L094));


--GB1L992 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~27
--operation mode is arithmetic

GB1L992 = CARRY(M21_safe_q[20] & GB1L761 & !GB1L792 # !M21_safe_q[20] & (GB1L761 # !GB1L792));


--GB1L232 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~132
--operation mode is arithmetic

GB1L232_carry_eqn = GB1L132;
GB1L232 = GB1L601 $ !GB1L232_carry_eqn;

--GB1L332 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~132COUT
--operation mode is arithmetic

GB1L332 = CARRY(!GB1L601 & !GB1L132);


--GB1L263 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~59
--operation mode is arithmetic

GB1L263 = CARRY(GB1L032 & M21_safe_q[20] & !GB1L063 # !GB1L032 & (M21_safe_q[20] # !GB1L063));


--J02_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7]
--operation mode is normal

J02_reg_o[7]_lut_out = BB1_reg[7];
J02_reg_o[7] = DFFEA(J02_reg_o[7]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8]
--operation mode is normal

J41_reg_o[8]_lut_out = U1L661Q & J02_reg_o[8];
J41_reg_o[8] = DFFEA(J41_reg_o[8]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[8]_PORT_A_data_in = W1L74;
S2_q_b[8]_PORT_A_data_in_reg = DFFE(S2_q_b[8]_PORT_A_data_in, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[8]_PORT_A_address_reg = DFFE(S2_q_b[8]_PORT_A_address, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[8]_PORT_B_address_reg = DFFE(S2_q_b[8]_PORT_B_address, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_A_write_enable = H1L5;
S2_q_b[8]_PORT_A_write_enable_reg = DFFE(S2_q_b[8]_PORT_A_write_enable, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_PORT_B_read_enable = VCC;
S2_q_b[8]_PORT_B_read_enable_reg = DFFE(S2_q_b[8]_PORT_B_read_enable, S2_q_b[8]_clock_0, , , );
S2_q_b[8]_clock_0 = LB1__clk1;
S2_q_b[8]_PORT_B_data_out = MEMORY(S2_q_b[8]_PORT_A_data_in_reg, , S2_q_b[8]_PORT_A_address_reg, S2_q_b[8]_PORT_B_address_reg, S2_q_b[8]_PORT_A_write_enable_reg, S2_q_b[8]_PORT_B_read_enable_reg, , , S2_q_b[8]_clock_0, , , , , );
S2_q_b[8] = S2_q_b[8]_PORT_B_data_out[0];


--S4_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[8]_PORT_A_data_in = W1L74;
S4_q_b[8]_PORT_A_data_in_reg = DFFE(S4_q_b[8]_PORT_A_data_in, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[8]_PORT_A_address_reg = DFFE(S4_q_b[8]_PORT_A_address, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[8]_PORT_B_address_reg = DFFE(S4_q_b[8]_PORT_B_address, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_A_write_enable = H1L6;
S4_q_b[8]_PORT_A_write_enable_reg = DFFE(S4_q_b[8]_PORT_A_write_enable, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_PORT_B_read_enable = VCC;
S4_q_b[8]_PORT_B_read_enable_reg = DFFE(S4_q_b[8]_PORT_B_read_enable, S4_q_b[8]_clock_0, , , );
S4_q_b[8]_clock_0 = LB1__clk1;
S4_q_b[8]_PORT_B_data_out = MEMORY(S4_q_b[8]_PORT_A_data_in_reg, , S4_q_b[8]_PORT_A_address_reg, S4_q_b[8]_PORT_B_address_reg, S4_q_b[8]_PORT_A_write_enable_reg, S4_q_b[8]_PORT_B_read_enable_reg, , , S4_q_b[8]_clock_0, , , , , );
S4_q_b[8] = S4_q_b[8]_PORT_B_data_out[0];


--W1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11369
--operation mode is normal

W1L421 = A1L372 & (W1L2 & S2_q_b[8] # !W1L2 & S4_q_b[8]);


--S6_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[8]_PORT_A_data_in = W1L74;
S6_q_b[8]_PORT_A_data_in_reg = DFFE(S6_q_b[8]_PORT_A_data_in, S6_q_b[8]_clock_0, , , );
S6_q_b[8]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[8]_PORT_A_address_reg = DFFE(S6_q_b[8]_PORT_A_address, S6_q_b[8]_clock_0, , , );
S6_q_b[8]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[8]_PORT_B_address_reg = DFFE(S6_q_b[8]_PORT_B_address, S6_q_b[8]_clock_0, , , );
S6_q_b[8]_PORT_A_write_enable = H1L8;
S6_q_b[8]_PORT_A_write_enable_reg = DFFE(S6_q_b[8]_PORT_A_write_enable, S6_q_b[8]_clock_0, , , );
S6_q_b[8]_PORT_B_read_enable = VCC;
S6_q_b[8]_PORT_B_read_enable_reg = DFFE(S6_q_b[8]_PORT_B_read_enable, S6_q_b[8]_clock_0, , , );
S6_q_b[8]_clock_0 = LB1__clk1;
S6_q_b[8]_PORT_B_data_out = MEMORY(S6_q_b[8]_PORT_A_data_in_reg, , S6_q_b[8]_PORT_A_address_reg, S6_q_b[8]_PORT_B_address_reg, S6_q_b[8]_PORT_A_write_enable_reg, S6_q_b[8]_PORT_B_read_enable_reg, , , S6_q_b[8]_clock_0, , , , , );
S6_q_b[8] = S6_q_b[8]_PORT_B_data_out[0];


--J21_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[8]
--operation mode is normal

J21_reg_o[8]_lut_out = W1L74;
J21_reg_o[8] = DFFEA(J21_reg_o[8]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11370
--operation mode is normal

W1L521 = S6_q_b[8] & (A1L952 # A1L852 & J21_reg_o[8]) # !S6_q_b[8] & A1L852 & J21_reg_o[8];


--W1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11371
--operation mode is normal

W1L621 = H1L7 & !W1L87 & (W1L421 # W1L521);


--HB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4555
--operation mode is normal

HB1L44 = J62_reg_o[8] & (A1L662 # HB1_row_length_data[8] & A1L062) # !J62_reg_o[8] & HB1_row_length_data[8] & A1L062;


--J72_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]
--operation mode is normal

J72_reg_o[8]_lut_out = W1L74;
J72_reg_o[8] = DFFEA(J72_reg_o[8]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4556
--operation mode is normal

HB1L54 = A1L762 & (HB1_init_window_req_data[8] # A1L262 & J72_reg_o[8]) # !A1L762 & A1L262 & J72_reg_o[8];


--J82_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]
--operation mode is normal

J82_reg_o[8]_lut_out = W1L74;
J82_reg_o[8] = DFFEA(J82_reg_o[8]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]
--operation mode is normal

J52_reg_o[8]_lut_out = W1L74;
J52_reg_o[8] = DFFEA(J52_reg_o[8]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4557
--operation mode is normal

HB1L64 = A1L462 & (J52_reg_o[8] # A1L362 & J82_reg_o[8]) # !A1L462 & A1L362 & J82_reg_o[8];


--J42_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8]
--operation mode is normal

J42_reg_o[8]_lut_out = W1L74;
J42_reg_o[8] = DFFEA(J42_reg_o[8]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4558
--operation mode is normal

HB1L74 = A1L562 & (J42_reg_o[8] # A1L162 & HB1_num_rows_data[8]) # !A1L562 & A1L162 & HB1_num_rows_data[8];


--HB1L84 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4559
--operation mode is normal

HB1L84 = HB1L44 # HB1L54 # HB1L64 # HB1L74;


--W1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11372
--operation mode is normal

W1L721 = W1L621 # W1L29 & HB1L84;


--J61_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9]
--operation mode is normal

J61_reg_o[9]_lut_out = J41_reg_o[9];
J61_reg_o[9] = DFFEA(J61_reg_o[9]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[9]_PORT_A_data_in = W1L131;
X2_q_b[9]_PORT_A_data_in_reg = DFFE(X2_q_b[9]_PORT_A_data_in, X2_q_b[9]_clock_0, , , );
X2_q_b[9]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[9]_PORT_A_address_reg = DFFE(X2_q_b[9]_PORT_A_address, X2_q_b[9]_clock_0, , , );
X2_q_b[9]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[9]_PORT_B_address_reg = DFFE(X2_q_b[9]_PORT_B_address, X2_q_b[9]_clock_1, , , );
X2_q_b[9]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[9]_PORT_A_write_enable_reg = DFFE(X2_q_b[9]_PORT_A_write_enable, X2_q_b[9]_clock_0, , , );
X2_q_b[9]_PORT_B_read_enable = VCC;
X2_q_b[9]_PORT_B_read_enable_reg = DFFE(X2_q_b[9]_PORT_B_read_enable, X2_q_b[9]_clock_1, , , );
X2_q_b[9]_clock_0 = LB1__clk0;
X2_q_b[9]_clock_1 = !LB1__clk0;
X2_q_b[9]_PORT_B_data_out = MEMORY(X2_q_b[9]_PORT_A_data_in_reg, , X2_q_b[9]_PORT_A_address_reg, X2_q_b[9]_PORT_B_address_reg, X2_q_b[9]_PORT_A_write_enable_reg, X2_q_b[9]_PORT_B_read_enable_reg, , , X2_q_b[9]_clock_0, X2_q_b[9]_clock_1, , , , );
X2_q_b[9] = X2_q_b[9]_PORT_B_data_out[0];


--BB4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6041
--operation mode is normal

BB4L35 = BB4L43 & (V1L26 & J61_reg_o[9] # !V1L26 & X2_q_b[9]);


--BB4L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042
--operation mode is normal

BB4L45 = V1L26 & V1L76 & V1L36 & J51_reg_o[9];


--BB4_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10]
--operation mode is normal

BB4_reg[10]_lut_out = BB4L55 # BB4L65 # BB4_reg[11] & !V1L76;
BB4_reg[10] = DFFEA(BB4_reg[10]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22]
--operation mode is normal

AB2_crc_reg[22]_lut_out = AB2_crc_reg[21] & !V1L96Q;
AB2_crc_reg[22] = DFFEA(AB2_crc_reg[22]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[10]~683
--operation mode is normal

V1L88 = V1L721 & BB4_reg[10] # !V1L721 & AB2L94 & AB2_crc_reg[22];


--EB1_q_b[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[11]_PORT_A_data_in = V1L98;
EB1_q_b[11]_PORT_A_data_in_reg = DFFE(EB1_q_b[11]_PORT_A_data_in, EB1_q_b[11]_clock_0, , , );
EB1_q_b[11]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[11]_PORT_A_address_reg = DFFE(EB1_q_b[11]_PORT_A_address, EB1_q_b[11]_clock_0, , , );
EB1_q_b[11]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[11]_PORT_B_address_reg = DFFE(EB1_q_b[11]_PORT_B_address, EB1_q_b[11]_clock_1, , , );
EB1_q_b[11]_PORT_A_write_enable = V1L111;
EB1_q_b[11]_PORT_A_write_enable_reg = DFFE(EB1_q_b[11]_PORT_A_write_enable, EB1_q_b[11]_clock_0, , , );
EB1_q_b[11]_PORT_B_read_enable = VCC;
EB1_q_b[11]_PORT_B_read_enable_reg = DFFE(EB1_q_b[11]_PORT_B_read_enable, EB1_q_b[11]_clock_1, , , );
EB1_q_b[11]_clock_0 = LB1__clk0;
EB1_q_b[11]_clock_1 = !LB1__clk0;
EB1_q_b[11]_PORT_B_data_out = MEMORY(EB1_q_b[11]_PORT_A_data_in_reg, , EB1_q_b[11]_PORT_A_address_reg, EB1_q_b[11]_PORT_B_address_reg, EB1_q_b[11]_PORT_A_write_enable_reg, EB1_q_b[11]_PORT_B_read_enable_reg, , , EB1_q_b[11]_clock_0, EB1_q_b[11]_clock_1, , , , );
EB1_q_b[11] = EB1_q_b[11]_PORT_B_data_out[0];


--BB5_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[13]
--operation mode is normal

BB5_reg[13]_lut_out = CB1L4Q & EB1_q_b[12] & DB1L07Q # !CB1L4Q & BB5_reg[14];
BB5_reg[13] = DFFEA(BB5_reg[13]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L724 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~92
--operation mode is arithmetic

GB1L724 = CARRY(M11_safe_q[21] & (!GB1L524 # !GB1L34) # !M11_safe_q[21] & !GB1L34 & !GB1L524);


--J42_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]
--operation mode is normal

J42_reg_o[21]_lut_out = W1L06;
J42_reg_o[21] = DFFEA(J42_reg_o[21]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L761 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~99
--operation mode is arithmetic

GB1L761_carry_eqn = GB1L661;
GB1L761 = J42_reg_o[20] $ GB1L761_carry_eqn;

--GB1L861 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~99COUT
--operation mode is arithmetic

GB1L861 = CARRY(J42_reg_o[20] # !GB1L661);


--GB1L094 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~124
--operation mode is arithmetic

GB1L094 = CARRY(M21_safe_q[21] & (!GB1L884 # !GB1L601) # !M21_safe_q[21] & !GB1L601 & !GB1L884);


--GB1L792 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~26
--operation mode is arithmetic

GB1L792 = CARRY(M21_safe_q[19] & (!GB1L592 # !GB1L561) # !M21_safe_q[19] & !GB1L561 & !GB1L592);


--GB1L032 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~131
--operation mode is arithmetic

GB1L032_carry_eqn = GB1L922;
GB1L032 = GB1L401 $ GB1L032_carry_eqn;

--GB1L132 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~131COUT
--operation mode is arithmetic

GB1L132 = CARRY(GB1L401 # !GB1L922);


--GB1L063 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~58
--operation mode is arithmetic

GB1L063 = CARRY(GB1L822 & (!GB1L853 # !M21_safe_q[19]) # !GB1L822 & !M21_safe_q[19] & !GB1L853);


--J02_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8]
--operation mode is normal

J02_reg_o[8]_lut_out = BB1_reg[8];
J02_reg_o[8] = DFFEA(J02_reg_o[8]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9]
--operation mode is normal

J41_reg_o[9]_lut_out = U1L661Q & J02_reg_o[9];
J41_reg_o[9] = DFFEA(J41_reg_o[9]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[9]_PORT_A_data_in = W1L84;
S2_q_b[9]_PORT_A_data_in_reg = DFFE(S2_q_b[9]_PORT_A_data_in, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[9]_PORT_A_address_reg = DFFE(S2_q_b[9]_PORT_A_address, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[9]_PORT_B_address_reg = DFFE(S2_q_b[9]_PORT_B_address, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_A_write_enable = H1L5;
S2_q_b[9]_PORT_A_write_enable_reg = DFFE(S2_q_b[9]_PORT_A_write_enable, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_PORT_B_read_enable = VCC;
S2_q_b[9]_PORT_B_read_enable_reg = DFFE(S2_q_b[9]_PORT_B_read_enable, S2_q_b[9]_clock_0, , , );
S2_q_b[9]_clock_0 = LB1__clk1;
S2_q_b[9]_PORT_B_data_out = MEMORY(S2_q_b[9]_PORT_A_data_in_reg, , S2_q_b[9]_PORT_A_address_reg, S2_q_b[9]_PORT_B_address_reg, S2_q_b[9]_PORT_A_write_enable_reg, S2_q_b[9]_PORT_B_read_enable_reg, , , S2_q_b[9]_clock_0, , , , , );
S2_q_b[9] = S2_q_b[9]_PORT_B_data_out[0];


--S4_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[9]_PORT_A_data_in = W1L84;
S4_q_b[9]_PORT_A_data_in_reg = DFFE(S4_q_b[9]_PORT_A_data_in, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[9]_PORT_A_address_reg = DFFE(S4_q_b[9]_PORT_A_address, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[9]_PORT_B_address_reg = DFFE(S4_q_b[9]_PORT_B_address, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_A_write_enable = H1L6;
S4_q_b[9]_PORT_A_write_enable_reg = DFFE(S4_q_b[9]_PORT_A_write_enable, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_PORT_B_read_enable = VCC;
S4_q_b[9]_PORT_B_read_enable_reg = DFFE(S4_q_b[9]_PORT_B_read_enable, S4_q_b[9]_clock_0, , , );
S4_q_b[9]_clock_0 = LB1__clk1;
S4_q_b[9]_PORT_B_data_out = MEMORY(S4_q_b[9]_PORT_A_data_in_reg, , S4_q_b[9]_PORT_A_address_reg, S4_q_b[9]_PORT_B_address_reg, S4_q_b[9]_PORT_A_write_enable_reg, S4_q_b[9]_PORT_B_read_enable_reg, , , S4_q_b[9]_clock_0, , , , , );
S4_q_b[9] = S4_q_b[9]_PORT_B_data_out[0];


--W1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11373
--operation mode is normal

W1L821 = A1L372 & (W1L2 & S2_q_b[9] # !W1L2 & S4_q_b[9]);


--S6_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[9]_PORT_A_data_in = W1L84;
S6_q_b[9]_PORT_A_data_in_reg = DFFE(S6_q_b[9]_PORT_A_data_in, S6_q_b[9]_clock_0, , , );
S6_q_b[9]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[9]_PORT_A_address_reg = DFFE(S6_q_b[9]_PORT_A_address, S6_q_b[9]_clock_0, , , );
S6_q_b[9]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[9]_PORT_B_address_reg = DFFE(S6_q_b[9]_PORT_B_address, S6_q_b[9]_clock_0, , , );
S6_q_b[9]_PORT_A_write_enable = H1L8;
S6_q_b[9]_PORT_A_write_enable_reg = DFFE(S6_q_b[9]_PORT_A_write_enable, S6_q_b[9]_clock_0, , , );
S6_q_b[9]_PORT_B_read_enable = VCC;
S6_q_b[9]_PORT_B_read_enable_reg = DFFE(S6_q_b[9]_PORT_B_read_enable, S6_q_b[9]_clock_0, , , );
S6_q_b[9]_clock_0 = LB1__clk1;
S6_q_b[9]_PORT_B_data_out = MEMORY(S6_q_b[9]_PORT_A_data_in_reg, , S6_q_b[9]_PORT_A_address_reg, S6_q_b[9]_PORT_B_address_reg, S6_q_b[9]_PORT_A_write_enable_reg, S6_q_b[9]_PORT_B_read_enable_reg, , , S6_q_b[9]_clock_0, , , , , );
S6_q_b[9] = S6_q_b[9]_PORT_B_data_out[0];


--J21_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[9]
--operation mode is normal

J21_reg_o[9]_lut_out = W1L84;
J21_reg_o[9] = DFFEA(J21_reg_o[9]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11374
--operation mode is normal

W1L921 = S6_q_b[9] & (A1L952 # A1L852 & J21_reg_o[9]) # !S6_q_b[9] & A1L852 & J21_reg_o[9];


--W1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11375
--operation mode is normal

W1L031 = H1L7 & !W1L87 & (W1L821 # W1L921);


--HB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4560
--operation mode is normal

HB1L94 = J62_reg_o[9] & (A1L662 # HB1_row_length_data[9] & A1L062) # !J62_reg_o[9] & HB1_row_length_data[9] & A1L062;


--J72_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9]
--operation mode is normal

J72_reg_o[9]_lut_out = W1L84;
J72_reg_o[9] = DFFEA(J72_reg_o[9]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4561
--operation mode is normal

HB1L05 = A1L762 & (HB1_init_window_req_data[9] # A1L262 & J72_reg_o[9]) # !A1L762 & A1L262 & J72_reg_o[9];


--J82_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]
--operation mode is normal

J82_reg_o[9]_lut_out = W1L84;
J82_reg_o[9] = DFFEA(J82_reg_o[9]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9]
--operation mode is normal

J52_reg_o[9]_lut_out = W1L84;
J52_reg_o[9] = DFFEA(J52_reg_o[9]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4562
--operation mode is normal

HB1L15 = A1L462 & (J52_reg_o[9] # A1L362 & J82_reg_o[9]) # !A1L462 & A1L362 & J82_reg_o[9];


--J42_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]
--operation mode is normal

J42_reg_o[9]_lut_out = W1L84;
J42_reg_o[9] = DFFEA(J42_reg_o[9]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4563
--operation mode is normal

HB1L25 = A1L562 & (J42_reg_o[9] # A1L162 & HB1_num_rows_data[9]) # !A1L562 & A1L162 & HB1_num_rows_data[9];


--HB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4564
--operation mode is normal

HB1L35 = HB1L94 # HB1L05 # HB1L15 # HB1L25;


--W1L131 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11376
--operation mode is normal

W1L131 = W1L031 # W1L29 & HB1L35;


--J61_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10]
--operation mode is normal

J61_reg_o[10]_lut_out = J41_reg_o[10];
J61_reg_o[10] = DFFEA(J61_reg_o[10]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[10]_PORT_A_data_in = W1L531;
X2_q_b[10]_PORT_A_data_in_reg = DFFE(X2_q_b[10]_PORT_A_data_in, X2_q_b[10]_clock_0, , , );
X2_q_b[10]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[10]_PORT_A_address_reg = DFFE(X2_q_b[10]_PORT_A_address, X2_q_b[10]_clock_0, , , );
X2_q_b[10]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[10]_PORT_B_address_reg = DFFE(X2_q_b[10]_PORT_B_address, X2_q_b[10]_clock_1, , , );
X2_q_b[10]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[10]_PORT_A_write_enable_reg = DFFE(X2_q_b[10]_PORT_A_write_enable, X2_q_b[10]_clock_0, , , );
X2_q_b[10]_PORT_B_read_enable = VCC;
X2_q_b[10]_PORT_B_read_enable_reg = DFFE(X2_q_b[10]_PORT_B_read_enable, X2_q_b[10]_clock_1, , , );
X2_q_b[10]_clock_0 = LB1__clk0;
X2_q_b[10]_clock_1 = !LB1__clk0;
X2_q_b[10]_PORT_B_data_out = MEMORY(X2_q_b[10]_PORT_A_data_in_reg, , X2_q_b[10]_PORT_A_address_reg, X2_q_b[10]_PORT_B_address_reg, X2_q_b[10]_PORT_A_write_enable_reg, X2_q_b[10]_PORT_B_read_enable_reg, , , X2_q_b[10]_clock_0, X2_q_b[10]_clock_1, , , , );
X2_q_b[10] = X2_q_b[10]_PORT_B_data_out[0];


--BB4L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6044
--operation mode is normal

BB4L55 = BB4L43 & (V1L26 & J61_reg_o[10] # !V1L26 & X2_q_b[10]);


--BB4L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045
--operation mode is normal

BB4L65 = V1L26 & V1L76 & V1L36 & J51_reg_o[10];


--BB4_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11]
--operation mode is normal

BB4_reg[11]_lut_out = BB4L75 # BB4L85 # BB4_reg[12] & !V1L76;
BB4_reg[11] = DFFEA(BB4_reg[11]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21]
--operation mode is normal

AB2_crc_reg[21]_lut_out = AB2_crc_reg[20] & !V1L96Q;
AB2_crc_reg[21] = DFFEA(AB2_crc_reg[21]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[11]~684
--operation mode is normal

V1L98 = V1L721 & BB4_reg[11] # !V1L721 & AB2L94 & AB2_crc_reg[21];


--EB1_q_b[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[12]_PORT_A_data_in = V1L09;
EB1_q_b[12]_PORT_A_data_in_reg = DFFE(EB1_q_b[12]_PORT_A_data_in, EB1_q_b[12]_clock_0, , , );
EB1_q_b[12]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[12]_PORT_A_address_reg = DFFE(EB1_q_b[12]_PORT_A_address, EB1_q_b[12]_clock_0, , , );
EB1_q_b[12]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[12]_PORT_B_address_reg = DFFE(EB1_q_b[12]_PORT_B_address, EB1_q_b[12]_clock_1, , , );
EB1_q_b[12]_PORT_A_write_enable = V1L111;
EB1_q_b[12]_PORT_A_write_enable_reg = DFFE(EB1_q_b[12]_PORT_A_write_enable, EB1_q_b[12]_clock_0, , , );
EB1_q_b[12]_PORT_B_read_enable = VCC;
EB1_q_b[12]_PORT_B_read_enable_reg = DFFE(EB1_q_b[12]_PORT_B_read_enable, EB1_q_b[12]_clock_1, , , );
EB1_q_b[12]_clock_0 = LB1__clk0;
EB1_q_b[12]_clock_1 = !LB1__clk0;
EB1_q_b[12]_PORT_B_data_out = MEMORY(EB1_q_b[12]_PORT_A_data_in_reg, , EB1_q_b[12]_PORT_A_address_reg, EB1_q_b[12]_PORT_B_address_reg, EB1_q_b[12]_PORT_A_write_enable_reg, EB1_q_b[12]_PORT_B_read_enable_reg, , , EB1_q_b[12]_clock_0, EB1_q_b[12]_clock_1, , , , );
EB1_q_b[12] = EB1_q_b[12]_PORT_B_data_out[0];


--BB5_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[14]
--operation mode is normal

BB5_reg[14]_lut_out = CB1L4Q & EB1_q_b[13] & DB1L07Q # !CB1L4Q & BB5_reg[15];
BB5_reg[14] = DFFEA(BB5_reg[14]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L524 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~91
--operation mode is arithmetic

GB1L524 = CARRY(M11_safe_q[20] & GB1L14 & !GB1L324 # !M11_safe_q[20] & (GB1L14 # !GB1L324));


--J42_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20]
--operation mode is normal

J42_reg_o[20]_lut_out = W1L95;
J42_reg_o[20] = DFFEA(J42_reg_o[20]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L561 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~98
--operation mode is arithmetic

GB1L561_carry_eqn = GB1L461;
GB1L561 = J42_reg_o[19] $ !GB1L561_carry_eqn;

--GB1L661 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~98COUT
--operation mode is arithmetic

GB1L661 = CARRY(!J42_reg_o[19] & !GB1L461);


--GB1L884 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~123
--operation mode is arithmetic

GB1L884 = CARRY(M21_safe_q[20] & GB1L401 & !GB1L684 # !M21_safe_q[20] & (GB1L401 # !GB1L684));


--GB1L592 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~25
--operation mode is arithmetic

GB1L592 = CARRY(M21_safe_q[18] & GB1L361 & !GB1L392 # !M21_safe_q[18] & (GB1L361 # !GB1L392));


--GB1L822 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~130
--operation mode is arithmetic

GB1L822_carry_eqn = GB1L722;
GB1L822 = GB1L201 $ !GB1L822_carry_eqn;

--GB1L922 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~130COUT
--operation mode is arithmetic

GB1L922 = CARRY(!GB1L201 & !GB1L722);


--GB1L853 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~57
--operation mode is arithmetic

GB1L853 = CARRY(GB1L622 & M21_safe_q[18] & !GB1L653 # !GB1L622 & (M21_safe_q[18] # !GB1L653));


--J02_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9]
--operation mode is normal

J02_reg_o[9]_lut_out = BB1_reg[9];
J02_reg_o[9] = DFFEA(J02_reg_o[9]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10]
--operation mode is normal

J41_reg_o[10]_lut_out = U1L661Q & J02_reg_o[10];
J41_reg_o[10] = DFFEA(J41_reg_o[10]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[10]_PORT_A_data_in = W1L94;
S2_q_b[10]_PORT_A_data_in_reg = DFFE(S2_q_b[10]_PORT_A_data_in, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[10]_PORT_A_address_reg = DFFE(S2_q_b[10]_PORT_A_address, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[10]_PORT_B_address_reg = DFFE(S2_q_b[10]_PORT_B_address, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_A_write_enable = H1L5;
S2_q_b[10]_PORT_A_write_enable_reg = DFFE(S2_q_b[10]_PORT_A_write_enable, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_PORT_B_read_enable = VCC;
S2_q_b[10]_PORT_B_read_enable_reg = DFFE(S2_q_b[10]_PORT_B_read_enable, S2_q_b[10]_clock_0, , , );
S2_q_b[10]_clock_0 = LB1__clk1;
S2_q_b[10]_PORT_B_data_out = MEMORY(S2_q_b[10]_PORT_A_data_in_reg, , S2_q_b[10]_PORT_A_address_reg, S2_q_b[10]_PORT_B_address_reg, S2_q_b[10]_PORT_A_write_enable_reg, S2_q_b[10]_PORT_B_read_enable_reg, , , S2_q_b[10]_clock_0, , , , , );
S2_q_b[10] = S2_q_b[10]_PORT_B_data_out[0];


--S4_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[10]_PORT_A_data_in = W1L94;
S4_q_b[10]_PORT_A_data_in_reg = DFFE(S4_q_b[10]_PORT_A_data_in, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[10]_PORT_A_address_reg = DFFE(S4_q_b[10]_PORT_A_address, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[10]_PORT_B_address_reg = DFFE(S4_q_b[10]_PORT_B_address, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_A_write_enable = H1L6;
S4_q_b[10]_PORT_A_write_enable_reg = DFFE(S4_q_b[10]_PORT_A_write_enable, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_PORT_B_read_enable = VCC;
S4_q_b[10]_PORT_B_read_enable_reg = DFFE(S4_q_b[10]_PORT_B_read_enable, S4_q_b[10]_clock_0, , , );
S4_q_b[10]_clock_0 = LB1__clk1;
S4_q_b[10]_PORT_B_data_out = MEMORY(S4_q_b[10]_PORT_A_data_in_reg, , S4_q_b[10]_PORT_A_address_reg, S4_q_b[10]_PORT_B_address_reg, S4_q_b[10]_PORT_A_write_enable_reg, S4_q_b[10]_PORT_B_read_enable_reg, , , S4_q_b[10]_clock_0, , , , , );
S4_q_b[10] = S4_q_b[10]_PORT_B_data_out[0];


--W1L231 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11377
--operation mode is normal

W1L231 = A1L372 & (W1L2 & S2_q_b[10] # !W1L2 & S4_q_b[10]);


--S6_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[10]_PORT_A_data_in = W1L94;
S6_q_b[10]_PORT_A_data_in_reg = DFFE(S6_q_b[10]_PORT_A_data_in, S6_q_b[10]_clock_0, , , );
S6_q_b[10]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[10]_PORT_A_address_reg = DFFE(S6_q_b[10]_PORT_A_address, S6_q_b[10]_clock_0, , , );
S6_q_b[10]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[10]_PORT_B_address_reg = DFFE(S6_q_b[10]_PORT_B_address, S6_q_b[10]_clock_0, , , );
S6_q_b[10]_PORT_A_write_enable = H1L8;
S6_q_b[10]_PORT_A_write_enable_reg = DFFE(S6_q_b[10]_PORT_A_write_enable, S6_q_b[10]_clock_0, , , );
S6_q_b[10]_PORT_B_read_enable = VCC;
S6_q_b[10]_PORT_B_read_enable_reg = DFFE(S6_q_b[10]_PORT_B_read_enable, S6_q_b[10]_clock_0, , , );
S6_q_b[10]_clock_0 = LB1__clk1;
S6_q_b[10]_PORT_B_data_out = MEMORY(S6_q_b[10]_PORT_A_data_in_reg, , S6_q_b[10]_PORT_A_address_reg, S6_q_b[10]_PORT_B_address_reg, S6_q_b[10]_PORT_A_write_enable_reg, S6_q_b[10]_PORT_B_read_enable_reg, , , S6_q_b[10]_clock_0, , , , , );
S6_q_b[10] = S6_q_b[10]_PORT_B_data_out[0];


--J21_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[10]
--operation mode is normal

J21_reg_o[10]_lut_out = W1L94;
J21_reg_o[10] = DFFEA(J21_reg_o[10]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L331 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11378
--operation mode is normal

W1L331 = S6_q_b[10] & (A1L952 # A1L852 & J21_reg_o[10]) # !S6_q_b[10] & A1L852 & J21_reg_o[10];


--W1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11379
--operation mode is normal

W1L431 = H1L7 & !W1L87 & (W1L231 # W1L331);


--HB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4565
--operation mode is normal

HB1L45 = J62_reg_o[10] & (A1L662 # HB1_row_length_data[10] & A1L062) # !J62_reg_o[10] & HB1_row_length_data[10] & A1L062;


--J72_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10]
--operation mode is normal

J72_reg_o[10]_lut_out = W1L94;
J72_reg_o[10] = DFFEA(J72_reg_o[10]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4566
--operation mode is normal

HB1L55 = A1L762 & (HB1_init_window_req_data[10] # A1L262 & J72_reg_o[10]) # !A1L762 & A1L262 & J72_reg_o[10];


--J82_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]
--operation mode is normal

J82_reg_o[10]_lut_out = W1L94;
J82_reg_o[10] = DFFEA(J82_reg_o[10]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10]
--operation mode is normal

J52_reg_o[10]_lut_out = W1L94;
J52_reg_o[10] = DFFEA(J52_reg_o[10]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4567
--operation mode is normal

HB1L65 = A1L462 & (J52_reg_o[10] # A1L362 & J82_reg_o[10]) # !A1L462 & A1L362 & J82_reg_o[10];


--J42_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]
--operation mode is normal

J42_reg_o[10]_lut_out = W1L94;
J42_reg_o[10] = DFFEA(J42_reg_o[10]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4568
--operation mode is normal

HB1L75 = A1L562 & (J42_reg_o[10] # A1L162 & HB1_num_rows_data[10]) # !A1L562 & A1L162 & HB1_num_rows_data[10];


--HB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4569
--operation mode is normal

HB1L85 = HB1L45 # HB1L55 # HB1L65 # HB1L75;


--W1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11380
--operation mode is normal

W1L531 = W1L431 # W1L29 & HB1L85;


--J61_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11]
--operation mode is normal

J61_reg_o[11]_lut_out = J41_reg_o[11];
J61_reg_o[11] = DFFEA(J61_reg_o[11]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[11]_PORT_A_data_in = W1L931;
X2_q_b[11]_PORT_A_data_in_reg = DFFE(X2_q_b[11]_PORT_A_data_in, X2_q_b[11]_clock_0, , , );
X2_q_b[11]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[11]_PORT_A_address_reg = DFFE(X2_q_b[11]_PORT_A_address, X2_q_b[11]_clock_0, , , );
X2_q_b[11]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[11]_PORT_B_address_reg = DFFE(X2_q_b[11]_PORT_B_address, X2_q_b[11]_clock_1, , , );
X2_q_b[11]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[11]_PORT_A_write_enable_reg = DFFE(X2_q_b[11]_PORT_A_write_enable, X2_q_b[11]_clock_0, , , );
X2_q_b[11]_PORT_B_read_enable = VCC;
X2_q_b[11]_PORT_B_read_enable_reg = DFFE(X2_q_b[11]_PORT_B_read_enable, X2_q_b[11]_clock_1, , , );
X2_q_b[11]_clock_0 = LB1__clk0;
X2_q_b[11]_clock_1 = !LB1__clk0;
X2_q_b[11]_PORT_B_data_out = MEMORY(X2_q_b[11]_PORT_A_data_in_reg, , X2_q_b[11]_PORT_A_address_reg, X2_q_b[11]_PORT_B_address_reg, X2_q_b[11]_PORT_A_write_enable_reg, X2_q_b[11]_PORT_B_read_enable_reg, , , X2_q_b[11]_clock_0, X2_q_b[11]_clock_1, , , , );
X2_q_b[11] = X2_q_b[11]_PORT_B_data_out[0];


--BB4L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6047
--operation mode is normal

BB4L75 = BB4L43 & (V1L26 & J61_reg_o[11] # !V1L26 & X2_q_b[11]);


--BB4L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048
--operation mode is normal

BB4L85 = V1L26 & V1L76 & V1L36 & J51_reg_o[11];


--BB4_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12]
--operation mode is normal

BB4_reg[12]_lut_out = BB4L95 # BB4L06 # BB4_reg[13] & !V1L76;
BB4_reg[12] = DFFEA(BB4_reg[12]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20]
--operation mode is normal

AB2_crc_reg[20]_lut_out = AB2_crc_reg[19] & !V1L96Q;
AB2_crc_reg[20] = DFFEA(AB2_crc_reg[20]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[12]~685
--operation mode is normal

V1L09 = V1L721 & BB4_reg[12] # !V1L721 & AB2L94 & AB2_crc_reg[20];


--EB1_q_b[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[13]_PORT_A_data_in = V1L19;
EB1_q_b[13]_PORT_A_data_in_reg = DFFE(EB1_q_b[13]_PORT_A_data_in, EB1_q_b[13]_clock_0, , , );
EB1_q_b[13]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[13]_PORT_A_address_reg = DFFE(EB1_q_b[13]_PORT_A_address, EB1_q_b[13]_clock_0, , , );
EB1_q_b[13]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[13]_PORT_B_address_reg = DFFE(EB1_q_b[13]_PORT_B_address, EB1_q_b[13]_clock_1, , , );
EB1_q_b[13]_PORT_A_write_enable = V1L111;
EB1_q_b[13]_PORT_A_write_enable_reg = DFFE(EB1_q_b[13]_PORT_A_write_enable, EB1_q_b[13]_clock_0, , , );
EB1_q_b[13]_PORT_B_read_enable = VCC;
EB1_q_b[13]_PORT_B_read_enable_reg = DFFE(EB1_q_b[13]_PORT_B_read_enable, EB1_q_b[13]_clock_1, , , );
EB1_q_b[13]_clock_0 = LB1__clk0;
EB1_q_b[13]_clock_1 = !LB1__clk0;
EB1_q_b[13]_PORT_B_data_out = MEMORY(EB1_q_b[13]_PORT_A_data_in_reg, , EB1_q_b[13]_PORT_A_address_reg, EB1_q_b[13]_PORT_B_address_reg, EB1_q_b[13]_PORT_A_write_enable_reg, EB1_q_b[13]_PORT_B_read_enable_reg, , , EB1_q_b[13]_clock_0, EB1_q_b[13]_clock_1, , , , );
EB1_q_b[13] = EB1_q_b[13]_PORT_B_data_out[0];


--BB5_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[15]
--operation mode is normal

BB5_reg[15]_lut_out = CB1L4Q & EB1_q_b[14] & DB1L07Q # !CB1L4Q & BB5_reg[16];
BB5_reg[15] = DFFEA(BB5_reg[15]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L324 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~90
--operation mode is arithmetic

GB1L324 = CARRY(M11_safe_q[19] & (!GB1L124 # !GB1L93) # !M11_safe_q[19] & !GB1L93 & !GB1L124);


--J42_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19]
--operation mode is normal

J42_reg_o[19]_lut_out = W1L85;
J42_reg_o[19] = DFFEA(J42_reg_o[19]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L361 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~97
--operation mode is arithmetic

GB1L361_carry_eqn = GB1L261;
GB1L361 = J42_reg_o[18] $ GB1L361_carry_eqn;

--GB1L461 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~97COUT
--operation mode is arithmetic

GB1L461 = CARRY(J42_reg_o[18] # !GB1L261);


--GB1L684 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~122
--operation mode is arithmetic

GB1L684 = CARRY(M21_safe_q[19] & (!GB1L484 # !GB1L201) # !M21_safe_q[19] & !GB1L201 & !GB1L484);


--GB1L392 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~24
--operation mode is arithmetic

GB1L392 = CARRY(M21_safe_q[17] & (!GB1L192 # !GB1L161) # !M21_safe_q[17] & !GB1L161 & !GB1L192);


--GB1L622 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~129
--operation mode is arithmetic

GB1L622_carry_eqn = GB1L522;
GB1L622 = GB1L001 $ GB1L622_carry_eqn;

--GB1L722 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~129COUT
--operation mode is arithmetic

GB1L722 = CARRY(GB1L001 # !GB1L522);


--GB1L653 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~56
--operation mode is arithmetic

GB1L653 = CARRY(GB1L422 & (!GB1L453 # !M21_safe_q[17]) # !GB1L422 & !M21_safe_q[17] & !GB1L453);


--J02_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10]
--operation mode is normal

J02_reg_o[10]_lut_out = BB1_reg[10];
J02_reg_o[10] = DFFEA(J02_reg_o[10]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11]
--operation mode is normal

J41_reg_o[11]_lut_out = U1L661Q & J02_reg_o[11];
J41_reg_o[11] = DFFEA(J41_reg_o[11]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[11]_PORT_A_data_in = W1L05;
S2_q_b[11]_PORT_A_data_in_reg = DFFE(S2_q_b[11]_PORT_A_data_in, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[11]_PORT_A_address_reg = DFFE(S2_q_b[11]_PORT_A_address, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[11]_PORT_B_address_reg = DFFE(S2_q_b[11]_PORT_B_address, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_A_write_enable = H1L5;
S2_q_b[11]_PORT_A_write_enable_reg = DFFE(S2_q_b[11]_PORT_A_write_enable, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_PORT_B_read_enable = VCC;
S2_q_b[11]_PORT_B_read_enable_reg = DFFE(S2_q_b[11]_PORT_B_read_enable, S2_q_b[11]_clock_0, , , );
S2_q_b[11]_clock_0 = LB1__clk1;
S2_q_b[11]_PORT_B_data_out = MEMORY(S2_q_b[11]_PORT_A_data_in_reg, , S2_q_b[11]_PORT_A_address_reg, S2_q_b[11]_PORT_B_address_reg, S2_q_b[11]_PORT_A_write_enable_reg, S2_q_b[11]_PORT_B_read_enable_reg, , , S2_q_b[11]_clock_0, , , , , );
S2_q_b[11] = S2_q_b[11]_PORT_B_data_out[0];


--S4_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[11]_PORT_A_data_in = W1L05;
S4_q_b[11]_PORT_A_data_in_reg = DFFE(S4_q_b[11]_PORT_A_data_in, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[11]_PORT_A_address_reg = DFFE(S4_q_b[11]_PORT_A_address, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[11]_PORT_B_address_reg = DFFE(S4_q_b[11]_PORT_B_address, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_A_write_enable = H1L6;
S4_q_b[11]_PORT_A_write_enable_reg = DFFE(S4_q_b[11]_PORT_A_write_enable, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_PORT_B_read_enable = VCC;
S4_q_b[11]_PORT_B_read_enable_reg = DFFE(S4_q_b[11]_PORT_B_read_enable, S4_q_b[11]_clock_0, , , );
S4_q_b[11]_clock_0 = LB1__clk1;
S4_q_b[11]_PORT_B_data_out = MEMORY(S4_q_b[11]_PORT_A_data_in_reg, , S4_q_b[11]_PORT_A_address_reg, S4_q_b[11]_PORT_B_address_reg, S4_q_b[11]_PORT_A_write_enable_reg, S4_q_b[11]_PORT_B_read_enable_reg, , , S4_q_b[11]_clock_0, , , , , );
S4_q_b[11] = S4_q_b[11]_PORT_B_data_out[0];


--W1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11381
--operation mode is normal

W1L631 = A1L372 & (W1L2 & S2_q_b[11] # !W1L2 & S4_q_b[11]);


--S6_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[11]_PORT_A_data_in = W1L05;
S6_q_b[11]_PORT_A_data_in_reg = DFFE(S6_q_b[11]_PORT_A_data_in, S6_q_b[11]_clock_0, , , );
S6_q_b[11]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[11]_PORT_A_address_reg = DFFE(S6_q_b[11]_PORT_A_address, S6_q_b[11]_clock_0, , , );
S6_q_b[11]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[11]_PORT_B_address_reg = DFFE(S6_q_b[11]_PORT_B_address, S6_q_b[11]_clock_0, , , );
S6_q_b[11]_PORT_A_write_enable = H1L8;
S6_q_b[11]_PORT_A_write_enable_reg = DFFE(S6_q_b[11]_PORT_A_write_enable, S6_q_b[11]_clock_0, , , );
S6_q_b[11]_PORT_B_read_enable = VCC;
S6_q_b[11]_PORT_B_read_enable_reg = DFFE(S6_q_b[11]_PORT_B_read_enable, S6_q_b[11]_clock_0, , , );
S6_q_b[11]_clock_0 = LB1__clk1;
S6_q_b[11]_PORT_B_data_out = MEMORY(S6_q_b[11]_PORT_A_data_in_reg, , S6_q_b[11]_PORT_A_address_reg, S6_q_b[11]_PORT_B_address_reg, S6_q_b[11]_PORT_A_write_enable_reg, S6_q_b[11]_PORT_B_read_enable_reg, , , S6_q_b[11]_clock_0, , , , , );
S6_q_b[11] = S6_q_b[11]_PORT_B_data_out[0];


--J21_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[11]
--operation mode is normal

J21_reg_o[11]_lut_out = W1L05;
J21_reg_o[11] = DFFEA(J21_reg_o[11]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11382
--operation mode is normal

W1L731 = S6_q_b[11] & (A1L952 # A1L852 & J21_reg_o[11]) # !S6_q_b[11] & A1L852 & J21_reg_o[11];


--W1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11383
--operation mode is normal

W1L831 = H1L7 & !W1L87 & (W1L631 # W1L731);


--HB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4570
--operation mode is normal

HB1L95 = J62_reg_o[11] & (A1L662 # HB1_row_length_data[11] & A1L062) # !J62_reg_o[11] & HB1_row_length_data[11] & A1L062;


--J72_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11]
--operation mode is normal

J72_reg_o[11]_lut_out = W1L05;
J72_reg_o[11] = DFFEA(J72_reg_o[11]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4571
--operation mode is normal

HB1L06 = A1L762 & (HB1_init_window_req_data[11] # A1L262 & J72_reg_o[11]) # !A1L762 & A1L262 & J72_reg_o[11];


--J82_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]
--operation mode is normal

J82_reg_o[11]_lut_out = W1L05;
J82_reg_o[11] = DFFEA(J82_reg_o[11]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11]
--operation mode is normal

J52_reg_o[11]_lut_out = W1L05;
J52_reg_o[11] = DFFEA(J52_reg_o[11]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4572
--operation mode is normal

HB1L16 = A1L462 & (J52_reg_o[11] # A1L362 & J82_reg_o[11]) # !A1L462 & A1L362 & J82_reg_o[11];


--J42_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11]
--operation mode is normal

J42_reg_o[11]_lut_out = W1L05;
J42_reg_o[11] = DFFEA(J42_reg_o[11]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4573
--operation mode is normal

HB1L26 = A1L562 & (J42_reg_o[11] # A1L162 & HB1_num_rows_data[11]) # !A1L562 & A1L162 & HB1_num_rows_data[11];


--HB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4574
--operation mode is normal

HB1L36 = HB1L95 # HB1L06 # HB1L16 # HB1L26;


--W1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11384
--operation mode is normal

W1L931 = W1L831 # W1L29 & HB1L36;


--J61_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12]
--operation mode is normal

J61_reg_o[12]_lut_out = J41_reg_o[12];
J61_reg_o[12] = DFFEA(J61_reg_o[12]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[12]_PORT_A_data_in = W1L341;
X2_q_b[12]_PORT_A_data_in_reg = DFFE(X2_q_b[12]_PORT_A_data_in, X2_q_b[12]_clock_0, , , );
X2_q_b[12]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[12]_PORT_A_address_reg = DFFE(X2_q_b[12]_PORT_A_address, X2_q_b[12]_clock_0, , , );
X2_q_b[12]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[12]_PORT_B_address_reg = DFFE(X2_q_b[12]_PORT_B_address, X2_q_b[12]_clock_1, , , );
X2_q_b[12]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[12]_PORT_A_write_enable_reg = DFFE(X2_q_b[12]_PORT_A_write_enable, X2_q_b[12]_clock_0, , , );
X2_q_b[12]_PORT_B_read_enable = VCC;
X2_q_b[12]_PORT_B_read_enable_reg = DFFE(X2_q_b[12]_PORT_B_read_enable, X2_q_b[12]_clock_1, , , );
X2_q_b[12]_clock_0 = LB1__clk0;
X2_q_b[12]_clock_1 = !LB1__clk0;
X2_q_b[12]_PORT_B_data_out = MEMORY(X2_q_b[12]_PORT_A_data_in_reg, , X2_q_b[12]_PORT_A_address_reg, X2_q_b[12]_PORT_B_address_reg, X2_q_b[12]_PORT_A_write_enable_reg, X2_q_b[12]_PORT_B_read_enable_reg, , , X2_q_b[12]_clock_0, X2_q_b[12]_clock_1, , , , );
X2_q_b[12] = X2_q_b[12]_PORT_B_data_out[0];


--BB4L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6050
--operation mode is normal

BB4L95 = BB4L43 & (V1L26 & J61_reg_o[12] # !V1L26 & X2_q_b[12]);


--BB4L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051
--operation mode is normal

BB4L06 = V1L26 & V1L76 & V1L36 & J51_reg_o[12];


--BB4_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13]
--operation mode is normal

BB4_reg[13]_lut_out = BB4L16 # BB4L26 # BB4_reg[14] & !V1L76;
BB4_reg[13] = DFFEA(BB4_reg[13]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19]
--operation mode is normal

AB2_crc_reg[19]_lut_out = AB2_crc_reg[18] & !V1L96Q;
AB2_crc_reg[19] = DFFEA(AB2_crc_reg[19]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[13]~686
--operation mode is normal

V1L19 = V1L721 & BB4_reg[13] # !V1L721 & AB2L94 & AB2_crc_reg[19];


--EB1_q_b[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[14]_PORT_A_data_in = V1L29;
EB1_q_b[14]_PORT_A_data_in_reg = DFFE(EB1_q_b[14]_PORT_A_data_in, EB1_q_b[14]_clock_0, , , );
EB1_q_b[14]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[14]_PORT_A_address_reg = DFFE(EB1_q_b[14]_PORT_A_address, EB1_q_b[14]_clock_0, , , );
EB1_q_b[14]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[14]_PORT_B_address_reg = DFFE(EB1_q_b[14]_PORT_B_address, EB1_q_b[14]_clock_1, , , );
EB1_q_b[14]_PORT_A_write_enable = V1L111;
EB1_q_b[14]_PORT_A_write_enable_reg = DFFE(EB1_q_b[14]_PORT_A_write_enable, EB1_q_b[14]_clock_0, , , );
EB1_q_b[14]_PORT_B_read_enable = VCC;
EB1_q_b[14]_PORT_B_read_enable_reg = DFFE(EB1_q_b[14]_PORT_B_read_enable, EB1_q_b[14]_clock_1, , , );
EB1_q_b[14]_clock_0 = LB1__clk0;
EB1_q_b[14]_clock_1 = !LB1__clk0;
EB1_q_b[14]_PORT_B_data_out = MEMORY(EB1_q_b[14]_PORT_A_data_in_reg, , EB1_q_b[14]_PORT_A_address_reg, EB1_q_b[14]_PORT_B_address_reg, EB1_q_b[14]_PORT_A_write_enable_reg, EB1_q_b[14]_PORT_B_read_enable_reg, , , EB1_q_b[14]_clock_0, EB1_q_b[14]_clock_1, , , , );
EB1_q_b[14] = EB1_q_b[14]_PORT_B_data_out[0];


--BB5_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[16]
--operation mode is normal

BB5_reg[16]_lut_out = CB1L4Q & EB1_q_b[15] & DB1L07Q # !CB1L4Q & BB5_reg[17];
BB5_reg[16] = DFFEA(BB5_reg[16]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L124 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~89
--operation mode is arithmetic

GB1L124 = CARRY(M11_safe_q[18] & GB1L73 & !GB1L914 # !M11_safe_q[18] & (GB1L73 # !GB1L914));


--J42_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]
--operation mode is normal

J42_reg_o[18]_lut_out = W1L75;
J42_reg_o[18] = DFFEA(J42_reg_o[18]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L161 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~96
--operation mode is arithmetic

GB1L161_carry_eqn = GB1L061;
GB1L161 = J42_reg_o[17] $ !GB1L161_carry_eqn;

--GB1L261 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~96COUT
--operation mode is arithmetic

GB1L261 = CARRY(!J42_reg_o[17] & !GB1L061);


--GB1L484 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~121
--operation mode is arithmetic

GB1L484 = CARRY(M21_safe_q[18] & GB1L001 & !GB1L284 # !M21_safe_q[18] & (GB1L001 # !GB1L284));


--GB1L192 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~23
--operation mode is arithmetic

GB1L192 = CARRY(M21_safe_q[16] & GB1L951 & !GB1L982 # !M21_safe_q[16] & (GB1L951 # !GB1L982));


--GB1L422 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~128
--operation mode is arithmetic

GB1L422_carry_eqn = GB1L322;
GB1L422 = GB1L89 $ !GB1L422_carry_eqn;

--GB1L522 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~128COUT
--operation mode is arithmetic

GB1L522 = CARRY(!GB1L89 & !GB1L322);


--GB1L453 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~55
--operation mode is arithmetic

GB1L453 = CARRY(GB1L222 & M21_safe_q[16] & !GB1L253 # !GB1L222 & (M21_safe_q[16] # !GB1L253));


--J02_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11]
--operation mode is normal

J02_reg_o[11]_lut_out = BB1_reg[11];
J02_reg_o[11] = DFFEA(J02_reg_o[11]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12]
--operation mode is normal

J41_reg_o[12]_lut_out = U1L661Q & J02_reg_o[12];
J41_reg_o[12] = DFFEA(J41_reg_o[12]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[12]_PORT_A_data_in = W1L15;
S2_q_b[12]_PORT_A_data_in_reg = DFFE(S2_q_b[12]_PORT_A_data_in, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[12]_PORT_A_address_reg = DFFE(S2_q_b[12]_PORT_A_address, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[12]_PORT_B_address_reg = DFFE(S2_q_b[12]_PORT_B_address, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_A_write_enable = H1L5;
S2_q_b[12]_PORT_A_write_enable_reg = DFFE(S2_q_b[12]_PORT_A_write_enable, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_PORT_B_read_enable = VCC;
S2_q_b[12]_PORT_B_read_enable_reg = DFFE(S2_q_b[12]_PORT_B_read_enable, S2_q_b[12]_clock_0, , , );
S2_q_b[12]_clock_0 = LB1__clk1;
S2_q_b[12]_PORT_B_data_out = MEMORY(S2_q_b[12]_PORT_A_data_in_reg, , S2_q_b[12]_PORT_A_address_reg, S2_q_b[12]_PORT_B_address_reg, S2_q_b[12]_PORT_A_write_enable_reg, S2_q_b[12]_PORT_B_read_enable_reg, , , S2_q_b[12]_clock_0, , , , , );
S2_q_b[12] = S2_q_b[12]_PORT_B_data_out[0];


--S4_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[12]_PORT_A_data_in = W1L15;
S4_q_b[12]_PORT_A_data_in_reg = DFFE(S4_q_b[12]_PORT_A_data_in, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[12]_PORT_A_address_reg = DFFE(S4_q_b[12]_PORT_A_address, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[12]_PORT_B_address_reg = DFFE(S4_q_b[12]_PORT_B_address, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_A_write_enable = H1L6;
S4_q_b[12]_PORT_A_write_enable_reg = DFFE(S4_q_b[12]_PORT_A_write_enable, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_PORT_B_read_enable = VCC;
S4_q_b[12]_PORT_B_read_enable_reg = DFFE(S4_q_b[12]_PORT_B_read_enable, S4_q_b[12]_clock_0, , , );
S4_q_b[12]_clock_0 = LB1__clk1;
S4_q_b[12]_PORT_B_data_out = MEMORY(S4_q_b[12]_PORT_A_data_in_reg, , S4_q_b[12]_PORT_A_address_reg, S4_q_b[12]_PORT_B_address_reg, S4_q_b[12]_PORT_A_write_enable_reg, S4_q_b[12]_PORT_B_read_enable_reg, , , S4_q_b[12]_clock_0, , , , , );
S4_q_b[12] = S4_q_b[12]_PORT_B_data_out[0];


--W1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11385
--operation mode is normal

W1L041 = A1L372 & (W1L2 & S2_q_b[12] # !W1L2 & S4_q_b[12]);


--S6_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[12]_PORT_A_data_in = W1L15;
S6_q_b[12]_PORT_A_data_in_reg = DFFE(S6_q_b[12]_PORT_A_data_in, S6_q_b[12]_clock_0, , , );
S6_q_b[12]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[12]_PORT_A_address_reg = DFFE(S6_q_b[12]_PORT_A_address, S6_q_b[12]_clock_0, , , );
S6_q_b[12]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[12]_PORT_B_address_reg = DFFE(S6_q_b[12]_PORT_B_address, S6_q_b[12]_clock_0, , , );
S6_q_b[12]_PORT_A_write_enable = H1L8;
S6_q_b[12]_PORT_A_write_enable_reg = DFFE(S6_q_b[12]_PORT_A_write_enable, S6_q_b[12]_clock_0, , , );
S6_q_b[12]_PORT_B_read_enable = VCC;
S6_q_b[12]_PORT_B_read_enable_reg = DFFE(S6_q_b[12]_PORT_B_read_enable, S6_q_b[12]_clock_0, , , );
S6_q_b[12]_clock_0 = LB1__clk1;
S6_q_b[12]_PORT_B_data_out = MEMORY(S6_q_b[12]_PORT_A_data_in_reg, , S6_q_b[12]_PORT_A_address_reg, S6_q_b[12]_PORT_B_address_reg, S6_q_b[12]_PORT_A_write_enable_reg, S6_q_b[12]_PORT_B_read_enable_reg, , , S6_q_b[12]_clock_0, , , , , );
S6_q_b[12] = S6_q_b[12]_PORT_B_data_out[0];


--J21_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[12]
--operation mode is normal

J21_reg_o[12]_lut_out = W1L15;
J21_reg_o[12] = DFFEA(J21_reg_o[12]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11386
--operation mode is normal

W1L141 = S6_q_b[12] & (A1L952 # A1L852 & J21_reg_o[12]) # !S6_q_b[12] & A1L852 & J21_reg_o[12];


--W1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11387
--operation mode is normal

W1L241 = H1L7 & !W1L87 & (W1L041 # W1L141);


--HB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4575
--operation mode is normal

HB1L46 = J62_reg_o[12] & (A1L662 # HB1_row_length_data[12] & A1L062) # !J62_reg_o[12] & HB1_row_length_data[12] & A1L062;


--J72_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12]
--operation mode is normal

J72_reg_o[12]_lut_out = W1L15;
J72_reg_o[12] = DFFEA(J72_reg_o[12]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4576
--operation mode is normal

HB1L56 = A1L762 & (HB1_init_window_req_data[12] # A1L262 & J72_reg_o[12]) # !A1L762 & A1L262 & J72_reg_o[12];


--J82_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]
--operation mode is normal

J82_reg_o[12]_lut_out = W1L15;
J82_reg_o[12] = DFFEA(J82_reg_o[12]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12]
--operation mode is normal

J52_reg_o[12]_lut_out = W1L15;
J52_reg_o[12] = DFFEA(J52_reg_o[12]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4577
--operation mode is normal

HB1L66 = A1L462 & (J52_reg_o[12] # A1L362 & J82_reg_o[12]) # !A1L462 & A1L362 & J82_reg_o[12];


--J42_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12]
--operation mode is normal

J42_reg_o[12]_lut_out = W1L15;
J42_reg_o[12] = DFFEA(J42_reg_o[12]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4578
--operation mode is normal

HB1L76 = A1L562 & (J42_reg_o[12] # A1L162 & HB1_num_rows_data[12]) # !A1L562 & A1L162 & HB1_num_rows_data[12];


--HB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4579
--operation mode is normal

HB1L86 = HB1L46 # HB1L56 # HB1L66 # HB1L76;


--W1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11388
--operation mode is normal

W1L341 = W1L241 # W1L29 & HB1L86;


--J61_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13]
--operation mode is normal

J61_reg_o[13]_lut_out = J41_reg_o[13];
J61_reg_o[13] = DFFEA(J61_reg_o[13]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[13]_PORT_A_data_in = W1L741;
X2_q_b[13]_PORT_A_data_in_reg = DFFE(X2_q_b[13]_PORT_A_data_in, X2_q_b[13]_clock_0, , , );
X2_q_b[13]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[13]_PORT_A_address_reg = DFFE(X2_q_b[13]_PORT_A_address, X2_q_b[13]_clock_0, , , );
X2_q_b[13]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[13]_PORT_B_address_reg = DFFE(X2_q_b[13]_PORT_B_address, X2_q_b[13]_clock_1, , , );
X2_q_b[13]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[13]_PORT_A_write_enable_reg = DFFE(X2_q_b[13]_PORT_A_write_enable, X2_q_b[13]_clock_0, , , );
X2_q_b[13]_PORT_B_read_enable = VCC;
X2_q_b[13]_PORT_B_read_enable_reg = DFFE(X2_q_b[13]_PORT_B_read_enable, X2_q_b[13]_clock_1, , , );
X2_q_b[13]_clock_0 = LB1__clk0;
X2_q_b[13]_clock_1 = !LB1__clk0;
X2_q_b[13]_PORT_B_data_out = MEMORY(X2_q_b[13]_PORT_A_data_in_reg, , X2_q_b[13]_PORT_A_address_reg, X2_q_b[13]_PORT_B_address_reg, X2_q_b[13]_PORT_A_write_enable_reg, X2_q_b[13]_PORT_B_read_enable_reg, , , X2_q_b[13]_clock_0, X2_q_b[13]_clock_1, , , , );
X2_q_b[13] = X2_q_b[13]_PORT_B_data_out[0];


--BB4L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6053
--operation mode is normal

BB4L16 = BB4L43 & (V1L26 & J61_reg_o[13] # !V1L26 & X2_q_b[13]);


--J51_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13]
--operation mode is normal

J51_reg_o[13]_lut_out = J31_reg_o[13];
J51_reg_o[13] = DFFEA(J51_reg_o[13]_lut_out, LB1__clk0, !rst, , , , );


--BB4L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054
--operation mode is normal

BB4L26 = V1L26 & V1L76 & V1L36 & J51_reg_o[13];


--BB4_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14]
--operation mode is normal

BB4_reg[14]_lut_out = BB4L36 # BB4L46 # BB4_reg[15] & !V1L76;
BB4_reg[14] = DFFEA(BB4_reg[14]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18]
--operation mode is normal

AB2_crc_reg[18]_lut_out = AB2_crc_reg[17] & !V1L96Q;
AB2_crc_reg[18] = DFFEA(AB2_crc_reg[18]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[14]~687
--operation mode is normal

V1L29 = V1L721 & BB4_reg[14] # !V1L721 & AB2L94 & AB2_crc_reg[18];


--EB1_q_b[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[15]_PORT_A_data_in = V1L39;
EB1_q_b[15]_PORT_A_data_in_reg = DFFE(EB1_q_b[15]_PORT_A_data_in, EB1_q_b[15]_clock_0, , , );
EB1_q_b[15]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[15]_PORT_A_address_reg = DFFE(EB1_q_b[15]_PORT_A_address, EB1_q_b[15]_clock_0, , , );
EB1_q_b[15]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[15]_PORT_B_address_reg = DFFE(EB1_q_b[15]_PORT_B_address, EB1_q_b[15]_clock_1, , , );
EB1_q_b[15]_PORT_A_write_enable = V1L111;
EB1_q_b[15]_PORT_A_write_enable_reg = DFFE(EB1_q_b[15]_PORT_A_write_enable, EB1_q_b[15]_clock_0, , , );
EB1_q_b[15]_PORT_B_read_enable = VCC;
EB1_q_b[15]_PORT_B_read_enable_reg = DFFE(EB1_q_b[15]_PORT_B_read_enable, EB1_q_b[15]_clock_1, , , );
EB1_q_b[15]_clock_0 = LB1__clk0;
EB1_q_b[15]_clock_1 = !LB1__clk0;
EB1_q_b[15]_PORT_B_data_out = MEMORY(EB1_q_b[15]_PORT_A_data_in_reg, , EB1_q_b[15]_PORT_A_address_reg, EB1_q_b[15]_PORT_B_address_reg, EB1_q_b[15]_PORT_A_write_enable_reg, EB1_q_b[15]_PORT_B_read_enable_reg, , , EB1_q_b[15]_clock_0, EB1_q_b[15]_clock_1, , , , );
EB1_q_b[15] = EB1_q_b[15]_PORT_B_data_out[0];


--BB5_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[17]
--operation mode is normal

BB5_reg[17]_lut_out = CB1L4Q & EB1_q_b[16] & DB1L07Q # !CB1L4Q & BB5_reg[18];
BB5_reg[17] = DFFEA(BB5_reg[17]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L914 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~88
--operation mode is arithmetic

GB1L914 = CARRY(M11_safe_q[17] & (!GB1L714 # !GB1L53) # !M11_safe_q[17] & !GB1L53 & !GB1L714);


--J42_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17]
--operation mode is normal

J42_reg_o[17]_lut_out = W1L65;
J42_reg_o[17] = DFFEA(J42_reg_o[17]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L951 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~95
--operation mode is arithmetic

GB1L951_carry_eqn = GB1L851;
GB1L951 = J42_reg_o[16] $ GB1L951_carry_eqn;

--GB1L061 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~95COUT
--operation mode is arithmetic

GB1L061 = CARRY(J42_reg_o[16] # !GB1L851);


--GB1L284 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~120
--operation mode is arithmetic

GB1L284 = CARRY(M21_safe_q[17] & (!GB1L084 # !GB1L89) # !M21_safe_q[17] & !GB1L89 & !GB1L084);


--GB1L982 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~22
--operation mode is arithmetic

GB1L982 = CARRY(M21_safe_q[15] & (!GB1L782 # !GB1L751) # !M21_safe_q[15] & !GB1L751 & !GB1L782);


--GB1L222 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~127
--operation mode is arithmetic

GB1L222_carry_eqn = GB1L122;
GB1L222 = GB1L69 $ GB1L222_carry_eqn;

--GB1L322 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~127COUT
--operation mode is arithmetic

GB1L322 = CARRY(GB1L69 # !GB1L122);


--GB1L253 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~54
--operation mode is arithmetic

GB1L253 = CARRY(GB1L022 & (!GB1L053 # !M21_safe_q[15]) # !GB1L022 & !M21_safe_q[15] & !GB1L053);


--J02_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12]
--operation mode is normal

J02_reg_o[12]_lut_out = BB1_reg[12];
J02_reg_o[12] = DFFEA(J02_reg_o[12]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13]
--operation mode is normal

J41_reg_o[13]_lut_out = U1L661Q & J02_reg_o[13];
J41_reg_o[13] = DFFEA(J41_reg_o[13]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[13]_PORT_A_data_in = W1L25;
S2_q_b[13]_PORT_A_data_in_reg = DFFE(S2_q_b[13]_PORT_A_data_in, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[13]_PORT_A_address_reg = DFFE(S2_q_b[13]_PORT_A_address, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[13]_PORT_B_address_reg = DFFE(S2_q_b[13]_PORT_B_address, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_A_write_enable = H1L5;
S2_q_b[13]_PORT_A_write_enable_reg = DFFE(S2_q_b[13]_PORT_A_write_enable, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_PORT_B_read_enable = VCC;
S2_q_b[13]_PORT_B_read_enable_reg = DFFE(S2_q_b[13]_PORT_B_read_enable, S2_q_b[13]_clock_0, , , );
S2_q_b[13]_clock_0 = LB1__clk1;
S2_q_b[13]_PORT_B_data_out = MEMORY(S2_q_b[13]_PORT_A_data_in_reg, , S2_q_b[13]_PORT_A_address_reg, S2_q_b[13]_PORT_B_address_reg, S2_q_b[13]_PORT_A_write_enable_reg, S2_q_b[13]_PORT_B_read_enable_reg, , , S2_q_b[13]_clock_0, , , , , );
S2_q_b[13] = S2_q_b[13]_PORT_B_data_out[0];


--S4_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[13]_PORT_A_data_in = W1L25;
S4_q_b[13]_PORT_A_data_in_reg = DFFE(S4_q_b[13]_PORT_A_data_in, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[13]_PORT_A_address_reg = DFFE(S4_q_b[13]_PORT_A_address, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[13]_PORT_B_address_reg = DFFE(S4_q_b[13]_PORT_B_address, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_A_write_enable = H1L6;
S4_q_b[13]_PORT_A_write_enable_reg = DFFE(S4_q_b[13]_PORT_A_write_enable, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_PORT_B_read_enable = VCC;
S4_q_b[13]_PORT_B_read_enable_reg = DFFE(S4_q_b[13]_PORT_B_read_enable, S4_q_b[13]_clock_0, , , );
S4_q_b[13]_clock_0 = LB1__clk1;
S4_q_b[13]_PORT_B_data_out = MEMORY(S4_q_b[13]_PORT_A_data_in_reg, , S4_q_b[13]_PORT_A_address_reg, S4_q_b[13]_PORT_B_address_reg, S4_q_b[13]_PORT_A_write_enable_reg, S4_q_b[13]_PORT_B_read_enable_reg, , , S4_q_b[13]_clock_0, , , , , );
S4_q_b[13] = S4_q_b[13]_PORT_B_data_out[0];


--W1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11389
--operation mode is normal

W1L441 = A1L372 & (W1L2 & S2_q_b[13] # !W1L2 & S4_q_b[13]);


--S6_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[13]_PORT_A_data_in = W1L25;
S6_q_b[13]_PORT_A_data_in_reg = DFFE(S6_q_b[13]_PORT_A_data_in, S6_q_b[13]_clock_0, , , );
S6_q_b[13]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[13]_PORT_A_address_reg = DFFE(S6_q_b[13]_PORT_A_address, S6_q_b[13]_clock_0, , , );
S6_q_b[13]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[13]_PORT_B_address_reg = DFFE(S6_q_b[13]_PORT_B_address, S6_q_b[13]_clock_0, , , );
S6_q_b[13]_PORT_A_write_enable = H1L8;
S6_q_b[13]_PORT_A_write_enable_reg = DFFE(S6_q_b[13]_PORT_A_write_enable, S6_q_b[13]_clock_0, , , );
S6_q_b[13]_PORT_B_read_enable = VCC;
S6_q_b[13]_PORT_B_read_enable_reg = DFFE(S6_q_b[13]_PORT_B_read_enable, S6_q_b[13]_clock_0, , , );
S6_q_b[13]_clock_0 = LB1__clk1;
S6_q_b[13]_PORT_B_data_out = MEMORY(S6_q_b[13]_PORT_A_data_in_reg, , S6_q_b[13]_PORT_A_address_reg, S6_q_b[13]_PORT_B_address_reg, S6_q_b[13]_PORT_A_write_enable_reg, S6_q_b[13]_PORT_B_read_enable_reg, , , S6_q_b[13]_clock_0, , , , , );
S6_q_b[13] = S6_q_b[13]_PORT_B_data_out[0];


--J21_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[13]
--operation mode is normal

J21_reg_o[13]_lut_out = W1L25;
J21_reg_o[13] = DFFEA(J21_reg_o[13]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11390
--operation mode is normal

W1L541 = S6_q_b[13] & (A1L952 # A1L852 & J21_reg_o[13]) # !S6_q_b[13] & A1L852 & J21_reg_o[13];


--W1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11391
--operation mode is normal

W1L641 = H1L7 & !W1L87 & (W1L441 # W1L541);


--HB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4580
--operation mode is normal

HB1L96 = J62_reg_o[13] & (A1L662 # HB1_row_length_data[13] & A1L062) # !J62_reg_o[13] & HB1_row_length_data[13] & A1L062;


--J72_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13]
--operation mode is normal

J72_reg_o[13]_lut_out = W1L25;
J72_reg_o[13] = DFFEA(J72_reg_o[13]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4581
--operation mode is normal

HB1L07 = A1L762 & (HB1_init_window_req_data[13] # A1L262 & J72_reg_o[13]) # !A1L762 & A1L262 & J72_reg_o[13];


--J82_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]
--operation mode is normal

J82_reg_o[13]_lut_out = W1L25;
J82_reg_o[13] = DFFEA(J82_reg_o[13]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13]
--operation mode is normal

J52_reg_o[13]_lut_out = W1L25;
J52_reg_o[13] = DFFEA(J52_reg_o[13]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4582
--operation mode is normal

HB1L17 = A1L462 & (J52_reg_o[13] # A1L362 & J82_reg_o[13]) # !A1L462 & A1L362 & J82_reg_o[13];


--J42_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13]
--operation mode is normal

J42_reg_o[13]_lut_out = W1L25;
J42_reg_o[13] = DFFEA(J42_reg_o[13]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4583
--operation mode is normal

HB1L27 = A1L562 & (J42_reg_o[13] # A1L162 & HB1_num_rows_data[13]) # !A1L562 & A1L162 & HB1_num_rows_data[13];


--HB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4584
--operation mode is normal

HB1L37 = HB1L96 # HB1L07 # HB1L17 # HB1L27;


--W1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11392
--operation mode is normal

W1L741 = W1L641 # W1L29 & HB1L37;


--J61_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14]
--operation mode is normal

J61_reg_o[14]_lut_out = J41_reg_o[14];
J61_reg_o[14] = DFFEA(J61_reg_o[14]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[14]_PORT_A_data_in = W1L151;
X2_q_b[14]_PORT_A_data_in_reg = DFFE(X2_q_b[14]_PORT_A_data_in, X2_q_b[14]_clock_0, , , );
X2_q_b[14]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[14]_PORT_A_address_reg = DFFE(X2_q_b[14]_PORT_A_address, X2_q_b[14]_clock_0, , , );
X2_q_b[14]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[14]_PORT_B_address_reg = DFFE(X2_q_b[14]_PORT_B_address, X2_q_b[14]_clock_1, , , );
X2_q_b[14]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[14]_PORT_A_write_enable_reg = DFFE(X2_q_b[14]_PORT_A_write_enable, X2_q_b[14]_clock_0, , , );
X2_q_b[14]_PORT_B_read_enable = VCC;
X2_q_b[14]_PORT_B_read_enable_reg = DFFE(X2_q_b[14]_PORT_B_read_enable, X2_q_b[14]_clock_1, , , );
X2_q_b[14]_clock_0 = LB1__clk0;
X2_q_b[14]_clock_1 = !LB1__clk0;
X2_q_b[14]_PORT_B_data_out = MEMORY(X2_q_b[14]_PORT_A_data_in_reg, , X2_q_b[14]_PORT_A_address_reg, X2_q_b[14]_PORT_B_address_reg, X2_q_b[14]_PORT_A_write_enable_reg, X2_q_b[14]_PORT_B_read_enable_reg, , , X2_q_b[14]_clock_0, X2_q_b[14]_clock_1, , , , );
X2_q_b[14] = X2_q_b[14]_PORT_B_data_out[0];


--BB4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6056
--operation mode is normal

BB4L36 = BB4L43 & (V1L26 & J61_reg_o[14] # !V1L26 & X2_q_b[14]);


--J51_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14]
--operation mode is normal

J51_reg_o[14]_lut_out = J31_reg_o[14];
J51_reg_o[14] = DFFEA(J51_reg_o[14]_lut_out, LB1__clk0, !rst, , , , );


--BB4L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057
--operation mode is normal

BB4L46 = V1L26 & V1L76 & V1L36 & J51_reg_o[14];


--BB4_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15]
--operation mode is normal

BB4_reg[15]_lut_out = BB4L56 # BB4L66 # BB4_reg[16] & !V1L76;
BB4_reg[15] = DFFEA(BB4_reg[15]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17]
--operation mode is normal

AB2_crc_reg[17]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[16]);
AB2_crc_reg[17] = DFFEA(AB2_crc_reg[17]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[15]~688
--operation mode is normal

V1L39 = V1L721 & BB4_reg[15] # !V1L721 & AB2L94 & AB2_crc_reg[17];


--EB1_q_b[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[16]_PORT_A_data_in = V1L49;
EB1_q_b[16]_PORT_A_data_in_reg = DFFE(EB1_q_b[16]_PORT_A_data_in, EB1_q_b[16]_clock_0, , , );
EB1_q_b[16]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[16]_PORT_A_address_reg = DFFE(EB1_q_b[16]_PORT_A_address, EB1_q_b[16]_clock_0, , , );
EB1_q_b[16]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[16]_PORT_B_address_reg = DFFE(EB1_q_b[16]_PORT_B_address, EB1_q_b[16]_clock_1, , , );
EB1_q_b[16]_PORT_A_write_enable = V1L111;
EB1_q_b[16]_PORT_A_write_enable_reg = DFFE(EB1_q_b[16]_PORT_A_write_enable, EB1_q_b[16]_clock_0, , , );
EB1_q_b[16]_PORT_B_read_enable = VCC;
EB1_q_b[16]_PORT_B_read_enable_reg = DFFE(EB1_q_b[16]_PORT_B_read_enable, EB1_q_b[16]_clock_1, , , );
EB1_q_b[16]_clock_0 = LB1__clk0;
EB1_q_b[16]_clock_1 = !LB1__clk0;
EB1_q_b[16]_PORT_B_data_out = MEMORY(EB1_q_b[16]_PORT_A_data_in_reg, , EB1_q_b[16]_PORT_A_address_reg, EB1_q_b[16]_PORT_B_address_reg, EB1_q_b[16]_PORT_A_write_enable_reg, EB1_q_b[16]_PORT_B_read_enable_reg, , , EB1_q_b[16]_clock_0, EB1_q_b[16]_clock_1, , , , );
EB1_q_b[16] = EB1_q_b[16]_PORT_B_data_out[0];


--BB5_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[18]
--operation mode is normal

BB5_reg[18]_lut_out = CB1L4Q & EB1_q_b[17] & DB1L07Q # !CB1L4Q & BB5_reg[19];
BB5_reg[18] = DFFEA(BB5_reg[18]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L714 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~87
--operation mode is arithmetic

GB1L714 = CARRY(M11_safe_q[16] & GB1L33 & !GB1L514 # !M11_safe_q[16] & (GB1L33 # !GB1L514));


--J42_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16]
--operation mode is normal

J42_reg_o[16]_lut_out = W1L55;
J42_reg_o[16] = DFFEA(J42_reg_o[16]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L751 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~94
--operation mode is arithmetic

GB1L751_carry_eqn = GB1L651;
GB1L751 = J42_reg_o[15] $ !GB1L751_carry_eqn;

--GB1L851 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~94COUT
--operation mode is arithmetic

GB1L851 = CARRY(!J42_reg_o[15] & !GB1L651);


--GB1L084 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~119
--operation mode is arithmetic

GB1L084 = CARRY(M21_safe_q[16] & GB1L69 & !GB1L874 # !M21_safe_q[16] & (GB1L69 # !GB1L874));


--GB1L782 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~21
--operation mode is arithmetic

GB1L782 = CARRY(M21_safe_q[14] & GB1L551 & !GB1L582 # !M21_safe_q[14] & (GB1L551 # !GB1L582));


--GB1L022 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~126
--operation mode is arithmetic

GB1L022_carry_eqn = GB1L912;
GB1L022 = GB1L49 $ !GB1L022_carry_eqn;

--GB1L122 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~126COUT
--operation mode is arithmetic

GB1L122 = CARRY(!GB1L49 & !GB1L912);


--GB1L053 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~53
--operation mode is arithmetic

GB1L053 = CARRY(GB1L812 & M21_safe_q[14] & !GB1L843 # !GB1L812 & (M21_safe_q[14] # !GB1L843));


--J02_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13]
--operation mode is normal

J02_reg_o[13]_lut_out = BB1_reg[13];
J02_reg_o[13] = DFFEA(J02_reg_o[13]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14]
--operation mode is normal

J41_reg_o[14]_lut_out = U1L661Q & J02_reg_o[14];
J41_reg_o[14] = DFFEA(J41_reg_o[14]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[14]_PORT_A_data_in = W1L35;
S2_q_b[14]_PORT_A_data_in_reg = DFFE(S2_q_b[14]_PORT_A_data_in, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[14]_PORT_A_address_reg = DFFE(S2_q_b[14]_PORT_A_address, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[14]_PORT_B_address_reg = DFFE(S2_q_b[14]_PORT_B_address, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_A_write_enable = H1L5;
S2_q_b[14]_PORT_A_write_enable_reg = DFFE(S2_q_b[14]_PORT_A_write_enable, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_PORT_B_read_enable = VCC;
S2_q_b[14]_PORT_B_read_enable_reg = DFFE(S2_q_b[14]_PORT_B_read_enable, S2_q_b[14]_clock_0, , , );
S2_q_b[14]_clock_0 = LB1__clk1;
S2_q_b[14]_PORT_B_data_out = MEMORY(S2_q_b[14]_PORT_A_data_in_reg, , S2_q_b[14]_PORT_A_address_reg, S2_q_b[14]_PORT_B_address_reg, S2_q_b[14]_PORT_A_write_enable_reg, S2_q_b[14]_PORT_B_read_enable_reg, , , S2_q_b[14]_clock_0, , , , , );
S2_q_b[14] = S2_q_b[14]_PORT_B_data_out[0];


--S4_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[14]_PORT_A_data_in = W1L35;
S4_q_b[14]_PORT_A_data_in_reg = DFFE(S4_q_b[14]_PORT_A_data_in, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[14]_PORT_A_address_reg = DFFE(S4_q_b[14]_PORT_A_address, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[14]_PORT_B_address_reg = DFFE(S4_q_b[14]_PORT_B_address, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_A_write_enable = H1L6;
S4_q_b[14]_PORT_A_write_enable_reg = DFFE(S4_q_b[14]_PORT_A_write_enable, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_PORT_B_read_enable = VCC;
S4_q_b[14]_PORT_B_read_enable_reg = DFFE(S4_q_b[14]_PORT_B_read_enable, S4_q_b[14]_clock_0, , , );
S4_q_b[14]_clock_0 = LB1__clk1;
S4_q_b[14]_PORT_B_data_out = MEMORY(S4_q_b[14]_PORT_A_data_in_reg, , S4_q_b[14]_PORT_A_address_reg, S4_q_b[14]_PORT_B_address_reg, S4_q_b[14]_PORT_A_write_enable_reg, S4_q_b[14]_PORT_B_read_enable_reg, , , S4_q_b[14]_clock_0, , , , , );
S4_q_b[14] = S4_q_b[14]_PORT_B_data_out[0];


--W1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11393
--operation mode is normal

W1L841 = A1L372 & (W1L2 & S2_q_b[14] # !W1L2 & S4_q_b[14]);


--S6_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[14]_PORT_A_data_in = W1L35;
S6_q_b[14]_PORT_A_data_in_reg = DFFE(S6_q_b[14]_PORT_A_data_in, S6_q_b[14]_clock_0, , , );
S6_q_b[14]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[14]_PORT_A_address_reg = DFFE(S6_q_b[14]_PORT_A_address, S6_q_b[14]_clock_0, , , );
S6_q_b[14]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[14]_PORT_B_address_reg = DFFE(S6_q_b[14]_PORT_B_address, S6_q_b[14]_clock_0, , , );
S6_q_b[14]_PORT_A_write_enable = H1L8;
S6_q_b[14]_PORT_A_write_enable_reg = DFFE(S6_q_b[14]_PORT_A_write_enable, S6_q_b[14]_clock_0, , , );
S6_q_b[14]_PORT_B_read_enable = VCC;
S6_q_b[14]_PORT_B_read_enable_reg = DFFE(S6_q_b[14]_PORT_B_read_enable, S6_q_b[14]_clock_0, , , );
S6_q_b[14]_clock_0 = LB1__clk1;
S6_q_b[14]_PORT_B_data_out = MEMORY(S6_q_b[14]_PORT_A_data_in_reg, , S6_q_b[14]_PORT_A_address_reg, S6_q_b[14]_PORT_B_address_reg, S6_q_b[14]_PORT_A_write_enable_reg, S6_q_b[14]_PORT_B_read_enable_reg, , , S6_q_b[14]_clock_0, , , , , );
S6_q_b[14] = S6_q_b[14]_PORT_B_data_out[0];


--J21_reg_o[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[14]
--operation mode is normal

J21_reg_o[14]_lut_out = W1L35;
J21_reg_o[14] = DFFEA(J21_reg_o[14]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11394
--operation mode is normal

W1L941 = S6_q_b[14] & (A1L952 # A1L852 & J21_reg_o[14]) # !S6_q_b[14] & A1L852 & J21_reg_o[14];


--W1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11395
--operation mode is normal

W1L051 = H1L7 & !W1L87 & (W1L841 # W1L941);


--HB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4585
--operation mode is normal

HB1L47 = J62_reg_o[14] & (A1L662 # HB1_row_length_data[14] & A1L062) # !J62_reg_o[14] & HB1_row_length_data[14] & A1L062;


--J72_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14]
--operation mode is normal

J72_reg_o[14]_lut_out = W1L35;
J72_reg_o[14] = DFFEA(J72_reg_o[14]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4586
--operation mode is normal

HB1L57 = A1L762 & (HB1_init_window_req_data[14] # A1L262 & J72_reg_o[14]) # !A1L762 & A1L262 & J72_reg_o[14];


--J82_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]
--operation mode is normal

J82_reg_o[14]_lut_out = W1L35;
J82_reg_o[14] = DFFEA(J82_reg_o[14]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14]
--operation mode is normal

J52_reg_o[14]_lut_out = W1L35;
J52_reg_o[14] = DFFEA(J52_reg_o[14]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4587
--operation mode is normal

HB1L67 = A1L462 & (J52_reg_o[14] # A1L362 & J82_reg_o[14]) # !A1L462 & A1L362 & J82_reg_o[14];


--J42_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14]
--operation mode is normal

J42_reg_o[14]_lut_out = W1L35;
J42_reg_o[14] = DFFEA(J42_reg_o[14]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--HB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4588
--operation mode is normal

HB1L77 = A1L562 & (J42_reg_o[14] # A1L162 & HB1_num_rows_data[14]) # !A1L562 & A1L162 & HB1_num_rows_data[14];


--HB1L87 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4589
--operation mode is normal

HB1L87 = HB1L47 # HB1L57 # HB1L67 # HB1L77;


--W1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11396
--operation mode is normal

W1L151 = W1L051 # W1L29 & HB1L87;


--J61_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15]
--operation mode is normal

J61_reg_o[15]_lut_out = J41_reg_o[15];
J61_reg_o[15] = DFFEA(J61_reg_o[15]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[15]_PORT_A_data_in = W1L551;
X2_q_b[15]_PORT_A_data_in_reg = DFFE(X2_q_b[15]_PORT_A_data_in, X2_q_b[15]_clock_0, , , );
X2_q_b[15]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[15]_PORT_A_address_reg = DFFE(X2_q_b[15]_PORT_A_address, X2_q_b[15]_clock_0, , , );
X2_q_b[15]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[15]_PORT_B_address_reg = DFFE(X2_q_b[15]_PORT_B_address, X2_q_b[15]_clock_1, , , );
X2_q_b[15]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[15]_PORT_A_write_enable_reg = DFFE(X2_q_b[15]_PORT_A_write_enable, X2_q_b[15]_clock_0, , , );
X2_q_b[15]_PORT_B_read_enable = VCC;
X2_q_b[15]_PORT_B_read_enable_reg = DFFE(X2_q_b[15]_PORT_B_read_enable, X2_q_b[15]_clock_1, , , );
X2_q_b[15]_clock_0 = LB1__clk0;
X2_q_b[15]_clock_1 = !LB1__clk0;
X2_q_b[15]_PORT_B_data_out = MEMORY(X2_q_b[15]_PORT_A_data_in_reg, , X2_q_b[15]_PORT_A_address_reg, X2_q_b[15]_PORT_B_address_reg, X2_q_b[15]_PORT_A_write_enable_reg, X2_q_b[15]_PORT_B_read_enable_reg, , , X2_q_b[15]_clock_0, X2_q_b[15]_clock_1, , , , );
X2_q_b[15] = X2_q_b[15]_PORT_B_data_out[0];


--BB4L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6059
--operation mode is normal

BB4L56 = BB4L43 & (V1L26 & J61_reg_o[15] # !V1L26 & X2_q_b[15]);


--J51_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15]
--operation mode is normal

J51_reg_o[15]_lut_out = J31_reg_o[15];
J51_reg_o[15] = DFFEA(J51_reg_o[15]_lut_out, LB1__clk0, !rst, , , , );


--BB4L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060
--operation mode is normal

BB4L66 = V1L26 & V1L76 & V1L36 & J51_reg_o[15];


--BB4_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16]
--operation mode is normal

BB4_reg[16]_lut_out = BB4L76 # BB4L86 # BB4_reg[17] & !V1L76;
BB4_reg[16] = DFFEA(BB4_reg[16]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16]
--operation mode is normal

AB2_crc_reg[16]_lut_out = AB2_crc_reg[15] & !V1L96Q;
AB2_crc_reg[16] = DFFEA(AB2_crc_reg[16]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[16]~689
--operation mode is normal

V1L49 = V1L721 & BB4_reg[16] # !V1L721 & AB2L94 & AB2_crc_reg[16];


--EB1_q_b[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[17]_PORT_A_data_in = V1L59;
EB1_q_b[17]_PORT_A_data_in_reg = DFFE(EB1_q_b[17]_PORT_A_data_in, EB1_q_b[17]_clock_0, , , );
EB1_q_b[17]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[17]_PORT_A_address_reg = DFFE(EB1_q_b[17]_PORT_A_address, EB1_q_b[17]_clock_0, , , );
EB1_q_b[17]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[17]_PORT_B_address_reg = DFFE(EB1_q_b[17]_PORT_B_address, EB1_q_b[17]_clock_1, , , );
EB1_q_b[17]_PORT_A_write_enable = V1L111;
EB1_q_b[17]_PORT_A_write_enable_reg = DFFE(EB1_q_b[17]_PORT_A_write_enable, EB1_q_b[17]_clock_0, , , );
EB1_q_b[17]_PORT_B_read_enable = VCC;
EB1_q_b[17]_PORT_B_read_enable_reg = DFFE(EB1_q_b[17]_PORT_B_read_enable, EB1_q_b[17]_clock_1, , , );
EB1_q_b[17]_clock_0 = LB1__clk0;
EB1_q_b[17]_clock_1 = !LB1__clk0;
EB1_q_b[17]_PORT_B_data_out = MEMORY(EB1_q_b[17]_PORT_A_data_in_reg, , EB1_q_b[17]_PORT_A_address_reg, EB1_q_b[17]_PORT_B_address_reg, EB1_q_b[17]_PORT_A_write_enable_reg, EB1_q_b[17]_PORT_B_read_enable_reg, , , EB1_q_b[17]_clock_0, EB1_q_b[17]_clock_1, , , , );
EB1_q_b[17] = EB1_q_b[17]_PORT_B_data_out[0];


--BB5_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[19]
--operation mode is normal

BB5_reg[19]_lut_out = CB1L4Q & EB1_q_b[18] & DB1L07Q # !CB1L4Q & BB5_reg[20];
BB5_reg[19] = DFFEA(BB5_reg[19]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L514 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~86
--operation mode is arithmetic

GB1L514 = CARRY(M11_safe_q[15] & (!GB1L314 # !GB1L13) # !M11_safe_q[15] & !GB1L13 & !GB1L314);


--J42_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]
--operation mode is normal

J42_reg_o[15]_lut_out = W1L45;
J42_reg_o[15] = DFFEA(J42_reg_o[15]_lut_out, LB1__clk0, !rst, , HB1L1, , );


--GB1L551 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~93
--operation mode is arithmetic

GB1L551_carry_eqn = GB1L451;
GB1L551 = J42_reg_o[14] $ GB1L551_carry_eqn;

--GB1L651 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~93COUT
--operation mode is arithmetic

GB1L651 = CARRY(J42_reg_o[14] # !GB1L451);


--GB1L874 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~118
--operation mode is arithmetic

GB1L874 = CARRY(M21_safe_q[15] & (!GB1L674 # !GB1L49) # !M21_safe_q[15] & !GB1L49 & !GB1L674);


--GB1L582 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~20
--operation mode is arithmetic

GB1L582 = CARRY(M21_safe_q[13] & (!GB1L382 # !GB1L351) # !M21_safe_q[13] & !GB1L351 & !GB1L382);


--GB1L812 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~125
--operation mode is arithmetic

GB1L812_carry_eqn = GB1L712;
GB1L812 = GB1L29 $ GB1L812_carry_eqn;

--GB1L912 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~125COUT
--operation mode is arithmetic

GB1L912 = CARRY(GB1L29 # !GB1L712);


--GB1L843 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~52
--operation mode is arithmetic

GB1L843 = CARRY(GB1L612 & (!GB1L643 # !M21_safe_q[13]) # !GB1L612 & !M21_safe_q[13] & !GB1L643);


--J02_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14]
--operation mode is normal

J02_reg_o[14]_lut_out = BB1_reg[14];
J02_reg_o[14] = DFFEA(J02_reg_o[14]_lut_out, LB1__clk0, !rst, , U1L371, , );


--J41_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15]
--operation mode is normal

J41_reg_o[15]_lut_out = U1L661Q & J02_reg_o[15];
J41_reg_o[15] = DFFEA(J41_reg_o[15]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[15]_PORT_A_data_in = W1L45;
S2_q_b[15]_PORT_A_data_in_reg = DFFE(S2_q_b[15]_PORT_A_data_in, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[15]_PORT_A_address_reg = DFFE(S2_q_b[15]_PORT_A_address, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[15]_PORT_B_address_reg = DFFE(S2_q_b[15]_PORT_B_address, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_A_write_enable = H1L5;
S2_q_b[15]_PORT_A_write_enable_reg = DFFE(S2_q_b[15]_PORT_A_write_enable, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_PORT_B_read_enable = VCC;
S2_q_b[15]_PORT_B_read_enable_reg = DFFE(S2_q_b[15]_PORT_B_read_enable, S2_q_b[15]_clock_0, , , );
S2_q_b[15]_clock_0 = LB1__clk1;
S2_q_b[15]_PORT_B_data_out = MEMORY(S2_q_b[15]_PORT_A_data_in_reg, , S2_q_b[15]_PORT_A_address_reg, S2_q_b[15]_PORT_B_address_reg, S2_q_b[15]_PORT_A_write_enable_reg, S2_q_b[15]_PORT_B_read_enable_reg, , , S2_q_b[15]_clock_0, , , , , );
S2_q_b[15] = S2_q_b[15]_PORT_B_data_out[0];


--S4_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[15]_PORT_A_data_in = W1L45;
S4_q_b[15]_PORT_A_data_in_reg = DFFE(S4_q_b[15]_PORT_A_data_in, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[15]_PORT_A_address_reg = DFFE(S4_q_b[15]_PORT_A_address, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[15]_PORT_B_address_reg = DFFE(S4_q_b[15]_PORT_B_address, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_A_write_enable = H1L6;
S4_q_b[15]_PORT_A_write_enable_reg = DFFE(S4_q_b[15]_PORT_A_write_enable, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_PORT_B_read_enable = VCC;
S4_q_b[15]_PORT_B_read_enable_reg = DFFE(S4_q_b[15]_PORT_B_read_enable, S4_q_b[15]_clock_0, , , );
S4_q_b[15]_clock_0 = LB1__clk1;
S4_q_b[15]_PORT_B_data_out = MEMORY(S4_q_b[15]_PORT_A_data_in_reg, , S4_q_b[15]_PORT_A_address_reg, S4_q_b[15]_PORT_B_address_reg, S4_q_b[15]_PORT_A_write_enable_reg, S4_q_b[15]_PORT_B_read_enable_reg, , , S4_q_b[15]_clock_0, , , , , );
S4_q_b[15] = S4_q_b[15]_PORT_B_data_out[0];


--W1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11397
--operation mode is normal

W1L251 = A1L372 & (W1L2 & S2_q_b[15] # !W1L2 & S4_q_b[15]);


--S6_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[15]_PORT_A_data_in = W1L45;
S6_q_b[15]_PORT_A_data_in_reg = DFFE(S6_q_b[15]_PORT_A_data_in, S6_q_b[15]_clock_0, , , );
S6_q_b[15]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[15]_PORT_A_address_reg = DFFE(S6_q_b[15]_PORT_A_address, S6_q_b[15]_clock_0, , , );
S6_q_b[15]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[15]_PORT_B_address_reg = DFFE(S6_q_b[15]_PORT_B_address, S6_q_b[15]_clock_0, , , );
S6_q_b[15]_PORT_A_write_enable = H1L8;
S6_q_b[15]_PORT_A_write_enable_reg = DFFE(S6_q_b[15]_PORT_A_write_enable, S6_q_b[15]_clock_0, , , );
S6_q_b[15]_PORT_B_read_enable = VCC;
S6_q_b[15]_PORT_B_read_enable_reg = DFFE(S6_q_b[15]_PORT_B_read_enable, S6_q_b[15]_clock_0, , , );
S6_q_b[15]_clock_0 = LB1__clk1;
S6_q_b[15]_PORT_B_data_out = MEMORY(S6_q_b[15]_PORT_A_data_in_reg, , S6_q_b[15]_PORT_A_address_reg, S6_q_b[15]_PORT_B_address_reg, S6_q_b[15]_PORT_A_write_enable_reg, S6_q_b[15]_PORT_B_read_enable_reg, , , S6_q_b[15]_clock_0, , , , , );
S6_q_b[15] = S6_q_b[15]_PORT_B_data_out[0];


--J21_reg_o[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[15]
--operation mode is normal

J21_reg_o[15]_lut_out = W1L45;
J21_reg_o[15] = DFFEA(J21_reg_o[15]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11398
--operation mode is normal

W1L351 = S6_q_b[15] & (A1L952 # A1L852 & J21_reg_o[15]) # !S6_q_b[15] & A1L852 & J21_reg_o[15];


--W1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11399
--operation mode is normal

W1L451 = H1L7 & !W1L87 & (W1L251 # W1L351);


--HB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4590
--operation mode is normal

HB1L97 = J62_reg_o[15] & (A1L662 # HB1_row_length_data[15] & A1L062) # !J62_reg_o[15] & HB1_row_length_data[15] & A1L062;


--J72_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15]
--operation mode is normal

J72_reg_o[15]_lut_out = W1L45;
J72_reg_o[15] = DFFEA(J72_reg_o[15]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4591
--operation mode is normal

HB1L08 = A1L762 & (HB1_init_window_req_data[15] # A1L262 & J72_reg_o[15]) # !A1L762 & A1L262 & J72_reg_o[15];


--J82_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]
--operation mode is normal

J82_reg_o[15]_lut_out = W1L45;
J82_reg_o[15] = DFFEA(J82_reg_o[15]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15]
--operation mode is normal

J52_reg_o[15]_lut_out = W1L45;
J52_reg_o[15] = DFFEA(J52_reg_o[15]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4592
--operation mode is normal

HB1L18 = A1L462 & (J52_reg_o[15] # A1L362 & J82_reg_o[15]) # !A1L462 & A1L362 & J82_reg_o[15];


--HB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4593
--operation mode is normal

HB1L28 = A1L562 & (J42_reg_o[15] # A1L162 & HB1_num_rows_data[15]) # !A1L562 & A1L162 & HB1_num_rows_data[15];


--HB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4594
--operation mode is normal

HB1L38 = HB1L97 # HB1L08 # HB1L18 # HB1L28;


--W1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11400
--operation mode is normal

W1L551 = W1L451 # W1L29 & HB1L38;


--J61_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16]
--operation mode is normal

J61_reg_o[16]_lut_out = J41_reg_o[16];
J61_reg_o[16] = DFFEA(J61_reg_o[16]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[16]_PORT_A_data_in = W1L951;
X2_q_b[16]_PORT_A_data_in_reg = DFFE(X2_q_b[16]_PORT_A_data_in, X2_q_b[16]_clock_0, , , );
X2_q_b[16]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[16]_PORT_A_address_reg = DFFE(X2_q_b[16]_PORT_A_address, X2_q_b[16]_clock_0, , , );
X2_q_b[16]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[16]_PORT_B_address_reg = DFFE(X2_q_b[16]_PORT_B_address, X2_q_b[16]_clock_1, , , );
X2_q_b[16]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[16]_PORT_A_write_enable_reg = DFFE(X2_q_b[16]_PORT_A_write_enable, X2_q_b[16]_clock_0, , , );
X2_q_b[16]_PORT_B_read_enable = VCC;
X2_q_b[16]_PORT_B_read_enable_reg = DFFE(X2_q_b[16]_PORT_B_read_enable, X2_q_b[16]_clock_1, , , );
X2_q_b[16]_clock_0 = LB1__clk0;
X2_q_b[16]_clock_1 = !LB1__clk0;
X2_q_b[16]_PORT_B_data_out = MEMORY(X2_q_b[16]_PORT_A_data_in_reg, , X2_q_b[16]_PORT_A_address_reg, X2_q_b[16]_PORT_B_address_reg, X2_q_b[16]_PORT_A_write_enable_reg, X2_q_b[16]_PORT_B_read_enable_reg, , , X2_q_b[16]_clock_0, X2_q_b[16]_clock_1, , , , );
X2_q_b[16] = X2_q_b[16]_PORT_B_data_out[0];


--BB4L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6062
--operation mode is normal

BB4L76 = BB4L43 & (V1L26 & J61_reg_o[16] # !V1L26 & X2_q_b[16]);


--J51_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16]
--operation mode is normal

J51_reg_o[16]_lut_out = J31_reg_o[16];
J51_reg_o[16] = DFFEA(J51_reg_o[16]_lut_out, LB1__clk0, !rst, , , , );


--BB4L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063
--operation mode is normal

BB4L86 = V1L26 & V1L76 & V1L36 & J51_reg_o[16];


--BB4_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17]
--operation mode is normal

BB4_reg[17]_lut_out = BB4L96 # BB4L07 # BB4_reg[18] & !V1L76;
BB4_reg[17] = DFFEA(BB4_reg[17]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15]
--operation mode is normal

AB2_crc_reg[15]_lut_out = AB2_crc_reg[14] & !V1L96Q;
AB2_crc_reg[15] = DFFEA(AB2_crc_reg[15]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[17]~690
--operation mode is normal

V1L59 = V1L721 & BB4_reg[17] # !V1L721 & AB2L94 & AB2_crc_reg[15];


--EB1_q_b[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[18]_PORT_A_data_in = V1L69;
EB1_q_b[18]_PORT_A_data_in_reg = DFFE(EB1_q_b[18]_PORT_A_data_in, EB1_q_b[18]_clock_0, , , );
EB1_q_b[18]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[18]_PORT_A_address_reg = DFFE(EB1_q_b[18]_PORT_A_address, EB1_q_b[18]_clock_0, , , );
EB1_q_b[18]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[18]_PORT_B_address_reg = DFFE(EB1_q_b[18]_PORT_B_address, EB1_q_b[18]_clock_1, , , );
EB1_q_b[18]_PORT_A_write_enable = V1L111;
EB1_q_b[18]_PORT_A_write_enable_reg = DFFE(EB1_q_b[18]_PORT_A_write_enable, EB1_q_b[18]_clock_0, , , );
EB1_q_b[18]_PORT_B_read_enable = VCC;
EB1_q_b[18]_PORT_B_read_enable_reg = DFFE(EB1_q_b[18]_PORT_B_read_enable, EB1_q_b[18]_clock_1, , , );
EB1_q_b[18]_clock_0 = LB1__clk0;
EB1_q_b[18]_clock_1 = !LB1__clk0;
EB1_q_b[18]_PORT_B_data_out = MEMORY(EB1_q_b[18]_PORT_A_data_in_reg, , EB1_q_b[18]_PORT_A_address_reg, EB1_q_b[18]_PORT_B_address_reg, EB1_q_b[18]_PORT_A_write_enable_reg, EB1_q_b[18]_PORT_B_read_enable_reg, , , EB1_q_b[18]_clock_0, EB1_q_b[18]_clock_1, , , , );
EB1_q_b[18] = EB1_q_b[18]_PORT_B_data_out[0];


--BB5_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[20]
--operation mode is normal

BB5_reg[20]_lut_out = CB1L4Q & EB1_q_b[19] & DB1L07Q # !CB1L4Q & BB5_reg[21];
BB5_reg[20] = DFFEA(BB5_reg[20]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L314 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~85
--operation mode is arithmetic

GB1L314 = CARRY(M11_safe_q[14] & GB1L92 & !GB1L114 # !M11_safe_q[14] & (GB1L92 # !GB1L114));


--GB1L351 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~92
--operation mode is arithmetic

GB1L351_carry_eqn = GB1L251;
GB1L351 = J42_reg_o[13] $ !GB1L351_carry_eqn;

--GB1L451 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~92COUT
--operation mode is arithmetic

GB1L451 = CARRY(!J42_reg_o[13] & !GB1L251);


--GB1L674 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~117
--operation mode is arithmetic

GB1L674 = CARRY(M21_safe_q[14] & GB1L29 & !GB1L474 # !M21_safe_q[14] & (GB1L29 # !GB1L474));


--GB1L382 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~19
--operation mode is arithmetic

GB1L382 = CARRY(M21_safe_q[12] & GB1L151 & !GB1L182 # !M21_safe_q[12] & (GB1L151 # !GB1L182));


--GB1L612 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~124
--operation mode is arithmetic

GB1L612_carry_eqn = GB1L512;
GB1L612 = GB1L09 $ !GB1L612_carry_eqn;

--GB1L712 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~124COUT
--operation mode is arithmetic

GB1L712 = CARRY(!GB1L09 & !GB1L512);


--GB1L643 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~51
--operation mode is arithmetic

GB1L643 = CARRY(GB1L412 & M21_safe_q[12] & !GB1L443 # !GB1L412 & (M21_safe_q[12] # !GB1L443));


--J02_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15]
--operation mode is normal

J02_reg_o[15]_lut_out = BB1_reg[15];
J02_reg_o[15] = DFFEA(J02_reg_o[15]_lut_out, LB1__clk0, !rst, , U1L371, , );


--S2_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[16]_PORT_A_data_in = W1L55;
S2_q_b[16]_PORT_A_data_in_reg = DFFE(S2_q_b[16]_PORT_A_data_in, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[16]_PORT_A_address_reg = DFFE(S2_q_b[16]_PORT_A_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[16]_PORT_B_address_reg = DFFE(S2_q_b[16]_PORT_B_address, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_A_write_enable = H1L5;
S2_q_b[16]_PORT_A_write_enable_reg = DFFE(S2_q_b[16]_PORT_A_write_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_PORT_B_read_enable = VCC;
S2_q_b[16]_PORT_B_read_enable_reg = DFFE(S2_q_b[16]_PORT_B_read_enable, S2_q_b[16]_clock_0, , , );
S2_q_b[16]_clock_0 = LB1__clk1;
S2_q_b[16]_PORT_B_data_out = MEMORY(S2_q_b[16]_PORT_A_data_in_reg, , S2_q_b[16]_PORT_A_address_reg, S2_q_b[16]_PORT_B_address_reg, S2_q_b[16]_PORT_A_write_enable_reg, S2_q_b[16]_PORT_B_read_enable_reg, , , S2_q_b[16]_clock_0, , , , , );
S2_q_b[16] = S2_q_b[16]_PORT_B_data_out[0];


--S4_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[16]_PORT_A_data_in = W1L55;
S4_q_b[16]_PORT_A_data_in_reg = DFFE(S4_q_b[16]_PORT_A_data_in, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[16]_PORT_A_address_reg = DFFE(S4_q_b[16]_PORT_A_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[16]_PORT_B_address_reg = DFFE(S4_q_b[16]_PORT_B_address, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_A_write_enable = H1L6;
S4_q_b[16]_PORT_A_write_enable_reg = DFFE(S4_q_b[16]_PORT_A_write_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_PORT_B_read_enable = VCC;
S4_q_b[16]_PORT_B_read_enable_reg = DFFE(S4_q_b[16]_PORT_B_read_enable, S4_q_b[16]_clock_0, , , );
S4_q_b[16]_clock_0 = LB1__clk1;
S4_q_b[16]_PORT_B_data_out = MEMORY(S4_q_b[16]_PORT_A_data_in_reg, , S4_q_b[16]_PORT_A_address_reg, S4_q_b[16]_PORT_B_address_reg, S4_q_b[16]_PORT_A_write_enable_reg, S4_q_b[16]_PORT_B_read_enable_reg, , , S4_q_b[16]_clock_0, , , , , );
S4_q_b[16] = S4_q_b[16]_PORT_B_data_out[0];


--W1L651 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11401
--operation mode is normal

W1L651 = A1L372 & (W1L2 & S2_q_b[16] # !W1L2 & S4_q_b[16]);


--S6_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[16]_PORT_A_data_in = W1L55;
S6_q_b[16]_PORT_A_data_in_reg = DFFE(S6_q_b[16]_PORT_A_data_in, S6_q_b[16]_clock_0, , , );
S6_q_b[16]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[16]_PORT_A_address_reg = DFFE(S6_q_b[16]_PORT_A_address, S6_q_b[16]_clock_0, , , );
S6_q_b[16]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[16]_PORT_B_address_reg = DFFE(S6_q_b[16]_PORT_B_address, S6_q_b[16]_clock_0, , , );
S6_q_b[16]_PORT_A_write_enable = H1L8;
S6_q_b[16]_PORT_A_write_enable_reg = DFFE(S6_q_b[16]_PORT_A_write_enable, S6_q_b[16]_clock_0, , , );
S6_q_b[16]_PORT_B_read_enable = VCC;
S6_q_b[16]_PORT_B_read_enable_reg = DFFE(S6_q_b[16]_PORT_B_read_enable, S6_q_b[16]_clock_0, , , );
S6_q_b[16]_clock_0 = LB1__clk1;
S6_q_b[16]_PORT_B_data_out = MEMORY(S6_q_b[16]_PORT_A_data_in_reg, , S6_q_b[16]_PORT_A_address_reg, S6_q_b[16]_PORT_B_address_reg, S6_q_b[16]_PORT_A_write_enable_reg, S6_q_b[16]_PORT_B_read_enable_reg, , , S6_q_b[16]_clock_0, , , , , );
S6_q_b[16] = S6_q_b[16]_PORT_B_data_out[0];


--J21_reg_o[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[16]
--operation mode is normal

J21_reg_o[16]_lut_out = W1L55;
J21_reg_o[16] = DFFEA(J21_reg_o[16]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L751 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11402
--operation mode is normal

W1L751 = S6_q_b[16] & (A1L952 # A1L852 & J21_reg_o[16]) # !S6_q_b[16] & A1L852 & J21_reg_o[16];


--W1L851 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11403
--operation mode is normal

W1L851 = H1L7 & !W1L87 & (W1L651 # W1L751);


--HB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4595
--operation mode is normal

HB1L48 = J62_reg_o[16] & (A1L662 # HB1_row_length_data[16] & A1L062) # !J62_reg_o[16] & HB1_row_length_data[16] & A1L062;


--J72_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16]
--operation mode is normal

J72_reg_o[16]_lut_out = W1L55;
J72_reg_o[16] = DFFEA(J72_reg_o[16]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4596
--operation mode is normal

HB1L58 = A1L762 & (HB1_init_window_req_data[16] # A1L262 & J72_reg_o[16]) # !A1L762 & A1L262 & J72_reg_o[16];


--J82_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]
--operation mode is normal

J82_reg_o[16]_lut_out = W1L55;
J82_reg_o[16] = DFFEA(J82_reg_o[16]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16]
--operation mode is normal

J52_reg_o[16]_lut_out = W1L55;
J52_reg_o[16] = DFFEA(J52_reg_o[16]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4597
--operation mode is normal

HB1L68 = A1L462 & (J52_reg_o[16] # A1L362 & J82_reg_o[16]) # !A1L462 & A1L362 & J82_reg_o[16];


--HB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4598
--operation mode is normal

HB1L78 = A1L562 & (J42_reg_o[16] # A1L162 & HB1_num_rows_data[16]) # !A1L562 & A1L162 & HB1_num_rows_data[16];


--HB1L88 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4599
--operation mode is normal

HB1L88 = HB1L48 # HB1L58 # HB1L68 # HB1L78;


--W1L951 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11404
--operation mode is normal

W1L951 = W1L851 # W1L29 & HB1L88;


--J31_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16]
--operation mode is normal

J31_reg_o[16]_lut_out = U1L661Q & J91_reg_o[16];
J31_reg_o[16] = DFFEA(J31_reg_o[16]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17]
--operation mode is normal

J61_reg_o[17]_lut_out = J41_reg_o[17];
J61_reg_o[17] = DFFEA(J61_reg_o[17]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[17]_PORT_A_data_in = W1L361;
X2_q_b[17]_PORT_A_data_in_reg = DFFE(X2_q_b[17]_PORT_A_data_in, X2_q_b[17]_clock_0, , , );
X2_q_b[17]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[17]_PORT_A_address_reg = DFFE(X2_q_b[17]_PORT_A_address, X2_q_b[17]_clock_0, , , );
X2_q_b[17]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[17]_PORT_B_address_reg = DFFE(X2_q_b[17]_PORT_B_address, X2_q_b[17]_clock_1, , , );
X2_q_b[17]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[17]_PORT_A_write_enable_reg = DFFE(X2_q_b[17]_PORT_A_write_enable, X2_q_b[17]_clock_0, , , );
X2_q_b[17]_PORT_B_read_enable = VCC;
X2_q_b[17]_PORT_B_read_enable_reg = DFFE(X2_q_b[17]_PORT_B_read_enable, X2_q_b[17]_clock_1, , , );
X2_q_b[17]_clock_0 = LB1__clk0;
X2_q_b[17]_clock_1 = !LB1__clk0;
X2_q_b[17]_PORT_B_data_out = MEMORY(X2_q_b[17]_PORT_A_data_in_reg, , X2_q_b[17]_PORT_A_address_reg, X2_q_b[17]_PORT_B_address_reg, X2_q_b[17]_PORT_A_write_enable_reg, X2_q_b[17]_PORT_B_read_enable_reg, , , X2_q_b[17]_clock_0, X2_q_b[17]_clock_1, , , , );
X2_q_b[17] = X2_q_b[17]_PORT_B_data_out[0];


--BB4L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6065
--operation mode is normal

BB4L96 = BB4L43 & (V1L26 & J61_reg_o[17] # !V1L26 & X2_q_b[17]);


--J51_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17]
--operation mode is normal

J51_reg_o[17]_lut_out = J31_reg_o[17];
J51_reg_o[17] = DFFEA(J51_reg_o[17]_lut_out, LB1__clk0, !rst, , , , );


--BB4L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066
--operation mode is normal

BB4L07 = V1L26 & V1L76 & V1L36 & J51_reg_o[17];


--BB4_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18]
--operation mode is normal

BB4_reg[18]_lut_out = BB4L17 # BB4L27 # BB4_reg[19] & !V1L76;
BB4_reg[18] = DFFEA(BB4_reg[18]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14]
--operation mode is normal

AB2_crc_reg[14]_lut_out = AB2_crc_reg[13] & !V1L96Q;
AB2_crc_reg[14] = DFFEA(AB2_crc_reg[14]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[18]~691
--operation mode is normal

V1L69 = V1L721 & BB4_reg[18] # !V1L721 & AB2L94 & AB2_crc_reg[14];


--EB1_q_b[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[19]_PORT_A_data_in = V1L79;
EB1_q_b[19]_PORT_A_data_in_reg = DFFE(EB1_q_b[19]_PORT_A_data_in, EB1_q_b[19]_clock_0, , , );
EB1_q_b[19]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[19]_PORT_A_address_reg = DFFE(EB1_q_b[19]_PORT_A_address, EB1_q_b[19]_clock_0, , , );
EB1_q_b[19]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[19]_PORT_B_address_reg = DFFE(EB1_q_b[19]_PORT_B_address, EB1_q_b[19]_clock_1, , , );
EB1_q_b[19]_PORT_A_write_enable = V1L111;
EB1_q_b[19]_PORT_A_write_enable_reg = DFFE(EB1_q_b[19]_PORT_A_write_enable, EB1_q_b[19]_clock_0, , , );
EB1_q_b[19]_PORT_B_read_enable = VCC;
EB1_q_b[19]_PORT_B_read_enable_reg = DFFE(EB1_q_b[19]_PORT_B_read_enable, EB1_q_b[19]_clock_1, , , );
EB1_q_b[19]_clock_0 = LB1__clk0;
EB1_q_b[19]_clock_1 = !LB1__clk0;
EB1_q_b[19]_PORT_B_data_out = MEMORY(EB1_q_b[19]_PORT_A_data_in_reg, , EB1_q_b[19]_PORT_A_address_reg, EB1_q_b[19]_PORT_B_address_reg, EB1_q_b[19]_PORT_A_write_enable_reg, EB1_q_b[19]_PORT_B_read_enable_reg, , , EB1_q_b[19]_clock_0, EB1_q_b[19]_clock_1, , , , );
EB1_q_b[19] = EB1_q_b[19]_PORT_B_data_out[0];


--BB5_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[21]
--operation mode is normal

BB5_reg[21]_lut_out = CB1L4Q & EB1_q_b[20] & DB1L07Q # !CB1L4Q & BB5_reg[22];
BB5_reg[21] = DFFEA(BB5_reg[21]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L114 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~84
--operation mode is arithmetic

GB1L114 = CARRY(M11_safe_q[13] & (!GB1L904 # !GB1L72) # !M11_safe_q[13] & !GB1L72 & !GB1L904);


--GB1L151 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~91
--operation mode is arithmetic

GB1L151_carry_eqn = GB1L051;
GB1L151 = J42_reg_o[12] $ GB1L151_carry_eqn;

--GB1L251 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~91COUT
--operation mode is arithmetic

GB1L251 = CARRY(J42_reg_o[12] # !GB1L051);


--GB1L474 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~116
--operation mode is arithmetic

GB1L474 = CARRY(M21_safe_q[13] & (!GB1L274 # !GB1L09) # !M21_safe_q[13] & !GB1L09 & !GB1L274);


--GB1L182 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~18
--operation mode is arithmetic

GB1L182 = CARRY(M21_safe_q[11] & (!GB1L972 # !GB1L941) # !M21_safe_q[11] & !GB1L941 & !GB1L972);


--GB1L412 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~123
--operation mode is arithmetic

GB1L412_carry_eqn = GB1L312;
GB1L412 = GB1L88 $ GB1L412_carry_eqn;

--GB1L512 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~123COUT
--operation mode is arithmetic

GB1L512 = CARRY(GB1L88 # !GB1L312);


--GB1L443 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~50
--operation mode is arithmetic

GB1L443 = CARRY(GB1L212 & (!GB1L243 # !M21_safe_q[11]) # !GB1L212 & !M21_safe_q[11] & !GB1L243);


--J91_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16]
--operation mode is normal

J91_reg_o[16]_lut_out = BB1_reg[16];
J91_reg_o[16] = DFFEA(J91_reg_o[16]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[17]_PORT_A_data_in = W1L65;
S2_q_b[17]_PORT_A_data_in_reg = DFFE(S2_q_b[17]_PORT_A_data_in, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[17]_PORT_A_address_reg = DFFE(S2_q_b[17]_PORT_A_address, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[17]_PORT_B_address_reg = DFFE(S2_q_b[17]_PORT_B_address, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_A_write_enable = H1L5;
S2_q_b[17]_PORT_A_write_enable_reg = DFFE(S2_q_b[17]_PORT_A_write_enable, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_PORT_B_read_enable = VCC;
S2_q_b[17]_PORT_B_read_enable_reg = DFFE(S2_q_b[17]_PORT_B_read_enable, S2_q_b[17]_clock_0, , , );
S2_q_b[17]_clock_0 = LB1__clk1;
S2_q_b[17]_PORT_B_data_out = MEMORY(S2_q_b[17]_PORT_A_data_in_reg, , S2_q_b[17]_PORT_A_address_reg, S2_q_b[17]_PORT_B_address_reg, S2_q_b[17]_PORT_A_write_enable_reg, S2_q_b[17]_PORT_B_read_enable_reg, , , S2_q_b[17]_clock_0, , , , , );
S2_q_b[17] = S2_q_b[17]_PORT_B_data_out[0];


--S4_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[17]_PORT_A_data_in = W1L65;
S4_q_b[17]_PORT_A_data_in_reg = DFFE(S4_q_b[17]_PORT_A_data_in, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[17]_PORT_A_address_reg = DFFE(S4_q_b[17]_PORT_A_address, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[17]_PORT_B_address_reg = DFFE(S4_q_b[17]_PORT_B_address, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_A_write_enable = H1L6;
S4_q_b[17]_PORT_A_write_enable_reg = DFFE(S4_q_b[17]_PORT_A_write_enable, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_PORT_B_read_enable = VCC;
S4_q_b[17]_PORT_B_read_enable_reg = DFFE(S4_q_b[17]_PORT_B_read_enable, S4_q_b[17]_clock_0, , , );
S4_q_b[17]_clock_0 = LB1__clk1;
S4_q_b[17]_PORT_B_data_out = MEMORY(S4_q_b[17]_PORT_A_data_in_reg, , S4_q_b[17]_PORT_A_address_reg, S4_q_b[17]_PORT_B_address_reg, S4_q_b[17]_PORT_A_write_enable_reg, S4_q_b[17]_PORT_B_read_enable_reg, , , S4_q_b[17]_clock_0, , , , , );
S4_q_b[17] = S4_q_b[17]_PORT_B_data_out[0];


--W1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11405
--operation mode is normal

W1L061 = A1L372 & (W1L2 & S2_q_b[17] # !W1L2 & S4_q_b[17]);


--S6_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[17]_PORT_A_data_in = W1L65;
S6_q_b[17]_PORT_A_data_in_reg = DFFE(S6_q_b[17]_PORT_A_data_in, S6_q_b[17]_clock_0, , , );
S6_q_b[17]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[17]_PORT_A_address_reg = DFFE(S6_q_b[17]_PORT_A_address, S6_q_b[17]_clock_0, , , );
S6_q_b[17]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[17]_PORT_B_address_reg = DFFE(S6_q_b[17]_PORT_B_address, S6_q_b[17]_clock_0, , , );
S6_q_b[17]_PORT_A_write_enable = H1L8;
S6_q_b[17]_PORT_A_write_enable_reg = DFFE(S6_q_b[17]_PORT_A_write_enable, S6_q_b[17]_clock_0, , , );
S6_q_b[17]_PORT_B_read_enable = VCC;
S6_q_b[17]_PORT_B_read_enable_reg = DFFE(S6_q_b[17]_PORT_B_read_enable, S6_q_b[17]_clock_0, , , );
S6_q_b[17]_clock_0 = LB1__clk1;
S6_q_b[17]_PORT_B_data_out = MEMORY(S6_q_b[17]_PORT_A_data_in_reg, , S6_q_b[17]_PORT_A_address_reg, S6_q_b[17]_PORT_B_address_reg, S6_q_b[17]_PORT_A_write_enable_reg, S6_q_b[17]_PORT_B_read_enable_reg, , , S6_q_b[17]_clock_0, , , , , );
S6_q_b[17] = S6_q_b[17]_PORT_B_data_out[0];


--J21_reg_o[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[17]
--operation mode is normal

J21_reg_o[17]_lut_out = W1L65;
J21_reg_o[17] = DFFEA(J21_reg_o[17]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11406
--operation mode is normal

W1L161 = S6_q_b[17] & (A1L952 # A1L852 & J21_reg_o[17]) # !S6_q_b[17] & A1L852 & J21_reg_o[17];


--W1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11407
--operation mode is normal

W1L261 = H1L7 & !W1L87 & (W1L061 # W1L161);


--HB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4600
--operation mode is normal

HB1L98 = J62_reg_o[17] & (A1L662 # HB1_row_length_data[17] & A1L062) # !J62_reg_o[17] & HB1_row_length_data[17] & A1L062;


--J72_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17]
--operation mode is normal

J72_reg_o[17]_lut_out = W1L65;
J72_reg_o[17] = DFFEA(J72_reg_o[17]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4601
--operation mode is normal

HB1L09 = A1L762 & (HB1_init_window_req_data[17] # A1L262 & J72_reg_o[17]) # !A1L762 & A1L262 & J72_reg_o[17];


--J82_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]
--operation mode is normal

J82_reg_o[17]_lut_out = W1L65;
J82_reg_o[17] = DFFEA(J82_reg_o[17]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17]
--operation mode is normal

J52_reg_o[17]_lut_out = W1L65;
J52_reg_o[17] = DFFEA(J52_reg_o[17]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4602
--operation mode is normal

HB1L19 = A1L462 & (J52_reg_o[17] # A1L362 & J82_reg_o[17]) # !A1L462 & A1L362 & J82_reg_o[17];


--HB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4603
--operation mode is normal

HB1L29 = A1L562 & (J42_reg_o[17] # A1L162 & HB1_num_rows_data[17]) # !A1L562 & A1L162 & HB1_num_rows_data[17];


--HB1L39 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4604
--operation mode is normal

HB1L39 = HB1L98 # HB1L09 # HB1L19 # HB1L29;


--W1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11408
--operation mode is normal

W1L361 = W1L261 # W1L29 & HB1L39;


--J31_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17]
--operation mode is normal

J31_reg_o[17]_lut_out = U1L761Q # U1L661Q & J91_reg_o[17];
J31_reg_o[17] = DFFEA(J31_reg_o[17]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18]
--operation mode is normal

J61_reg_o[18]_lut_out = J41_reg_o[18];
J61_reg_o[18] = DFFEA(J61_reg_o[18]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[18]_PORT_A_data_in = W1L761;
X2_q_b[18]_PORT_A_data_in_reg = DFFE(X2_q_b[18]_PORT_A_data_in, X2_q_b[18]_clock_0, , , );
X2_q_b[18]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[18]_PORT_A_address_reg = DFFE(X2_q_b[18]_PORT_A_address, X2_q_b[18]_clock_0, , , );
X2_q_b[18]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[18]_PORT_B_address_reg = DFFE(X2_q_b[18]_PORT_B_address, X2_q_b[18]_clock_1, , , );
X2_q_b[18]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[18]_PORT_A_write_enable_reg = DFFE(X2_q_b[18]_PORT_A_write_enable, X2_q_b[18]_clock_0, , , );
X2_q_b[18]_PORT_B_read_enable = VCC;
X2_q_b[18]_PORT_B_read_enable_reg = DFFE(X2_q_b[18]_PORT_B_read_enable, X2_q_b[18]_clock_1, , , );
X2_q_b[18]_clock_0 = LB1__clk0;
X2_q_b[18]_clock_1 = !LB1__clk0;
X2_q_b[18]_PORT_B_data_out = MEMORY(X2_q_b[18]_PORT_A_data_in_reg, , X2_q_b[18]_PORT_A_address_reg, X2_q_b[18]_PORT_B_address_reg, X2_q_b[18]_PORT_A_write_enable_reg, X2_q_b[18]_PORT_B_read_enable_reg, , , X2_q_b[18]_clock_0, X2_q_b[18]_clock_1, , , , );
X2_q_b[18] = X2_q_b[18]_PORT_B_data_out[0];


--BB4L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6068
--operation mode is normal

BB4L17 = BB4L43 & (V1L26 & J61_reg_o[18] # !V1L26 & X2_q_b[18]);


--J51_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18]
--operation mode is normal

J51_reg_o[18]_lut_out = J31_reg_o[18];
J51_reg_o[18] = DFFEA(J51_reg_o[18]_lut_out, LB1__clk0, !rst, , , , );


--BB4L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069
--operation mode is normal

BB4L27 = V1L26 & V1L76 & V1L36 & J51_reg_o[18];


--BB4_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19]
--operation mode is normal

BB4_reg[19]_lut_out = BB4L37 # BB4L47 # BB4_reg[20] & !V1L76;
BB4_reg[19] = DFFEA(BB4_reg[19]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13]
--operation mode is normal

AB2_crc_reg[13]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[12]);
AB2_crc_reg[13] = DFFEA(AB2_crc_reg[13]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[19]~692
--operation mode is normal

V1L79 = V1L721 & BB4_reg[19] # !V1L721 & AB2L94 & AB2_crc_reg[13];


--EB1_q_b[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[20]_PORT_A_data_in = V1L89;
EB1_q_b[20]_PORT_A_data_in_reg = DFFE(EB1_q_b[20]_PORT_A_data_in, EB1_q_b[20]_clock_0, , , );
EB1_q_b[20]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[20]_PORT_A_address_reg = DFFE(EB1_q_b[20]_PORT_A_address, EB1_q_b[20]_clock_0, , , );
EB1_q_b[20]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[20]_PORT_B_address_reg = DFFE(EB1_q_b[20]_PORT_B_address, EB1_q_b[20]_clock_1, , , );
EB1_q_b[20]_PORT_A_write_enable = V1L111;
EB1_q_b[20]_PORT_A_write_enable_reg = DFFE(EB1_q_b[20]_PORT_A_write_enable, EB1_q_b[20]_clock_0, , , );
EB1_q_b[20]_PORT_B_read_enable = VCC;
EB1_q_b[20]_PORT_B_read_enable_reg = DFFE(EB1_q_b[20]_PORT_B_read_enable, EB1_q_b[20]_clock_1, , , );
EB1_q_b[20]_clock_0 = LB1__clk0;
EB1_q_b[20]_clock_1 = !LB1__clk0;
EB1_q_b[20]_PORT_B_data_out = MEMORY(EB1_q_b[20]_PORT_A_data_in_reg, , EB1_q_b[20]_PORT_A_address_reg, EB1_q_b[20]_PORT_B_address_reg, EB1_q_b[20]_PORT_A_write_enable_reg, EB1_q_b[20]_PORT_B_read_enable_reg, , , EB1_q_b[20]_clock_0, EB1_q_b[20]_clock_1, , , , );
EB1_q_b[20] = EB1_q_b[20]_PORT_B_data_out[0];


--BB5_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[22]
--operation mode is normal

BB5_reg[22]_lut_out = CB1L4Q & EB1_q_b[21] & DB1L07Q # !CB1L4Q & BB5_reg[23];
BB5_reg[22] = DFFEA(BB5_reg[22]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L904 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~83
--operation mode is arithmetic

GB1L904 = CARRY(M11_safe_q[12] & GB1L52 & !GB1L704 # !M11_safe_q[12] & (GB1L52 # !GB1L704));


--GB1L941 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~90
--operation mode is arithmetic

GB1L941_carry_eqn = GB1L841;
GB1L941 = J42_reg_o[11] $ !GB1L941_carry_eqn;

--GB1L051 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~90COUT
--operation mode is arithmetic

GB1L051 = CARRY(!J42_reg_o[11] & !GB1L841);


--GB1L274 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~115
--operation mode is arithmetic

GB1L274 = CARRY(M21_safe_q[12] & GB1L88 & !GB1L074 # !M21_safe_q[12] & (GB1L88 # !GB1L074));


--GB1L972 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~17
--operation mode is arithmetic

GB1L972 = CARRY(M21_safe_q[10] & GB1L741 & !GB1L772 # !M21_safe_q[10] & (GB1L741 # !GB1L772));


--GB1L212 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~122
--operation mode is arithmetic

GB1L212_carry_eqn = GB1L112;
GB1L212 = GB1L68 $ !GB1L212_carry_eqn;

--GB1L312 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~122COUT
--operation mode is arithmetic

GB1L312 = CARRY(!GB1L68 & !GB1L112);


--GB1L243 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~49
--operation mode is arithmetic

GB1L243 = CARRY(GB1L012 & M21_safe_q[10] & !GB1L043 # !GB1L012 & (M21_safe_q[10] # !GB1L043));


--J91_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17]
--operation mode is normal

J91_reg_o[17]_lut_out = BB1_reg[17];
J91_reg_o[17] = DFFEA(J91_reg_o[17]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[18]_PORT_A_data_in = W1L75;
S2_q_b[18]_PORT_A_data_in_reg = DFFE(S2_q_b[18]_PORT_A_data_in, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[18]_PORT_A_address_reg = DFFE(S2_q_b[18]_PORT_A_address, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[18]_PORT_B_address_reg = DFFE(S2_q_b[18]_PORT_B_address, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_A_write_enable = H1L5;
S2_q_b[18]_PORT_A_write_enable_reg = DFFE(S2_q_b[18]_PORT_A_write_enable, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_PORT_B_read_enable = VCC;
S2_q_b[18]_PORT_B_read_enable_reg = DFFE(S2_q_b[18]_PORT_B_read_enable, S2_q_b[18]_clock_0, , , );
S2_q_b[18]_clock_0 = LB1__clk1;
S2_q_b[18]_PORT_B_data_out = MEMORY(S2_q_b[18]_PORT_A_data_in_reg, , S2_q_b[18]_PORT_A_address_reg, S2_q_b[18]_PORT_B_address_reg, S2_q_b[18]_PORT_A_write_enable_reg, S2_q_b[18]_PORT_B_read_enable_reg, , , S2_q_b[18]_clock_0, , , , , );
S2_q_b[18] = S2_q_b[18]_PORT_B_data_out[0];


--S4_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[18]_PORT_A_data_in = W1L75;
S4_q_b[18]_PORT_A_data_in_reg = DFFE(S4_q_b[18]_PORT_A_data_in, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[18]_PORT_A_address_reg = DFFE(S4_q_b[18]_PORT_A_address, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[18]_PORT_B_address_reg = DFFE(S4_q_b[18]_PORT_B_address, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_A_write_enable = H1L6;
S4_q_b[18]_PORT_A_write_enable_reg = DFFE(S4_q_b[18]_PORT_A_write_enable, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_PORT_B_read_enable = VCC;
S4_q_b[18]_PORT_B_read_enable_reg = DFFE(S4_q_b[18]_PORT_B_read_enable, S4_q_b[18]_clock_0, , , );
S4_q_b[18]_clock_0 = LB1__clk1;
S4_q_b[18]_PORT_B_data_out = MEMORY(S4_q_b[18]_PORT_A_data_in_reg, , S4_q_b[18]_PORT_A_address_reg, S4_q_b[18]_PORT_B_address_reg, S4_q_b[18]_PORT_A_write_enable_reg, S4_q_b[18]_PORT_B_read_enable_reg, , , S4_q_b[18]_clock_0, , , , , );
S4_q_b[18] = S4_q_b[18]_PORT_B_data_out[0];


--W1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11409
--operation mode is normal

W1L461 = A1L372 & (W1L2 & S2_q_b[18] # !W1L2 & S4_q_b[18]);


--S6_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[18]_PORT_A_data_in = W1L75;
S6_q_b[18]_PORT_A_data_in_reg = DFFE(S6_q_b[18]_PORT_A_data_in, S6_q_b[18]_clock_0, , , );
S6_q_b[18]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[18]_PORT_A_address_reg = DFFE(S6_q_b[18]_PORT_A_address, S6_q_b[18]_clock_0, , , );
S6_q_b[18]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[18]_PORT_B_address_reg = DFFE(S6_q_b[18]_PORT_B_address, S6_q_b[18]_clock_0, , , );
S6_q_b[18]_PORT_A_write_enable = H1L8;
S6_q_b[18]_PORT_A_write_enable_reg = DFFE(S6_q_b[18]_PORT_A_write_enable, S6_q_b[18]_clock_0, , , );
S6_q_b[18]_PORT_B_read_enable = VCC;
S6_q_b[18]_PORT_B_read_enable_reg = DFFE(S6_q_b[18]_PORT_B_read_enable, S6_q_b[18]_clock_0, , , );
S6_q_b[18]_clock_0 = LB1__clk1;
S6_q_b[18]_PORT_B_data_out = MEMORY(S6_q_b[18]_PORT_A_data_in_reg, , S6_q_b[18]_PORT_A_address_reg, S6_q_b[18]_PORT_B_address_reg, S6_q_b[18]_PORT_A_write_enable_reg, S6_q_b[18]_PORT_B_read_enable_reg, , , S6_q_b[18]_clock_0, , , , , );
S6_q_b[18] = S6_q_b[18]_PORT_B_data_out[0];


--J21_reg_o[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[18]
--operation mode is normal

J21_reg_o[18]_lut_out = W1L75;
J21_reg_o[18] = DFFEA(J21_reg_o[18]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11410
--operation mode is normal

W1L561 = S6_q_b[18] & (A1L952 # A1L852 & J21_reg_o[18]) # !S6_q_b[18] & A1L852 & J21_reg_o[18];


--W1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11411
--operation mode is normal

W1L661 = H1L7 & !W1L87 & (W1L461 # W1L561);


--HB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4605
--operation mode is normal

HB1L49 = J62_reg_o[18] & (A1L662 # HB1_row_length_data[18] & A1L062) # !J62_reg_o[18] & HB1_row_length_data[18] & A1L062;


--J72_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18]
--operation mode is normal

J72_reg_o[18]_lut_out = W1L75;
J72_reg_o[18] = DFFEA(J72_reg_o[18]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4606
--operation mode is normal

HB1L59 = A1L762 & (HB1_init_window_req_data[18] # A1L262 & J72_reg_o[18]) # !A1L762 & A1L262 & J72_reg_o[18];


--J82_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]
--operation mode is normal

J82_reg_o[18]_lut_out = W1L75;
J82_reg_o[18] = DFFEA(J82_reg_o[18]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18]
--operation mode is normal

J52_reg_o[18]_lut_out = W1L75;
J52_reg_o[18] = DFFEA(J52_reg_o[18]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4607
--operation mode is normal

HB1L69 = A1L462 & (J52_reg_o[18] # A1L362 & J82_reg_o[18]) # !A1L462 & A1L362 & J82_reg_o[18];


--HB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4608
--operation mode is normal

HB1L79 = A1L562 & (J42_reg_o[18] # A1L162 & HB1_num_rows_data[18]) # !A1L562 & A1L162 & HB1_num_rows_data[18];


--HB1L89 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4609
--operation mode is normal

HB1L89 = HB1L49 # HB1L59 # HB1L69 # HB1L79;


--W1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11412
--operation mode is normal

W1L761 = W1L661 # W1L29 & HB1L89;


--J31_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18]
--operation mode is normal

J31_reg_o[18]_lut_out = U1L661Q & J91_reg_o[18];
J31_reg_o[18] = DFFEA(J31_reg_o[18]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19]
--operation mode is normal

J61_reg_o[19]_lut_out = J41_reg_o[19];
J61_reg_o[19] = DFFEA(J61_reg_o[19]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[19]_PORT_A_data_in = W1L171;
X2_q_b[19]_PORT_A_data_in_reg = DFFE(X2_q_b[19]_PORT_A_data_in, X2_q_b[19]_clock_0, , , );
X2_q_b[19]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[19]_PORT_A_address_reg = DFFE(X2_q_b[19]_PORT_A_address, X2_q_b[19]_clock_0, , , );
X2_q_b[19]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[19]_PORT_B_address_reg = DFFE(X2_q_b[19]_PORT_B_address, X2_q_b[19]_clock_1, , , );
X2_q_b[19]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[19]_PORT_A_write_enable_reg = DFFE(X2_q_b[19]_PORT_A_write_enable, X2_q_b[19]_clock_0, , , );
X2_q_b[19]_PORT_B_read_enable = VCC;
X2_q_b[19]_PORT_B_read_enable_reg = DFFE(X2_q_b[19]_PORT_B_read_enable, X2_q_b[19]_clock_1, , , );
X2_q_b[19]_clock_0 = LB1__clk0;
X2_q_b[19]_clock_1 = !LB1__clk0;
X2_q_b[19]_PORT_B_data_out = MEMORY(X2_q_b[19]_PORT_A_data_in_reg, , X2_q_b[19]_PORT_A_address_reg, X2_q_b[19]_PORT_B_address_reg, X2_q_b[19]_PORT_A_write_enable_reg, X2_q_b[19]_PORT_B_read_enable_reg, , , X2_q_b[19]_clock_0, X2_q_b[19]_clock_1, , , , );
X2_q_b[19] = X2_q_b[19]_PORT_B_data_out[0];


--BB4L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6071
--operation mode is normal

BB4L37 = BB4L43 & (V1L26 & J61_reg_o[19] # !V1L26 & X2_q_b[19]);


--J51_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19]
--operation mode is normal

J51_reg_o[19]_lut_out = J31_reg_o[19];
J51_reg_o[19] = DFFEA(J51_reg_o[19]_lut_out, LB1__clk0, !rst, , , , );


--BB4L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072
--operation mode is normal

BB4L47 = V1L26 & V1L76 & V1L36 & J51_reg_o[19];


--BB4_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20]
--operation mode is normal

BB4_reg[20]_lut_out = BB4L57 # BB4L67 # BB4_reg[21] & !V1L76;
BB4_reg[20] = DFFEA(BB4_reg[20]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12]
--operation mode is normal

AB2_crc_reg[12]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[11]);
AB2_crc_reg[12] = DFFEA(AB2_crc_reg[12]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[20]~693
--operation mode is normal

V1L89 = V1L721 & BB4_reg[20] # !V1L721 & AB2L94 & AB2_crc_reg[12];


--EB1_q_b[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[21]_PORT_A_data_in = V1L99;
EB1_q_b[21]_PORT_A_data_in_reg = DFFE(EB1_q_b[21]_PORT_A_data_in, EB1_q_b[21]_clock_0, , , );
EB1_q_b[21]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[21]_PORT_A_address_reg = DFFE(EB1_q_b[21]_PORT_A_address, EB1_q_b[21]_clock_0, , , );
EB1_q_b[21]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[21]_PORT_B_address_reg = DFFE(EB1_q_b[21]_PORT_B_address, EB1_q_b[21]_clock_1, , , );
EB1_q_b[21]_PORT_A_write_enable = V1L111;
EB1_q_b[21]_PORT_A_write_enable_reg = DFFE(EB1_q_b[21]_PORT_A_write_enable, EB1_q_b[21]_clock_0, , , );
EB1_q_b[21]_PORT_B_read_enable = VCC;
EB1_q_b[21]_PORT_B_read_enable_reg = DFFE(EB1_q_b[21]_PORT_B_read_enable, EB1_q_b[21]_clock_1, , , );
EB1_q_b[21]_clock_0 = LB1__clk0;
EB1_q_b[21]_clock_1 = !LB1__clk0;
EB1_q_b[21]_PORT_B_data_out = MEMORY(EB1_q_b[21]_PORT_A_data_in_reg, , EB1_q_b[21]_PORT_A_address_reg, EB1_q_b[21]_PORT_B_address_reg, EB1_q_b[21]_PORT_A_write_enable_reg, EB1_q_b[21]_PORT_B_read_enable_reg, , , EB1_q_b[21]_clock_0, EB1_q_b[21]_clock_1, , , , );
EB1_q_b[21] = EB1_q_b[21]_PORT_B_data_out[0];


--BB5_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[23]
--operation mode is normal

BB5_reg[23]_lut_out = CB1L4Q & EB1_q_b[22] & DB1L07Q # !CB1L4Q & BB5_reg[24];
BB5_reg[23] = DFFEA(BB5_reg[23]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L704 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~82
--operation mode is arithmetic

GB1L704 = CARRY(M11_safe_q[11] & (!GB1L504 # !GB1L32) # !M11_safe_q[11] & !GB1L32 & !GB1L504);


--GB1L741 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~89
--operation mode is arithmetic

GB1L741_carry_eqn = GB1L641;
GB1L741 = J42_reg_o[10] $ GB1L741_carry_eqn;

--GB1L841 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~89COUT
--operation mode is arithmetic

GB1L841 = CARRY(J42_reg_o[10] # !GB1L641);


--GB1L074 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~114
--operation mode is arithmetic

GB1L074 = CARRY(M21_safe_q[11] & (!GB1L864 # !GB1L68) # !M21_safe_q[11] & !GB1L68 & !GB1L864);


--GB1L772 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~16
--operation mode is arithmetic

GB1L772 = CARRY(M21_safe_q[9] & (!GB1L572 # !GB1L541) # !M21_safe_q[9] & !GB1L541 & !GB1L572);


--GB1L012 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~121
--operation mode is arithmetic

GB1L012_carry_eqn = GB1L902;
GB1L012 = GB1L48 $ GB1L012_carry_eqn;

--GB1L112 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~121COUT
--operation mode is arithmetic

GB1L112 = CARRY(GB1L48 # !GB1L902);


--GB1L043 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~48
--operation mode is arithmetic

GB1L043 = CARRY(GB1L802 & (!GB1L833 # !M21_safe_q[9]) # !GB1L802 & !M21_safe_q[9] & !GB1L833);


--J91_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18]
--operation mode is normal

J91_reg_o[18]_lut_out = BB1_reg[18];
J91_reg_o[18] = DFFEA(J91_reg_o[18]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[19]_PORT_A_data_in = W1L85;
S2_q_b[19]_PORT_A_data_in_reg = DFFE(S2_q_b[19]_PORT_A_data_in, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[19]_PORT_A_address_reg = DFFE(S2_q_b[19]_PORT_A_address, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[19]_PORT_B_address_reg = DFFE(S2_q_b[19]_PORT_B_address, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_A_write_enable = H1L5;
S2_q_b[19]_PORT_A_write_enable_reg = DFFE(S2_q_b[19]_PORT_A_write_enable, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_PORT_B_read_enable = VCC;
S2_q_b[19]_PORT_B_read_enable_reg = DFFE(S2_q_b[19]_PORT_B_read_enable, S2_q_b[19]_clock_0, , , );
S2_q_b[19]_clock_0 = LB1__clk1;
S2_q_b[19]_PORT_B_data_out = MEMORY(S2_q_b[19]_PORT_A_data_in_reg, , S2_q_b[19]_PORT_A_address_reg, S2_q_b[19]_PORT_B_address_reg, S2_q_b[19]_PORT_A_write_enable_reg, S2_q_b[19]_PORT_B_read_enable_reg, , , S2_q_b[19]_clock_0, , , , , );
S2_q_b[19] = S2_q_b[19]_PORT_B_data_out[0];


--S4_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[19]_PORT_A_data_in = W1L85;
S4_q_b[19]_PORT_A_data_in_reg = DFFE(S4_q_b[19]_PORT_A_data_in, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[19]_PORT_A_address_reg = DFFE(S4_q_b[19]_PORT_A_address, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[19]_PORT_B_address_reg = DFFE(S4_q_b[19]_PORT_B_address, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_A_write_enable = H1L6;
S4_q_b[19]_PORT_A_write_enable_reg = DFFE(S4_q_b[19]_PORT_A_write_enable, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_PORT_B_read_enable = VCC;
S4_q_b[19]_PORT_B_read_enable_reg = DFFE(S4_q_b[19]_PORT_B_read_enable, S4_q_b[19]_clock_0, , , );
S4_q_b[19]_clock_0 = LB1__clk1;
S4_q_b[19]_PORT_B_data_out = MEMORY(S4_q_b[19]_PORT_A_data_in_reg, , S4_q_b[19]_PORT_A_address_reg, S4_q_b[19]_PORT_B_address_reg, S4_q_b[19]_PORT_A_write_enable_reg, S4_q_b[19]_PORT_B_read_enable_reg, , , S4_q_b[19]_clock_0, , , , , );
S4_q_b[19] = S4_q_b[19]_PORT_B_data_out[0];


--W1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11413
--operation mode is normal

W1L861 = A1L372 & (W1L2 & S2_q_b[19] # !W1L2 & S4_q_b[19]);


--S6_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[19]_PORT_A_data_in = W1L85;
S6_q_b[19]_PORT_A_data_in_reg = DFFE(S6_q_b[19]_PORT_A_data_in, S6_q_b[19]_clock_0, , , );
S6_q_b[19]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[19]_PORT_A_address_reg = DFFE(S6_q_b[19]_PORT_A_address, S6_q_b[19]_clock_0, , , );
S6_q_b[19]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[19]_PORT_B_address_reg = DFFE(S6_q_b[19]_PORT_B_address, S6_q_b[19]_clock_0, , , );
S6_q_b[19]_PORT_A_write_enable = H1L8;
S6_q_b[19]_PORT_A_write_enable_reg = DFFE(S6_q_b[19]_PORT_A_write_enable, S6_q_b[19]_clock_0, , , );
S6_q_b[19]_PORT_B_read_enable = VCC;
S6_q_b[19]_PORT_B_read_enable_reg = DFFE(S6_q_b[19]_PORT_B_read_enable, S6_q_b[19]_clock_0, , , );
S6_q_b[19]_clock_0 = LB1__clk1;
S6_q_b[19]_PORT_B_data_out = MEMORY(S6_q_b[19]_PORT_A_data_in_reg, , S6_q_b[19]_PORT_A_address_reg, S6_q_b[19]_PORT_B_address_reg, S6_q_b[19]_PORT_A_write_enable_reg, S6_q_b[19]_PORT_B_read_enable_reg, , , S6_q_b[19]_clock_0, , , , , );
S6_q_b[19] = S6_q_b[19]_PORT_B_data_out[0];


--J21_reg_o[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[19]
--operation mode is normal

J21_reg_o[19]_lut_out = W1L85;
J21_reg_o[19] = DFFEA(J21_reg_o[19]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11414
--operation mode is normal

W1L961 = S6_q_b[19] & (A1L952 # A1L852 & J21_reg_o[19]) # !S6_q_b[19] & A1L852 & J21_reg_o[19];


--W1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11415
--operation mode is normal

W1L071 = H1L7 & !W1L87 & (W1L861 # W1L961);


--HB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4610
--operation mode is normal

HB1L99 = J62_reg_o[19] & (A1L662 # HB1_row_length_data[19] & A1L062) # !J62_reg_o[19] & HB1_row_length_data[19] & A1L062;


--J72_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19]
--operation mode is normal

J72_reg_o[19]_lut_out = W1L85;
J72_reg_o[19] = DFFEA(J72_reg_o[19]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4611
--operation mode is normal

HB1L001 = A1L762 & (HB1_init_window_req_data[19] # A1L262 & J72_reg_o[19]) # !A1L762 & A1L262 & J72_reg_o[19];


--J82_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]
--operation mode is normal

J82_reg_o[19]_lut_out = W1L85;
J82_reg_o[19] = DFFEA(J82_reg_o[19]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19]
--operation mode is normal

J52_reg_o[19]_lut_out = W1L85;
J52_reg_o[19] = DFFEA(J52_reg_o[19]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4612
--operation mode is normal

HB1L101 = A1L462 & (J52_reg_o[19] # A1L362 & J82_reg_o[19]) # !A1L462 & A1L362 & J82_reg_o[19];


--HB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4613
--operation mode is normal

HB1L201 = A1L562 & (J42_reg_o[19] # A1L162 & HB1_num_rows_data[19]) # !A1L562 & A1L162 & HB1_num_rows_data[19];


--HB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4614
--operation mode is normal

HB1L301 = HB1L99 # HB1L001 # HB1L101 # HB1L201;


--W1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11416
--operation mode is normal

W1L171 = W1L071 # W1L29 & HB1L301;


--J31_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19]
--operation mode is normal

J31_reg_o[19]_lut_out = U1L761Q # U1L661Q & J91_reg_o[19];
J31_reg_o[19] = DFFEA(J31_reg_o[19]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20]
--operation mode is normal

J61_reg_o[20]_lut_out = J41_reg_o[20];
J61_reg_o[20] = DFFEA(J61_reg_o[20]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[20]_PORT_A_data_in = W1L571;
X2_q_b[20]_PORT_A_data_in_reg = DFFE(X2_q_b[20]_PORT_A_data_in, X2_q_b[20]_clock_0, , , );
X2_q_b[20]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[20]_PORT_A_address_reg = DFFE(X2_q_b[20]_PORT_A_address, X2_q_b[20]_clock_0, , , );
X2_q_b[20]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[20]_PORT_B_address_reg = DFFE(X2_q_b[20]_PORT_B_address, X2_q_b[20]_clock_1, , , );
X2_q_b[20]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[20]_PORT_A_write_enable_reg = DFFE(X2_q_b[20]_PORT_A_write_enable, X2_q_b[20]_clock_0, , , );
X2_q_b[20]_PORT_B_read_enable = VCC;
X2_q_b[20]_PORT_B_read_enable_reg = DFFE(X2_q_b[20]_PORT_B_read_enable, X2_q_b[20]_clock_1, , , );
X2_q_b[20]_clock_0 = LB1__clk0;
X2_q_b[20]_clock_1 = !LB1__clk0;
X2_q_b[20]_PORT_B_data_out = MEMORY(X2_q_b[20]_PORT_A_data_in_reg, , X2_q_b[20]_PORT_A_address_reg, X2_q_b[20]_PORT_B_address_reg, X2_q_b[20]_PORT_A_write_enable_reg, X2_q_b[20]_PORT_B_read_enable_reg, , , X2_q_b[20]_clock_0, X2_q_b[20]_clock_1, , , , );
X2_q_b[20] = X2_q_b[20]_PORT_B_data_out[0];


--BB4L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6074
--operation mode is normal

BB4L57 = BB4L43 & (V1L26 & J61_reg_o[20] # !V1L26 & X2_q_b[20]);


--J51_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20]
--operation mode is normal

J51_reg_o[20]_lut_out = J31_reg_o[20];
J51_reg_o[20] = DFFEA(J51_reg_o[20]_lut_out, LB1__clk0, !rst, , , , );


--BB4L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075
--operation mode is normal

BB4L67 = V1L26 & V1L76 & V1L36 & J51_reg_o[20];


--BB4_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21]
--operation mode is normal

BB4_reg[21]_lut_out = BB4L77 # BB4L87 # BB4_reg[22] & !V1L76;
BB4_reg[21] = DFFEA(BB4_reg[21]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11]
--operation mode is normal

AB2_crc_reg[11]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[10]);
AB2_crc_reg[11] = DFFEA(AB2_crc_reg[11]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[21]~694
--operation mode is normal

V1L99 = V1L721 & BB4_reg[21] # !V1L721 & AB2L94 & AB2_crc_reg[11];


--EB1_q_b[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[22]_PORT_A_data_in = V1L001;
EB1_q_b[22]_PORT_A_data_in_reg = DFFE(EB1_q_b[22]_PORT_A_data_in, EB1_q_b[22]_clock_0, , , );
EB1_q_b[22]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[22]_PORT_A_address_reg = DFFE(EB1_q_b[22]_PORT_A_address, EB1_q_b[22]_clock_0, , , );
EB1_q_b[22]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[22]_PORT_B_address_reg = DFFE(EB1_q_b[22]_PORT_B_address, EB1_q_b[22]_clock_1, , , );
EB1_q_b[22]_PORT_A_write_enable = V1L111;
EB1_q_b[22]_PORT_A_write_enable_reg = DFFE(EB1_q_b[22]_PORT_A_write_enable, EB1_q_b[22]_clock_0, , , );
EB1_q_b[22]_PORT_B_read_enable = VCC;
EB1_q_b[22]_PORT_B_read_enable_reg = DFFE(EB1_q_b[22]_PORT_B_read_enable, EB1_q_b[22]_clock_1, , , );
EB1_q_b[22]_clock_0 = LB1__clk0;
EB1_q_b[22]_clock_1 = !LB1__clk0;
EB1_q_b[22]_PORT_B_data_out = MEMORY(EB1_q_b[22]_PORT_A_data_in_reg, , EB1_q_b[22]_PORT_A_address_reg, EB1_q_b[22]_PORT_B_address_reg, EB1_q_b[22]_PORT_A_write_enable_reg, EB1_q_b[22]_PORT_B_read_enable_reg, , , EB1_q_b[22]_clock_0, EB1_q_b[22]_clock_1, , , , );
EB1_q_b[22] = EB1_q_b[22]_PORT_B_data_out[0];


--BB5_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[24]
--operation mode is normal

BB5_reg[24]_lut_out = CB1L4Q & EB1_q_b[23] & DB1L07Q # !CB1L4Q & BB5_reg[25];
BB5_reg[24] = DFFEA(BB5_reg[24]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L504 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~81
--operation mode is arithmetic

GB1L504 = CARRY(M11_safe_q[10] & GB1L12 & !GB1L304 # !M11_safe_q[10] & (GB1L12 # !GB1L304));


--GB1L541 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~88
--operation mode is arithmetic

GB1L541_carry_eqn = GB1L441;
GB1L541 = J42_reg_o[9] $ !GB1L541_carry_eqn;

--GB1L641 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~88COUT
--operation mode is arithmetic

GB1L641 = CARRY(!J42_reg_o[9] & !GB1L441);


--GB1L864 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~113
--operation mode is arithmetic

GB1L864 = CARRY(M21_safe_q[10] & GB1L48 & !GB1L664 # !M21_safe_q[10] & (GB1L48 # !GB1L664));


--GB1L572 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~15
--operation mode is arithmetic

GB1L572 = CARRY(M21_safe_q[8] & GB1L341 & !GB1L372 # !M21_safe_q[8] & (GB1L341 # !GB1L372));


--GB1L802 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~120
--operation mode is arithmetic

GB1L802_carry_eqn = GB1L702;
GB1L802 = GB1L28 $ !GB1L802_carry_eqn;

--GB1L902 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~120COUT
--operation mode is arithmetic

GB1L902 = CARRY(!GB1L28 & !GB1L702);


--GB1L833 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~47
--operation mode is arithmetic

GB1L833 = CARRY(GB1L602 & M21_safe_q[8] & !GB1L633 # !GB1L602 & (M21_safe_q[8] # !GB1L633));


--J91_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19]
--operation mode is normal

J91_reg_o[19]_lut_out = BB1_reg[19];
J91_reg_o[19] = DFFEA(J91_reg_o[19]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[20]_PORT_A_data_in = W1L95;
S2_q_b[20]_PORT_A_data_in_reg = DFFE(S2_q_b[20]_PORT_A_data_in, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[20]_PORT_A_address_reg = DFFE(S2_q_b[20]_PORT_A_address, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[20]_PORT_B_address_reg = DFFE(S2_q_b[20]_PORT_B_address, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_A_write_enable = H1L5;
S2_q_b[20]_PORT_A_write_enable_reg = DFFE(S2_q_b[20]_PORT_A_write_enable, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_PORT_B_read_enable = VCC;
S2_q_b[20]_PORT_B_read_enable_reg = DFFE(S2_q_b[20]_PORT_B_read_enable, S2_q_b[20]_clock_0, , , );
S2_q_b[20]_clock_0 = LB1__clk1;
S2_q_b[20]_PORT_B_data_out = MEMORY(S2_q_b[20]_PORT_A_data_in_reg, , S2_q_b[20]_PORT_A_address_reg, S2_q_b[20]_PORT_B_address_reg, S2_q_b[20]_PORT_A_write_enable_reg, S2_q_b[20]_PORT_B_read_enable_reg, , , S2_q_b[20]_clock_0, , , , , );
S2_q_b[20] = S2_q_b[20]_PORT_B_data_out[0];


--S4_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[20]_PORT_A_data_in = W1L95;
S4_q_b[20]_PORT_A_data_in_reg = DFFE(S4_q_b[20]_PORT_A_data_in, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[20]_PORT_A_address_reg = DFFE(S4_q_b[20]_PORT_A_address, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[20]_PORT_B_address_reg = DFFE(S4_q_b[20]_PORT_B_address, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_A_write_enable = H1L6;
S4_q_b[20]_PORT_A_write_enable_reg = DFFE(S4_q_b[20]_PORT_A_write_enable, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_PORT_B_read_enable = VCC;
S4_q_b[20]_PORT_B_read_enable_reg = DFFE(S4_q_b[20]_PORT_B_read_enable, S4_q_b[20]_clock_0, , , );
S4_q_b[20]_clock_0 = LB1__clk1;
S4_q_b[20]_PORT_B_data_out = MEMORY(S4_q_b[20]_PORT_A_data_in_reg, , S4_q_b[20]_PORT_A_address_reg, S4_q_b[20]_PORT_B_address_reg, S4_q_b[20]_PORT_A_write_enable_reg, S4_q_b[20]_PORT_B_read_enable_reg, , , S4_q_b[20]_clock_0, , , , , );
S4_q_b[20] = S4_q_b[20]_PORT_B_data_out[0];


--W1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11417
--operation mode is normal

W1L271 = A1L372 & (W1L2 & S2_q_b[20] # !W1L2 & S4_q_b[20]);


--S6_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[20]_PORT_A_data_in = W1L95;
S6_q_b[20]_PORT_A_data_in_reg = DFFE(S6_q_b[20]_PORT_A_data_in, S6_q_b[20]_clock_0, , , );
S6_q_b[20]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[20]_PORT_A_address_reg = DFFE(S6_q_b[20]_PORT_A_address, S6_q_b[20]_clock_0, , , );
S6_q_b[20]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[20]_PORT_B_address_reg = DFFE(S6_q_b[20]_PORT_B_address, S6_q_b[20]_clock_0, , , );
S6_q_b[20]_PORT_A_write_enable = H1L8;
S6_q_b[20]_PORT_A_write_enable_reg = DFFE(S6_q_b[20]_PORT_A_write_enable, S6_q_b[20]_clock_0, , , );
S6_q_b[20]_PORT_B_read_enable = VCC;
S6_q_b[20]_PORT_B_read_enable_reg = DFFE(S6_q_b[20]_PORT_B_read_enable, S6_q_b[20]_clock_0, , , );
S6_q_b[20]_clock_0 = LB1__clk1;
S6_q_b[20]_PORT_B_data_out = MEMORY(S6_q_b[20]_PORT_A_data_in_reg, , S6_q_b[20]_PORT_A_address_reg, S6_q_b[20]_PORT_B_address_reg, S6_q_b[20]_PORT_A_write_enable_reg, S6_q_b[20]_PORT_B_read_enable_reg, , , S6_q_b[20]_clock_0, , , , , );
S6_q_b[20] = S6_q_b[20]_PORT_B_data_out[0];


--J21_reg_o[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[20]
--operation mode is normal

J21_reg_o[20]_lut_out = W1L95;
J21_reg_o[20] = DFFEA(J21_reg_o[20]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11418
--operation mode is normal

W1L371 = S6_q_b[20] & (A1L952 # A1L852 & J21_reg_o[20]) # !S6_q_b[20] & A1L852 & J21_reg_o[20];


--W1L471 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11419
--operation mode is normal

W1L471 = H1L7 & !W1L87 & (W1L271 # W1L371);


--HB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4615
--operation mode is normal

HB1L401 = J62_reg_o[20] & (A1L662 # HB1_row_length_data[20] & A1L062) # !J62_reg_o[20] & HB1_row_length_data[20] & A1L062;


--J72_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20]
--operation mode is normal

J72_reg_o[20]_lut_out = W1L95;
J72_reg_o[20] = DFFEA(J72_reg_o[20]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4616
--operation mode is normal

HB1L501 = A1L762 & (HB1_init_window_req_data[20] # A1L262 & J72_reg_o[20]) # !A1L762 & A1L262 & J72_reg_o[20];


--J82_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]
--operation mode is normal

J82_reg_o[20]_lut_out = W1L95;
J82_reg_o[20] = DFFEA(J82_reg_o[20]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20]
--operation mode is normal

J52_reg_o[20]_lut_out = W1L95;
J52_reg_o[20] = DFFEA(J52_reg_o[20]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4617
--operation mode is normal

HB1L601 = A1L462 & (J52_reg_o[20] # A1L362 & J82_reg_o[20]) # !A1L462 & A1L362 & J82_reg_o[20];


--HB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4618
--operation mode is normal

HB1L701 = A1L562 & (J42_reg_o[20] # A1L162 & HB1_num_rows_data[20]) # !A1L562 & A1L162 & HB1_num_rows_data[20];


--HB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4619
--operation mode is normal

HB1L801 = HB1L401 # HB1L501 # HB1L601 # HB1L701;


--W1L571 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11420
--operation mode is normal

W1L571 = W1L471 # W1L29 & HB1L801;


--J31_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20]
--operation mode is normal

J31_reg_o[20]_lut_out = U1L661Q & J91_reg_o[20];
J31_reg_o[20] = DFFEA(J31_reg_o[20]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21]
--operation mode is normal

J61_reg_o[21]_lut_out = J41_reg_o[21];
J61_reg_o[21] = DFFEA(J61_reg_o[21]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[21]_PORT_A_data_in = W1L971;
X2_q_b[21]_PORT_A_data_in_reg = DFFE(X2_q_b[21]_PORT_A_data_in, X2_q_b[21]_clock_0, , , );
X2_q_b[21]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[21]_PORT_A_address_reg = DFFE(X2_q_b[21]_PORT_A_address, X2_q_b[21]_clock_0, , , );
X2_q_b[21]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[21]_PORT_B_address_reg = DFFE(X2_q_b[21]_PORT_B_address, X2_q_b[21]_clock_1, , , );
X2_q_b[21]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[21]_PORT_A_write_enable_reg = DFFE(X2_q_b[21]_PORT_A_write_enable, X2_q_b[21]_clock_0, , , );
X2_q_b[21]_PORT_B_read_enable = VCC;
X2_q_b[21]_PORT_B_read_enable_reg = DFFE(X2_q_b[21]_PORT_B_read_enable, X2_q_b[21]_clock_1, , , );
X2_q_b[21]_clock_0 = LB1__clk0;
X2_q_b[21]_clock_1 = !LB1__clk0;
X2_q_b[21]_PORT_B_data_out = MEMORY(X2_q_b[21]_PORT_A_data_in_reg, , X2_q_b[21]_PORT_A_address_reg, X2_q_b[21]_PORT_B_address_reg, X2_q_b[21]_PORT_A_write_enable_reg, X2_q_b[21]_PORT_B_read_enable_reg, , , X2_q_b[21]_clock_0, X2_q_b[21]_clock_1, , , , );
X2_q_b[21] = X2_q_b[21]_PORT_B_data_out[0];


--BB4L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6077
--operation mode is normal

BB4L77 = BB4L43 & (V1L26 & J61_reg_o[21] # !V1L26 & X2_q_b[21]);


--J51_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21]
--operation mode is normal

J51_reg_o[21]_lut_out = J31_reg_o[21];
J51_reg_o[21] = DFFEA(J51_reg_o[21]_lut_out, LB1__clk0, !rst, , , , );


--BB4L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078
--operation mode is normal

BB4L87 = V1L26 & V1L76 & V1L36 & J51_reg_o[21];


--BB4_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22]
--operation mode is normal

BB4_reg[22]_lut_out = BB4L97 # BB4L08 # BB4_reg[23] & !V1L76;
BB4_reg[22] = DFFEA(BB4_reg[22]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10]
--operation mode is normal

AB2_crc_reg[10]_lut_out = AB2_crc_reg[9] & !V1L96Q;
AB2_crc_reg[10] = DFFEA(AB2_crc_reg[10]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[22]~695
--operation mode is normal

V1L001 = V1L721 & BB4_reg[22] # !V1L721 & AB2L94 & AB2_crc_reg[10];


--EB1_q_b[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[23]_PORT_A_data_in = V1L101;
EB1_q_b[23]_PORT_A_data_in_reg = DFFE(EB1_q_b[23]_PORT_A_data_in, EB1_q_b[23]_clock_0, , , );
EB1_q_b[23]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[23]_PORT_A_address_reg = DFFE(EB1_q_b[23]_PORT_A_address, EB1_q_b[23]_clock_0, , , );
EB1_q_b[23]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[23]_PORT_B_address_reg = DFFE(EB1_q_b[23]_PORT_B_address, EB1_q_b[23]_clock_1, , , );
EB1_q_b[23]_PORT_A_write_enable = V1L111;
EB1_q_b[23]_PORT_A_write_enable_reg = DFFE(EB1_q_b[23]_PORT_A_write_enable, EB1_q_b[23]_clock_0, , , );
EB1_q_b[23]_PORT_B_read_enable = VCC;
EB1_q_b[23]_PORT_B_read_enable_reg = DFFE(EB1_q_b[23]_PORT_B_read_enable, EB1_q_b[23]_clock_1, , , );
EB1_q_b[23]_clock_0 = LB1__clk0;
EB1_q_b[23]_clock_1 = !LB1__clk0;
EB1_q_b[23]_PORT_B_data_out = MEMORY(EB1_q_b[23]_PORT_A_data_in_reg, , EB1_q_b[23]_PORT_A_address_reg, EB1_q_b[23]_PORT_B_address_reg, EB1_q_b[23]_PORT_A_write_enable_reg, EB1_q_b[23]_PORT_B_read_enable_reg, , , EB1_q_b[23]_clock_0, EB1_q_b[23]_clock_1, , , , );
EB1_q_b[23] = EB1_q_b[23]_PORT_B_data_out[0];


--BB5_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[25]
--operation mode is normal

BB5_reg[25]_lut_out = CB1L4Q & EB1_q_b[24] & DB1L07Q # !CB1L4Q & BB5_reg[26];
BB5_reg[25] = DFFEA(BB5_reg[25]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L304 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~80
--operation mode is arithmetic

GB1L304 = CARRY(M11_safe_q[9] & (!GB1L104 # !GB1L91) # !M11_safe_q[9] & !GB1L91 & !GB1L104);


--GB1L341 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~87
--operation mode is arithmetic

GB1L341_carry_eqn = GB1L241;
GB1L341 = J42_reg_o[8] $ GB1L341_carry_eqn;

--GB1L441 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~87COUT
--operation mode is arithmetic

GB1L441 = CARRY(J42_reg_o[8] # !GB1L241);


--GB1L664 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~112
--operation mode is arithmetic

GB1L664 = CARRY(M21_safe_q[9] & (!GB1L464 # !GB1L28) # !M21_safe_q[9] & !GB1L28 & !GB1L464);


--GB1L372 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~14
--operation mode is arithmetic

GB1L372 = CARRY(M21_safe_q[7] & (!GB1L172 # !GB1L141) # !M21_safe_q[7] & !GB1L141 & !GB1L172);


--GB1L602 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~119
--operation mode is arithmetic

GB1L602_carry_eqn = GB1L502;
GB1L602 = GB1L08 $ GB1L602_carry_eqn;

--GB1L702 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~119COUT
--operation mode is arithmetic

GB1L702 = CARRY(GB1L08 # !GB1L502);


--GB1L633 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~46
--operation mode is arithmetic

GB1L633 = CARRY(GB1L402 & (!GB1L433 # !M21_safe_q[7]) # !GB1L402 & !M21_safe_q[7] & !GB1L433);


--J91_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20]
--operation mode is normal

J91_reg_o[20]_lut_out = BB1_reg[20];
J91_reg_o[20] = DFFEA(J91_reg_o[20]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[21]_PORT_A_data_in = W1L06;
S2_q_b[21]_PORT_A_data_in_reg = DFFE(S2_q_b[21]_PORT_A_data_in, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[21]_PORT_A_address_reg = DFFE(S2_q_b[21]_PORT_A_address, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[21]_PORT_B_address_reg = DFFE(S2_q_b[21]_PORT_B_address, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_A_write_enable = H1L5;
S2_q_b[21]_PORT_A_write_enable_reg = DFFE(S2_q_b[21]_PORT_A_write_enable, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_PORT_B_read_enable = VCC;
S2_q_b[21]_PORT_B_read_enable_reg = DFFE(S2_q_b[21]_PORT_B_read_enable, S2_q_b[21]_clock_0, , , );
S2_q_b[21]_clock_0 = LB1__clk1;
S2_q_b[21]_PORT_B_data_out = MEMORY(S2_q_b[21]_PORT_A_data_in_reg, , S2_q_b[21]_PORT_A_address_reg, S2_q_b[21]_PORT_B_address_reg, S2_q_b[21]_PORT_A_write_enable_reg, S2_q_b[21]_PORT_B_read_enable_reg, , , S2_q_b[21]_clock_0, , , , , );
S2_q_b[21] = S2_q_b[21]_PORT_B_data_out[0];


--S4_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[21]_PORT_A_data_in = W1L06;
S4_q_b[21]_PORT_A_data_in_reg = DFFE(S4_q_b[21]_PORT_A_data_in, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[21]_PORT_A_address_reg = DFFE(S4_q_b[21]_PORT_A_address, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[21]_PORT_B_address_reg = DFFE(S4_q_b[21]_PORT_B_address, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_A_write_enable = H1L6;
S4_q_b[21]_PORT_A_write_enable_reg = DFFE(S4_q_b[21]_PORT_A_write_enable, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_PORT_B_read_enable = VCC;
S4_q_b[21]_PORT_B_read_enable_reg = DFFE(S4_q_b[21]_PORT_B_read_enable, S4_q_b[21]_clock_0, , , );
S4_q_b[21]_clock_0 = LB1__clk1;
S4_q_b[21]_PORT_B_data_out = MEMORY(S4_q_b[21]_PORT_A_data_in_reg, , S4_q_b[21]_PORT_A_address_reg, S4_q_b[21]_PORT_B_address_reg, S4_q_b[21]_PORT_A_write_enable_reg, S4_q_b[21]_PORT_B_read_enable_reg, , , S4_q_b[21]_clock_0, , , , , );
S4_q_b[21] = S4_q_b[21]_PORT_B_data_out[0];


--W1L671 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11421
--operation mode is normal

W1L671 = A1L372 & (W1L2 & S2_q_b[21] # !W1L2 & S4_q_b[21]);


--S6_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[21]_PORT_A_data_in = W1L06;
S6_q_b[21]_PORT_A_data_in_reg = DFFE(S6_q_b[21]_PORT_A_data_in, S6_q_b[21]_clock_0, , , );
S6_q_b[21]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[21]_PORT_A_address_reg = DFFE(S6_q_b[21]_PORT_A_address, S6_q_b[21]_clock_0, , , );
S6_q_b[21]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[21]_PORT_B_address_reg = DFFE(S6_q_b[21]_PORT_B_address, S6_q_b[21]_clock_0, , , );
S6_q_b[21]_PORT_A_write_enable = H1L8;
S6_q_b[21]_PORT_A_write_enable_reg = DFFE(S6_q_b[21]_PORT_A_write_enable, S6_q_b[21]_clock_0, , , );
S6_q_b[21]_PORT_B_read_enable = VCC;
S6_q_b[21]_PORT_B_read_enable_reg = DFFE(S6_q_b[21]_PORT_B_read_enable, S6_q_b[21]_clock_0, , , );
S6_q_b[21]_clock_0 = LB1__clk1;
S6_q_b[21]_PORT_B_data_out = MEMORY(S6_q_b[21]_PORT_A_data_in_reg, , S6_q_b[21]_PORT_A_address_reg, S6_q_b[21]_PORT_B_address_reg, S6_q_b[21]_PORT_A_write_enable_reg, S6_q_b[21]_PORT_B_read_enable_reg, , , S6_q_b[21]_clock_0, , , , , );
S6_q_b[21] = S6_q_b[21]_PORT_B_data_out[0];


--J21_reg_o[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[21]
--operation mode is normal

J21_reg_o[21]_lut_out = W1L06;
J21_reg_o[21] = DFFEA(J21_reg_o[21]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L771 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11422
--operation mode is normal

W1L771 = S6_q_b[21] & (A1L952 # A1L852 & J21_reg_o[21]) # !S6_q_b[21] & A1L852 & J21_reg_o[21];


--W1L871 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11423
--operation mode is normal

W1L871 = H1L7 & !W1L87 & (W1L671 # W1L771);


--HB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4620
--operation mode is normal

HB1L901 = J62_reg_o[21] & (A1L662 # HB1_row_length_data[21] & A1L062) # !J62_reg_o[21] & HB1_row_length_data[21] & A1L062;


--J72_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21]
--operation mode is normal

J72_reg_o[21]_lut_out = W1L06;
J72_reg_o[21] = DFFEA(J72_reg_o[21]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4621
--operation mode is normal

HB1L011 = A1L762 & (HB1_init_window_req_data[21] # A1L262 & J72_reg_o[21]) # !A1L762 & A1L262 & J72_reg_o[21];


--J82_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]
--operation mode is normal

J82_reg_o[21]_lut_out = W1L06;
J82_reg_o[21] = DFFEA(J82_reg_o[21]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21]
--operation mode is normal

J52_reg_o[21]_lut_out = W1L06;
J52_reg_o[21] = DFFEA(J52_reg_o[21]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4622
--operation mode is normal

HB1L111 = A1L462 & (J52_reg_o[21] # A1L362 & J82_reg_o[21]) # !A1L462 & A1L362 & J82_reg_o[21];


--HB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4623
--operation mode is normal

HB1L211 = A1L562 & (J42_reg_o[21] # A1L162 & HB1_num_rows_data[21]) # !A1L562 & A1L162 & HB1_num_rows_data[21];


--HB1L311 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4624
--operation mode is normal

HB1L311 = HB1L901 # HB1L011 # HB1L111 # HB1L211;


--W1L971 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11424
--operation mode is normal

W1L971 = W1L871 # W1L29 & HB1L311;


--J31_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21]
--operation mode is normal

J31_reg_o[21]_lut_out = U1L761Q # U1L661Q & J91_reg_o[21];
J31_reg_o[21] = DFFEA(J31_reg_o[21]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22]
--operation mode is normal

J61_reg_o[22]_lut_out = J41_reg_o[22];
J61_reg_o[22] = DFFEA(J61_reg_o[22]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[22]_PORT_A_data_in = W1L381;
X2_q_b[22]_PORT_A_data_in_reg = DFFE(X2_q_b[22]_PORT_A_data_in, X2_q_b[22]_clock_0, , , );
X2_q_b[22]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[22]_PORT_A_address_reg = DFFE(X2_q_b[22]_PORT_A_address, X2_q_b[22]_clock_0, , , );
X2_q_b[22]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[22]_PORT_B_address_reg = DFFE(X2_q_b[22]_PORT_B_address, X2_q_b[22]_clock_1, , , );
X2_q_b[22]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[22]_PORT_A_write_enable_reg = DFFE(X2_q_b[22]_PORT_A_write_enable, X2_q_b[22]_clock_0, , , );
X2_q_b[22]_PORT_B_read_enable = VCC;
X2_q_b[22]_PORT_B_read_enable_reg = DFFE(X2_q_b[22]_PORT_B_read_enable, X2_q_b[22]_clock_1, , , );
X2_q_b[22]_clock_0 = LB1__clk0;
X2_q_b[22]_clock_1 = !LB1__clk0;
X2_q_b[22]_PORT_B_data_out = MEMORY(X2_q_b[22]_PORT_A_data_in_reg, , X2_q_b[22]_PORT_A_address_reg, X2_q_b[22]_PORT_B_address_reg, X2_q_b[22]_PORT_A_write_enable_reg, X2_q_b[22]_PORT_B_read_enable_reg, , , X2_q_b[22]_clock_0, X2_q_b[22]_clock_1, , , , );
X2_q_b[22] = X2_q_b[22]_PORT_B_data_out[0];


--BB4L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6080
--operation mode is normal

BB4L97 = BB4L43 & (V1L26 & J61_reg_o[22] # !V1L26 & X2_q_b[22]);


--J51_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22]
--operation mode is normal

J51_reg_o[22]_lut_out = J31_reg_o[22];
J51_reg_o[22] = DFFEA(J51_reg_o[22]_lut_out, LB1__clk0, !rst, , , , );


--BB4L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081
--operation mode is normal

BB4L08 = V1L26 & V1L76 & V1L36 & J51_reg_o[22];


--BB4_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23]
--operation mode is normal

BB4_reg[23]_lut_out = BB4L18 # BB4L28 # BB4_reg[24] & !V1L76;
BB4_reg[23] = DFFEA(BB4_reg[23]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9]
--operation mode is normal

AB2_crc_reg[9]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[8]);
AB2_crc_reg[9] = DFFEA(AB2_crc_reg[9]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[23]~696
--operation mode is normal

V1L101 = V1L721 & BB4_reg[23] # !V1L721 & AB2L94 & AB2_crc_reg[9];


--EB1_q_b[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[24]_PORT_A_data_in = V1L201;
EB1_q_b[24]_PORT_A_data_in_reg = DFFE(EB1_q_b[24]_PORT_A_data_in, EB1_q_b[24]_clock_0, , , );
EB1_q_b[24]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[24]_PORT_A_address_reg = DFFE(EB1_q_b[24]_PORT_A_address, EB1_q_b[24]_clock_0, , , );
EB1_q_b[24]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[24]_PORT_B_address_reg = DFFE(EB1_q_b[24]_PORT_B_address, EB1_q_b[24]_clock_1, , , );
EB1_q_b[24]_PORT_A_write_enable = V1L111;
EB1_q_b[24]_PORT_A_write_enable_reg = DFFE(EB1_q_b[24]_PORT_A_write_enable, EB1_q_b[24]_clock_0, , , );
EB1_q_b[24]_PORT_B_read_enable = VCC;
EB1_q_b[24]_PORT_B_read_enable_reg = DFFE(EB1_q_b[24]_PORT_B_read_enable, EB1_q_b[24]_clock_1, , , );
EB1_q_b[24]_clock_0 = LB1__clk0;
EB1_q_b[24]_clock_1 = !LB1__clk0;
EB1_q_b[24]_PORT_B_data_out = MEMORY(EB1_q_b[24]_PORT_A_data_in_reg, , EB1_q_b[24]_PORT_A_address_reg, EB1_q_b[24]_PORT_B_address_reg, EB1_q_b[24]_PORT_A_write_enable_reg, EB1_q_b[24]_PORT_B_read_enable_reg, , , EB1_q_b[24]_clock_0, EB1_q_b[24]_clock_1, , , , );
EB1_q_b[24] = EB1_q_b[24]_PORT_B_data_out[0];


--BB5_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[26]
--operation mode is normal

BB5_reg[26]_lut_out = CB1L4Q & EB1_q_b[25] & DB1L07Q # !CB1L4Q & BB5_reg[27];
BB5_reg[26] = DFFEA(BB5_reg[26]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L104 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~79
--operation mode is arithmetic

GB1L104 = CARRY(M11_safe_q[8] & GB1L71 & !GB1L993 # !M11_safe_q[8] & (GB1L71 # !GB1L993));


--GB1L141 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~86
--operation mode is arithmetic

GB1L141_carry_eqn = GB1L041;
GB1L141 = J42_reg_o[7] $ !GB1L141_carry_eqn;

--GB1L241 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~86COUT
--operation mode is arithmetic

GB1L241 = CARRY(!J42_reg_o[7] & !GB1L041);


--GB1L464 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~111
--operation mode is arithmetic

GB1L464 = CARRY(M21_safe_q[8] & GB1L08 & !GB1L264 # !M21_safe_q[8] & (GB1L08 # !GB1L264));


--GB1L172 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~13
--operation mode is arithmetic

GB1L172 = CARRY(M21_safe_q[6] & GB1L931 & !GB1L962 # !M21_safe_q[6] & (GB1L931 # !GB1L962));


--GB1L402 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~118
--operation mode is arithmetic

GB1L402_carry_eqn = GB1L302;
GB1L402 = GB1L87 $ !GB1L402_carry_eqn;

--GB1L502 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~118COUT
--operation mode is arithmetic

GB1L502 = CARRY(!GB1L87 & !GB1L302);


--GB1L433 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~45
--operation mode is arithmetic

GB1L433 = CARRY(GB1L202 & M21_safe_q[6] & !GB1L233 # !GB1L202 & (M21_safe_q[6] # !GB1L233));


--J91_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21]
--operation mode is normal

J91_reg_o[21]_lut_out = BB1_reg[21];
J91_reg_o[21] = DFFEA(J91_reg_o[21]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[22]_PORT_A_data_in = W1L16;
S2_q_b[22]_PORT_A_data_in_reg = DFFE(S2_q_b[22]_PORT_A_data_in, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[22]_PORT_A_address_reg = DFFE(S2_q_b[22]_PORT_A_address, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[22]_PORT_B_address_reg = DFFE(S2_q_b[22]_PORT_B_address, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_A_write_enable = H1L5;
S2_q_b[22]_PORT_A_write_enable_reg = DFFE(S2_q_b[22]_PORT_A_write_enable, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_PORT_B_read_enable = VCC;
S2_q_b[22]_PORT_B_read_enable_reg = DFFE(S2_q_b[22]_PORT_B_read_enable, S2_q_b[22]_clock_0, , , );
S2_q_b[22]_clock_0 = LB1__clk1;
S2_q_b[22]_PORT_B_data_out = MEMORY(S2_q_b[22]_PORT_A_data_in_reg, , S2_q_b[22]_PORT_A_address_reg, S2_q_b[22]_PORT_B_address_reg, S2_q_b[22]_PORT_A_write_enable_reg, S2_q_b[22]_PORT_B_read_enable_reg, , , S2_q_b[22]_clock_0, , , , , );
S2_q_b[22] = S2_q_b[22]_PORT_B_data_out[0];


--S4_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[22]_PORT_A_data_in = W1L16;
S4_q_b[22]_PORT_A_data_in_reg = DFFE(S4_q_b[22]_PORT_A_data_in, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[22]_PORT_A_address_reg = DFFE(S4_q_b[22]_PORT_A_address, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[22]_PORT_B_address_reg = DFFE(S4_q_b[22]_PORT_B_address, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_A_write_enable = H1L6;
S4_q_b[22]_PORT_A_write_enable_reg = DFFE(S4_q_b[22]_PORT_A_write_enable, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_PORT_B_read_enable = VCC;
S4_q_b[22]_PORT_B_read_enable_reg = DFFE(S4_q_b[22]_PORT_B_read_enable, S4_q_b[22]_clock_0, , , );
S4_q_b[22]_clock_0 = LB1__clk1;
S4_q_b[22]_PORT_B_data_out = MEMORY(S4_q_b[22]_PORT_A_data_in_reg, , S4_q_b[22]_PORT_A_address_reg, S4_q_b[22]_PORT_B_address_reg, S4_q_b[22]_PORT_A_write_enable_reg, S4_q_b[22]_PORT_B_read_enable_reg, , , S4_q_b[22]_clock_0, , , , , );
S4_q_b[22] = S4_q_b[22]_PORT_B_data_out[0];


--W1L081 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11425
--operation mode is normal

W1L081 = A1L372 & (W1L2 & S2_q_b[22] # !W1L2 & S4_q_b[22]);


--S6_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[22]_PORT_A_data_in = W1L16;
S6_q_b[22]_PORT_A_data_in_reg = DFFE(S6_q_b[22]_PORT_A_data_in, S6_q_b[22]_clock_0, , , );
S6_q_b[22]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[22]_PORT_A_address_reg = DFFE(S6_q_b[22]_PORT_A_address, S6_q_b[22]_clock_0, , , );
S6_q_b[22]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[22]_PORT_B_address_reg = DFFE(S6_q_b[22]_PORT_B_address, S6_q_b[22]_clock_0, , , );
S6_q_b[22]_PORT_A_write_enable = H1L8;
S6_q_b[22]_PORT_A_write_enable_reg = DFFE(S6_q_b[22]_PORT_A_write_enable, S6_q_b[22]_clock_0, , , );
S6_q_b[22]_PORT_B_read_enable = VCC;
S6_q_b[22]_PORT_B_read_enable_reg = DFFE(S6_q_b[22]_PORT_B_read_enable, S6_q_b[22]_clock_0, , , );
S6_q_b[22]_clock_0 = LB1__clk1;
S6_q_b[22]_PORT_B_data_out = MEMORY(S6_q_b[22]_PORT_A_data_in_reg, , S6_q_b[22]_PORT_A_address_reg, S6_q_b[22]_PORT_B_address_reg, S6_q_b[22]_PORT_A_write_enable_reg, S6_q_b[22]_PORT_B_read_enable_reg, , , S6_q_b[22]_clock_0, , , , , );
S6_q_b[22] = S6_q_b[22]_PORT_B_data_out[0];


--J21_reg_o[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[22]
--operation mode is normal

J21_reg_o[22]_lut_out = W1L16;
J21_reg_o[22] = DFFEA(J21_reg_o[22]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L181 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11426
--operation mode is normal

W1L181 = S6_q_b[22] & (A1L952 # A1L852 & J21_reg_o[22]) # !S6_q_b[22] & A1L852 & J21_reg_o[22];


--W1L281 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11427
--operation mode is normal

W1L281 = H1L7 & !W1L87 & (W1L081 # W1L181);


--HB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4625
--operation mode is normal

HB1L411 = J62_reg_o[22] & (A1L662 # HB1_row_length_data[22] & A1L062) # !J62_reg_o[22] & HB1_row_length_data[22] & A1L062;


--J72_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22]
--operation mode is normal

J72_reg_o[22]_lut_out = W1L16;
J72_reg_o[22] = DFFEA(J72_reg_o[22]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4626
--operation mode is normal

HB1L511 = A1L762 & (HB1_init_window_req_data[22] # A1L262 & J72_reg_o[22]) # !A1L762 & A1L262 & J72_reg_o[22];


--J82_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]
--operation mode is normal

J82_reg_o[22]_lut_out = W1L16;
J82_reg_o[22] = DFFEA(J82_reg_o[22]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22]
--operation mode is normal

J52_reg_o[22]_lut_out = W1L16;
J52_reg_o[22] = DFFEA(J52_reg_o[22]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4627
--operation mode is normal

HB1L611 = A1L462 & (J52_reg_o[22] # A1L362 & J82_reg_o[22]) # !A1L462 & A1L362 & J82_reg_o[22];


--HB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4628
--operation mode is normal

HB1L711 = A1L562 & (J42_reg_o[22] # A1L162 & HB1_num_rows_data[22]) # !A1L562 & A1L162 & HB1_num_rows_data[22];


--HB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4629
--operation mode is normal

HB1L811 = HB1L411 # HB1L511 # HB1L611 # HB1L711;


--W1L381 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11428
--operation mode is normal

W1L381 = W1L281 # W1L29 & HB1L811;


--J31_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22]
--operation mode is normal

J31_reg_o[22]_lut_out = U1L661Q & J91_reg_o[22];
J31_reg_o[22] = DFFEA(J31_reg_o[22]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23]
--operation mode is normal

J61_reg_o[23]_lut_out = J41_reg_o[23];
J61_reg_o[23] = DFFEA(J61_reg_o[23]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[23]_PORT_A_data_in = W1L781;
X2_q_b[23]_PORT_A_data_in_reg = DFFE(X2_q_b[23]_PORT_A_data_in, X2_q_b[23]_clock_0, , , );
X2_q_b[23]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[23]_PORT_A_address_reg = DFFE(X2_q_b[23]_PORT_A_address, X2_q_b[23]_clock_0, , , );
X2_q_b[23]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[23]_PORT_B_address_reg = DFFE(X2_q_b[23]_PORT_B_address, X2_q_b[23]_clock_1, , , );
X2_q_b[23]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[23]_PORT_A_write_enable_reg = DFFE(X2_q_b[23]_PORT_A_write_enable, X2_q_b[23]_clock_0, , , );
X2_q_b[23]_PORT_B_read_enable = VCC;
X2_q_b[23]_PORT_B_read_enable_reg = DFFE(X2_q_b[23]_PORT_B_read_enable, X2_q_b[23]_clock_1, , , );
X2_q_b[23]_clock_0 = LB1__clk0;
X2_q_b[23]_clock_1 = !LB1__clk0;
X2_q_b[23]_PORT_B_data_out = MEMORY(X2_q_b[23]_PORT_A_data_in_reg, , X2_q_b[23]_PORT_A_address_reg, X2_q_b[23]_PORT_B_address_reg, X2_q_b[23]_PORT_A_write_enable_reg, X2_q_b[23]_PORT_B_read_enable_reg, , , X2_q_b[23]_clock_0, X2_q_b[23]_clock_1, , , , );
X2_q_b[23] = X2_q_b[23]_PORT_B_data_out[0];


--BB4L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6083
--operation mode is normal

BB4L18 = BB4L43 & (V1L26 & J61_reg_o[23] # !V1L26 & X2_q_b[23]);


--J51_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23]
--operation mode is normal

J51_reg_o[23]_lut_out = J31_reg_o[23];
J51_reg_o[23] = DFFEA(J51_reg_o[23]_lut_out, LB1__clk0, !rst, , , , );


--BB4L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6084
--operation mode is normal

BB4L28 = V1L26 & V1L76 & V1L36 & J51_reg_o[23];


--BB4_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24]
--operation mode is normal

BB4_reg[24]_lut_out = BB4L38 # BB4L48 # BB4_reg[25] & !V1L76;
BB4_reg[24] = DFFEA(BB4_reg[24]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8]
--operation mode is normal

AB2_crc_reg[8]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[7]);
AB2_crc_reg[8] = DFFEA(AB2_crc_reg[8]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L201 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[24]~697
--operation mode is normal

V1L201 = V1L721 & BB4_reg[24] # !V1L721 & AB2L94 & AB2_crc_reg[8];


--EB1_q_b[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[25]_PORT_A_data_in = V1L301;
EB1_q_b[25]_PORT_A_data_in_reg = DFFE(EB1_q_b[25]_PORT_A_data_in, EB1_q_b[25]_clock_0, , , );
EB1_q_b[25]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[25]_PORT_A_address_reg = DFFE(EB1_q_b[25]_PORT_A_address, EB1_q_b[25]_clock_0, , , );
EB1_q_b[25]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[25]_PORT_B_address_reg = DFFE(EB1_q_b[25]_PORT_B_address, EB1_q_b[25]_clock_1, , , );
EB1_q_b[25]_PORT_A_write_enable = V1L111;
EB1_q_b[25]_PORT_A_write_enable_reg = DFFE(EB1_q_b[25]_PORT_A_write_enable, EB1_q_b[25]_clock_0, , , );
EB1_q_b[25]_PORT_B_read_enable = VCC;
EB1_q_b[25]_PORT_B_read_enable_reg = DFFE(EB1_q_b[25]_PORT_B_read_enable, EB1_q_b[25]_clock_1, , , );
EB1_q_b[25]_clock_0 = LB1__clk0;
EB1_q_b[25]_clock_1 = !LB1__clk0;
EB1_q_b[25]_PORT_B_data_out = MEMORY(EB1_q_b[25]_PORT_A_data_in_reg, , EB1_q_b[25]_PORT_A_address_reg, EB1_q_b[25]_PORT_B_address_reg, EB1_q_b[25]_PORT_A_write_enable_reg, EB1_q_b[25]_PORT_B_read_enable_reg, , , EB1_q_b[25]_clock_0, EB1_q_b[25]_clock_1, , , , );
EB1_q_b[25] = EB1_q_b[25]_PORT_B_data_out[0];


--BB5_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[27]
--operation mode is normal

BB5_reg[27]_lut_out = CB1L4Q & EB1_q_b[26] & DB1L07Q # !CB1L4Q & BB5_reg[28];
BB5_reg[27] = DFFEA(BB5_reg[27]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L993 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~78
--operation mode is arithmetic

GB1L993 = CARRY(M11_safe_q[7] & (!GB1L793 # !GB1L51) # !M11_safe_q[7] & !GB1L51 & !GB1L793);


--GB1L931 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~85
--operation mode is arithmetic

GB1L931_carry_eqn = GB1L831;
GB1L931 = J42_reg_o[6] $ GB1L931_carry_eqn;

--GB1L041 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~85COUT
--operation mode is arithmetic

GB1L041 = CARRY(J42_reg_o[6] # !GB1L831);


--GB1L264 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~110
--operation mode is arithmetic

GB1L264 = CARRY(M21_safe_q[7] & (!GB1L064 # !GB1L87) # !M21_safe_q[7] & !GB1L87 & !GB1L064);


--GB1L962 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~12
--operation mode is arithmetic

GB1L962 = CARRY(M21_safe_q[5] & (!GB1L762 # !GB1L731) # !M21_safe_q[5] & !GB1L731 & !GB1L762);


--GB1L202 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~117
--operation mode is arithmetic

GB1L202_carry_eqn = GB1L102;
GB1L202 = GB1L67 $ GB1L202_carry_eqn;

--GB1L302 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~117COUT
--operation mode is arithmetic

GB1L302 = CARRY(GB1L67 # !GB1L102);


--GB1L233 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~44
--operation mode is arithmetic

GB1L233 = CARRY(GB1L002 & (!GB1L033 # !M21_safe_q[5]) # !GB1L002 & !M21_safe_q[5] & !GB1L033);


--J91_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22]
--operation mode is normal

J91_reg_o[22]_lut_out = BB1_reg[22];
J91_reg_o[22] = DFFEA(J91_reg_o[22]_lut_out, LB1__clk0, !rst, , U1L271, , );


--S2_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[23]_PORT_A_data_in = W1L26;
S2_q_b[23]_PORT_A_data_in_reg = DFFE(S2_q_b[23]_PORT_A_data_in, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[23]_PORT_A_address_reg = DFFE(S2_q_b[23]_PORT_A_address, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[23]_PORT_B_address_reg = DFFE(S2_q_b[23]_PORT_B_address, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_A_write_enable = H1L5;
S2_q_b[23]_PORT_A_write_enable_reg = DFFE(S2_q_b[23]_PORT_A_write_enable, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_PORT_B_read_enable = VCC;
S2_q_b[23]_PORT_B_read_enable_reg = DFFE(S2_q_b[23]_PORT_B_read_enable, S2_q_b[23]_clock_0, , , );
S2_q_b[23]_clock_0 = LB1__clk1;
S2_q_b[23]_PORT_B_data_out = MEMORY(S2_q_b[23]_PORT_A_data_in_reg, , S2_q_b[23]_PORT_A_address_reg, S2_q_b[23]_PORT_B_address_reg, S2_q_b[23]_PORT_A_write_enable_reg, S2_q_b[23]_PORT_B_read_enable_reg, , , S2_q_b[23]_clock_0, , , , , );
S2_q_b[23] = S2_q_b[23]_PORT_B_data_out[0];


--S4_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[23]_PORT_A_data_in = W1L26;
S4_q_b[23]_PORT_A_data_in_reg = DFFE(S4_q_b[23]_PORT_A_data_in, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[23]_PORT_A_address_reg = DFFE(S4_q_b[23]_PORT_A_address, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[23]_PORT_B_address_reg = DFFE(S4_q_b[23]_PORT_B_address, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_A_write_enable = H1L6;
S4_q_b[23]_PORT_A_write_enable_reg = DFFE(S4_q_b[23]_PORT_A_write_enable, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_PORT_B_read_enable = VCC;
S4_q_b[23]_PORT_B_read_enable_reg = DFFE(S4_q_b[23]_PORT_B_read_enable, S4_q_b[23]_clock_0, , , );
S4_q_b[23]_clock_0 = LB1__clk1;
S4_q_b[23]_PORT_B_data_out = MEMORY(S4_q_b[23]_PORT_A_data_in_reg, , S4_q_b[23]_PORT_A_address_reg, S4_q_b[23]_PORT_B_address_reg, S4_q_b[23]_PORT_A_write_enable_reg, S4_q_b[23]_PORT_B_read_enable_reg, , , S4_q_b[23]_clock_0, , , , , );
S4_q_b[23] = S4_q_b[23]_PORT_B_data_out[0];


--W1L481 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11429
--operation mode is normal

W1L481 = A1L372 & (W1L2 & S2_q_b[23] # !W1L2 & S4_q_b[23]);


--S6_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[23]_PORT_A_data_in = W1L26;
S6_q_b[23]_PORT_A_data_in_reg = DFFE(S6_q_b[23]_PORT_A_data_in, S6_q_b[23]_clock_0, , , );
S6_q_b[23]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[23]_PORT_A_address_reg = DFFE(S6_q_b[23]_PORT_A_address, S6_q_b[23]_clock_0, , , );
S6_q_b[23]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[23]_PORT_B_address_reg = DFFE(S6_q_b[23]_PORT_B_address, S6_q_b[23]_clock_0, , , );
S6_q_b[23]_PORT_A_write_enable = H1L8;
S6_q_b[23]_PORT_A_write_enable_reg = DFFE(S6_q_b[23]_PORT_A_write_enable, S6_q_b[23]_clock_0, , , );
S6_q_b[23]_PORT_B_read_enable = VCC;
S6_q_b[23]_PORT_B_read_enable_reg = DFFE(S6_q_b[23]_PORT_B_read_enable, S6_q_b[23]_clock_0, , , );
S6_q_b[23]_clock_0 = LB1__clk1;
S6_q_b[23]_PORT_B_data_out = MEMORY(S6_q_b[23]_PORT_A_data_in_reg, , S6_q_b[23]_PORT_A_address_reg, S6_q_b[23]_PORT_B_address_reg, S6_q_b[23]_PORT_A_write_enable_reg, S6_q_b[23]_PORT_B_read_enable_reg, , , S6_q_b[23]_clock_0, , , , , );
S6_q_b[23] = S6_q_b[23]_PORT_B_data_out[0];


--J21_reg_o[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[23]
--operation mode is normal

J21_reg_o[23]_lut_out = W1L26;
J21_reg_o[23] = DFFEA(J21_reg_o[23]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L581 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11430
--operation mode is normal

W1L581 = S6_q_b[23] & (A1L952 # A1L852 & J21_reg_o[23]) # !S6_q_b[23] & A1L852 & J21_reg_o[23];


--W1L681 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11431
--operation mode is normal

W1L681 = H1L7 & !W1L87 & (W1L481 # W1L581);


--HB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4630
--operation mode is normal

HB1L911 = J62_reg_o[23] & (A1L662 # HB1_row_length_data[23] & A1L062) # !J62_reg_o[23] & HB1_row_length_data[23] & A1L062;


--J72_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23]
--operation mode is normal

J72_reg_o[23]_lut_out = W1L26;
J72_reg_o[23] = DFFEA(J72_reg_o[23]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4631
--operation mode is normal

HB1L021 = A1L762 & (HB1_init_window_req_data[23] # A1L262 & J72_reg_o[23]) # !A1L762 & A1L262 & J72_reg_o[23];


--J82_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]
--operation mode is normal

J82_reg_o[23]_lut_out = W1L26;
J82_reg_o[23] = DFFEA(J82_reg_o[23]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23]
--operation mode is normal

J52_reg_o[23]_lut_out = W1L26;
J52_reg_o[23] = DFFEA(J52_reg_o[23]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4632
--operation mode is normal

HB1L121 = A1L462 & (J52_reg_o[23] # A1L362 & J82_reg_o[23]) # !A1L462 & A1L362 & J82_reg_o[23];


--HB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4633
--operation mode is normal

HB1L221 = A1L562 & (J42_reg_o[23] # A1L162 & HB1_num_rows_data[23]) # !A1L562 & A1L162 & HB1_num_rows_data[23];


--HB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4634
--operation mode is normal

HB1L321 = HB1L911 # HB1L021 # HB1L121 # HB1L221;


--W1L781 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11432
--operation mode is normal

W1L781 = W1L681 # W1L29 & HB1L321;


--J31_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23]
--operation mode is normal

J31_reg_o[23]_lut_out = U1L761Q # U1L661Q & J91_reg_o[23];
J31_reg_o[23] = DFFEA(J31_reg_o[23]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24]
--operation mode is normal

J61_reg_o[24]_lut_out = J41_reg_o[24];
J61_reg_o[24] = DFFEA(J61_reg_o[24]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[24]_PORT_A_data_in = W1L191;
X2_q_b[24]_PORT_A_data_in_reg = DFFE(X2_q_b[24]_PORT_A_data_in, X2_q_b[24]_clock_0, , , );
X2_q_b[24]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[24]_PORT_A_address_reg = DFFE(X2_q_b[24]_PORT_A_address, X2_q_b[24]_clock_0, , , );
X2_q_b[24]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[24]_PORT_B_address_reg = DFFE(X2_q_b[24]_PORT_B_address, X2_q_b[24]_clock_1, , , );
X2_q_b[24]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[24]_PORT_A_write_enable_reg = DFFE(X2_q_b[24]_PORT_A_write_enable, X2_q_b[24]_clock_0, , , );
X2_q_b[24]_PORT_B_read_enable = VCC;
X2_q_b[24]_PORT_B_read_enable_reg = DFFE(X2_q_b[24]_PORT_B_read_enable, X2_q_b[24]_clock_1, , , );
X2_q_b[24]_clock_0 = LB1__clk0;
X2_q_b[24]_clock_1 = !LB1__clk0;
X2_q_b[24]_PORT_B_data_out = MEMORY(X2_q_b[24]_PORT_A_data_in_reg, , X2_q_b[24]_PORT_A_address_reg, X2_q_b[24]_PORT_B_address_reg, X2_q_b[24]_PORT_A_write_enable_reg, X2_q_b[24]_PORT_B_read_enable_reg, , , X2_q_b[24]_clock_0, X2_q_b[24]_clock_1, , , , );
X2_q_b[24] = X2_q_b[24]_PORT_B_data_out[0];


--BB4L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6086
--operation mode is normal

BB4L38 = BB4L43 & (V1L26 & J61_reg_o[24] # !V1L26 & X2_q_b[24]);


--J51_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24]
--operation mode is normal

J51_reg_o[24]_lut_out = J31_reg_o[24];
J51_reg_o[24] = DFFEA(J51_reg_o[24]_lut_out, LB1__clk0, !rst, , , , );


--BB4L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6087
--operation mode is normal

BB4L48 = V1L26 & V1L76 & V1L36 & J51_reg_o[24];


--BB4_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25]
--operation mode is normal

BB4_reg[25]_lut_out = BB4L58 # BB4L68 # BB4_reg[26] & !V1L76;
BB4_reg[25] = DFFEA(BB4_reg[25]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7]
--operation mode is normal

AB2_crc_reg[7]_lut_out = AB2_crc_reg[6] & !V1L96Q;
AB2_crc_reg[7] = DFFEA(AB2_crc_reg[7]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[25]~698
--operation mode is normal

V1L301 = V1L721 & BB4_reg[25] # !V1L721 & AB2L94 & AB2_crc_reg[7];


--EB1_q_b[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[26]_PORT_A_data_in = V1L401;
EB1_q_b[26]_PORT_A_data_in_reg = DFFE(EB1_q_b[26]_PORT_A_data_in, EB1_q_b[26]_clock_0, , , );
EB1_q_b[26]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[26]_PORT_A_address_reg = DFFE(EB1_q_b[26]_PORT_A_address, EB1_q_b[26]_clock_0, , , );
EB1_q_b[26]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[26]_PORT_B_address_reg = DFFE(EB1_q_b[26]_PORT_B_address, EB1_q_b[26]_clock_1, , , );
EB1_q_b[26]_PORT_A_write_enable = V1L111;
EB1_q_b[26]_PORT_A_write_enable_reg = DFFE(EB1_q_b[26]_PORT_A_write_enable, EB1_q_b[26]_clock_0, , , );
EB1_q_b[26]_PORT_B_read_enable = VCC;
EB1_q_b[26]_PORT_B_read_enable_reg = DFFE(EB1_q_b[26]_PORT_B_read_enable, EB1_q_b[26]_clock_1, , , );
EB1_q_b[26]_clock_0 = LB1__clk0;
EB1_q_b[26]_clock_1 = !LB1__clk0;
EB1_q_b[26]_PORT_B_data_out = MEMORY(EB1_q_b[26]_PORT_A_data_in_reg, , EB1_q_b[26]_PORT_A_address_reg, EB1_q_b[26]_PORT_B_address_reg, EB1_q_b[26]_PORT_A_write_enable_reg, EB1_q_b[26]_PORT_B_read_enable_reg, , , EB1_q_b[26]_clock_0, EB1_q_b[26]_clock_1, , , , );
EB1_q_b[26] = EB1_q_b[26]_PORT_B_data_out[0];


--BB5_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[28]
--operation mode is normal

BB5_reg[28]_lut_out = CB1L4Q & EB1_q_b[27] & DB1L07Q # !CB1L4Q & BB5_reg[29];
BB5_reg[28] = DFFEA(BB5_reg[28]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L793 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~77
--operation mode is arithmetic

GB1L793 = CARRY(M11_safe_q[6] & GB1L31 & !GB1L593 # !M11_safe_q[6] & (GB1L31 # !GB1L593));


--GB1L731 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~84
--operation mode is arithmetic

GB1L731_carry_eqn = GB1L631;
GB1L731 = J42_reg_o[5] $ !GB1L731_carry_eqn;

--GB1L831 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~84COUT
--operation mode is arithmetic

GB1L831 = CARRY(!J42_reg_o[5] & !GB1L631);


--GB1L064 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~109
--operation mode is arithmetic

GB1L064 = CARRY(M21_safe_q[6] & GB1L67 & !GB1L854 # !M21_safe_q[6] & (GB1L67 # !GB1L854));


--GB1L762 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~11
--operation mode is arithmetic

GB1L762 = CARRY(M21_safe_q[4] & GB1L531 & !GB1L562 # !M21_safe_q[4] & (GB1L531 # !GB1L562));


--GB1L002 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~116
--operation mode is arithmetic

GB1L002_carry_eqn = GB1L991;
GB1L002 = GB1L47 $ !GB1L002_carry_eqn;

--GB1L102 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~116COUT
--operation mode is arithmetic

GB1L102 = CARRY(!GB1L47 & !GB1L991);


--GB1L033 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~43
--operation mode is arithmetic

GB1L033 = CARRY(GB1L891 & M21_safe_q[4] & !GB1L823 # !GB1L891 & (M21_safe_q[4] # !GB1L823));


--J91_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23]
--operation mode is normal

J91_reg_o[23]_lut_out = BB1_reg[23];
J91_reg_o[23] = DFFEA(J91_reg_o[23]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24]
--operation mode is normal

J41_reg_o[24]_lut_out = U1L661Q & J02_reg_o[24];
J41_reg_o[24] = DFFEA(J41_reg_o[24]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[24]_PORT_A_data_in = W1L36;
S2_q_b[24]_PORT_A_data_in_reg = DFFE(S2_q_b[24]_PORT_A_data_in, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[24]_PORT_A_address_reg = DFFE(S2_q_b[24]_PORT_A_address, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[24]_PORT_B_address_reg = DFFE(S2_q_b[24]_PORT_B_address, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_A_write_enable = H1L5;
S2_q_b[24]_PORT_A_write_enable_reg = DFFE(S2_q_b[24]_PORT_A_write_enable, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_PORT_B_read_enable = VCC;
S2_q_b[24]_PORT_B_read_enable_reg = DFFE(S2_q_b[24]_PORT_B_read_enable, S2_q_b[24]_clock_0, , , );
S2_q_b[24]_clock_0 = LB1__clk1;
S2_q_b[24]_PORT_B_data_out = MEMORY(S2_q_b[24]_PORT_A_data_in_reg, , S2_q_b[24]_PORT_A_address_reg, S2_q_b[24]_PORT_B_address_reg, S2_q_b[24]_PORT_A_write_enable_reg, S2_q_b[24]_PORT_B_read_enable_reg, , , S2_q_b[24]_clock_0, , , , , );
S2_q_b[24] = S2_q_b[24]_PORT_B_data_out[0];


--S4_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[24]_PORT_A_data_in = W1L36;
S4_q_b[24]_PORT_A_data_in_reg = DFFE(S4_q_b[24]_PORT_A_data_in, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[24]_PORT_A_address_reg = DFFE(S4_q_b[24]_PORT_A_address, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[24]_PORT_B_address_reg = DFFE(S4_q_b[24]_PORT_B_address, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_A_write_enable = H1L6;
S4_q_b[24]_PORT_A_write_enable_reg = DFFE(S4_q_b[24]_PORT_A_write_enable, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_PORT_B_read_enable = VCC;
S4_q_b[24]_PORT_B_read_enable_reg = DFFE(S4_q_b[24]_PORT_B_read_enable, S4_q_b[24]_clock_0, , , );
S4_q_b[24]_clock_0 = LB1__clk1;
S4_q_b[24]_PORT_B_data_out = MEMORY(S4_q_b[24]_PORT_A_data_in_reg, , S4_q_b[24]_PORT_A_address_reg, S4_q_b[24]_PORT_B_address_reg, S4_q_b[24]_PORT_A_write_enable_reg, S4_q_b[24]_PORT_B_read_enable_reg, , , S4_q_b[24]_clock_0, , , , , );
S4_q_b[24] = S4_q_b[24]_PORT_B_data_out[0];


--W1L881 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11433
--operation mode is normal

W1L881 = A1L372 & (W1L2 & S2_q_b[24] # !W1L2 & S4_q_b[24]);


--S6_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[24]_PORT_A_data_in = W1L36;
S6_q_b[24]_PORT_A_data_in_reg = DFFE(S6_q_b[24]_PORT_A_data_in, S6_q_b[24]_clock_0, , , );
S6_q_b[24]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[24]_PORT_A_address_reg = DFFE(S6_q_b[24]_PORT_A_address, S6_q_b[24]_clock_0, , , );
S6_q_b[24]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[24]_PORT_B_address_reg = DFFE(S6_q_b[24]_PORT_B_address, S6_q_b[24]_clock_0, , , );
S6_q_b[24]_PORT_A_write_enable = H1L8;
S6_q_b[24]_PORT_A_write_enable_reg = DFFE(S6_q_b[24]_PORT_A_write_enable, S6_q_b[24]_clock_0, , , );
S6_q_b[24]_PORT_B_read_enable = VCC;
S6_q_b[24]_PORT_B_read_enable_reg = DFFE(S6_q_b[24]_PORT_B_read_enable, S6_q_b[24]_clock_0, , , );
S6_q_b[24]_clock_0 = LB1__clk1;
S6_q_b[24]_PORT_B_data_out = MEMORY(S6_q_b[24]_PORT_A_data_in_reg, , S6_q_b[24]_PORT_A_address_reg, S6_q_b[24]_PORT_B_address_reg, S6_q_b[24]_PORT_A_write_enable_reg, S6_q_b[24]_PORT_B_read_enable_reg, , , S6_q_b[24]_clock_0, , , , , );
S6_q_b[24] = S6_q_b[24]_PORT_B_data_out[0];


--J21_reg_o[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[24]
--operation mode is normal

J21_reg_o[24]_lut_out = W1L36;
J21_reg_o[24] = DFFEA(J21_reg_o[24]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L981 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11434
--operation mode is normal

W1L981 = S6_q_b[24] & (A1L952 # A1L852 & J21_reg_o[24]) # !S6_q_b[24] & A1L852 & J21_reg_o[24];


--W1L091 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11435
--operation mode is normal

W1L091 = H1L7 & !W1L87 & (W1L881 # W1L981);


--HB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4635
--operation mode is normal

HB1L421 = J62_reg_o[24] & (A1L662 # HB1_row_length_data[24] & A1L062) # !J62_reg_o[24] & HB1_row_length_data[24] & A1L062;


--J72_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24]
--operation mode is normal

J72_reg_o[24]_lut_out = W1L36;
J72_reg_o[24] = DFFEA(J72_reg_o[24]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4636
--operation mode is normal

HB1L521 = A1L762 & (HB1_init_window_req_data[24] # A1L262 & J72_reg_o[24]) # !A1L762 & A1L262 & J72_reg_o[24];


--J82_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]
--operation mode is normal

J82_reg_o[24]_lut_out = W1L36;
J82_reg_o[24] = DFFEA(J82_reg_o[24]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24]
--operation mode is normal

J52_reg_o[24]_lut_out = W1L36;
J52_reg_o[24] = DFFEA(J52_reg_o[24]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4637
--operation mode is normal

HB1L621 = A1L462 & (J52_reg_o[24] # A1L362 & J82_reg_o[24]) # !A1L462 & A1L362 & J82_reg_o[24];


--HB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4638
--operation mode is normal

HB1L721 = A1L562 & (J42_reg_o[24] # A1L162 & HB1_num_rows_data[24]) # !A1L562 & A1L162 & HB1_num_rows_data[24];


--HB1L821 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4639
--operation mode is normal

HB1L821 = HB1L421 # HB1L521 # HB1L621 # HB1L721;


--W1L191 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11436
--operation mode is normal

W1L191 = W1L091 # W1L29 & HB1L821;


--J31_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24]
--operation mode is normal

J31_reg_o[24]_lut_out = U1L661Q & J91_reg_o[24];
J31_reg_o[24] = DFFEA(J31_reg_o[24]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25]
--operation mode is normal

J61_reg_o[25]_lut_out = J41_reg_o[25];
J61_reg_o[25] = DFFEA(J61_reg_o[25]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[25]_PORT_A_data_in = W1L591;
X2_q_b[25]_PORT_A_data_in_reg = DFFE(X2_q_b[25]_PORT_A_data_in, X2_q_b[25]_clock_0, , , );
X2_q_b[25]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[25]_PORT_A_address_reg = DFFE(X2_q_b[25]_PORT_A_address, X2_q_b[25]_clock_0, , , );
X2_q_b[25]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[25]_PORT_B_address_reg = DFFE(X2_q_b[25]_PORT_B_address, X2_q_b[25]_clock_1, , , );
X2_q_b[25]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[25]_PORT_A_write_enable_reg = DFFE(X2_q_b[25]_PORT_A_write_enable, X2_q_b[25]_clock_0, , , );
X2_q_b[25]_PORT_B_read_enable = VCC;
X2_q_b[25]_PORT_B_read_enable_reg = DFFE(X2_q_b[25]_PORT_B_read_enable, X2_q_b[25]_clock_1, , , );
X2_q_b[25]_clock_0 = LB1__clk0;
X2_q_b[25]_clock_1 = !LB1__clk0;
X2_q_b[25]_PORT_B_data_out = MEMORY(X2_q_b[25]_PORT_A_data_in_reg, , X2_q_b[25]_PORT_A_address_reg, X2_q_b[25]_PORT_B_address_reg, X2_q_b[25]_PORT_A_write_enable_reg, X2_q_b[25]_PORT_B_read_enable_reg, , , X2_q_b[25]_clock_0, X2_q_b[25]_clock_1, , , , );
X2_q_b[25] = X2_q_b[25]_PORT_B_data_out[0];


--BB4L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089
--operation mode is normal

BB4L58 = BB4L43 & (V1L26 & J61_reg_o[25] # !V1L26 & X2_q_b[25]);


--J51_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25]
--operation mode is normal

J51_reg_o[25]_lut_out = J31_reg_o[25];
J51_reg_o[25] = DFFEA(J51_reg_o[25]_lut_out, LB1__clk0, !rst, , , , );


--BB4L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6090
--operation mode is normal

BB4L68 = V1L26 & V1L76 & V1L36 & J51_reg_o[25];


--BB4_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26]
--operation mode is normal

BB4_reg[26]_lut_out = BB4L78 # BB4L88 # BB4_reg[27] & !V1L76;
BB4_reg[26] = DFFEA(BB4_reg[26]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6]
--operation mode is normal

AB2_crc_reg[6]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[5]);
AB2_crc_reg[6] = DFFEA(AB2_crc_reg[6]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[26]~699
--operation mode is normal

V1L401 = V1L721 & BB4_reg[26] # !V1L721 & AB2L94 & AB2_crc_reg[6];


--EB1_q_b[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[27]_PORT_A_data_in = V1L501;
EB1_q_b[27]_PORT_A_data_in_reg = DFFE(EB1_q_b[27]_PORT_A_data_in, EB1_q_b[27]_clock_0, , , );
EB1_q_b[27]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[27]_PORT_A_address_reg = DFFE(EB1_q_b[27]_PORT_A_address, EB1_q_b[27]_clock_0, , , );
EB1_q_b[27]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[27]_PORT_B_address_reg = DFFE(EB1_q_b[27]_PORT_B_address, EB1_q_b[27]_clock_1, , , );
EB1_q_b[27]_PORT_A_write_enable = V1L111;
EB1_q_b[27]_PORT_A_write_enable_reg = DFFE(EB1_q_b[27]_PORT_A_write_enable, EB1_q_b[27]_clock_0, , , );
EB1_q_b[27]_PORT_B_read_enable = VCC;
EB1_q_b[27]_PORT_B_read_enable_reg = DFFE(EB1_q_b[27]_PORT_B_read_enable, EB1_q_b[27]_clock_1, , , );
EB1_q_b[27]_clock_0 = LB1__clk0;
EB1_q_b[27]_clock_1 = !LB1__clk0;
EB1_q_b[27]_PORT_B_data_out = MEMORY(EB1_q_b[27]_PORT_A_data_in_reg, , EB1_q_b[27]_PORT_A_address_reg, EB1_q_b[27]_PORT_B_address_reg, EB1_q_b[27]_PORT_A_write_enable_reg, EB1_q_b[27]_PORT_B_read_enable_reg, , , EB1_q_b[27]_clock_0, EB1_q_b[27]_clock_1, , , , );
EB1_q_b[27] = EB1_q_b[27]_PORT_B_data_out[0];


--BB5_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[29]
--operation mode is normal

BB5_reg[29]_lut_out = CB1L4Q & EB1_q_b[28] & DB1L07Q # !CB1L4Q & BB5_reg[30];
BB5_reg[29] = DFFEA(BB5_reg[29]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L593 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~76
--operation mode is arithmetic

GB1L593 = CARRY(M11_safe_q[5] & (!GB1L393 # !GB1L11) # !M11_safe_q[5] & !GB1L11 & !GB1L393);


--GB1L531 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~83
--operation mode is arithmetic

GB1L531_carry_eqn = GB1L431;
GB1L531 = J42_reg_o[4] $ GB1L531_carry_eqn;

--GB1L631 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~83COUT
--operation mode is arithmetic

GB1L631 = CARRY(J42_reg_o[4] # !GB1L431);


--GB1L854 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~108
--operation mode is arithmetic

GB1L854 = CARRY(M21_safe_q[5] & (!GB1L654 # !GB1L47) # !M21_safe_q[5] & !GB1L47 & !GB1L654);


--GB1L562 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~10
--operation mode is arithmetic

GB1L562 = CARRY(M21_safe_q[3] & (!GB1L362 # !GB1L331) # !M21_safe_q[3] & !GB1L331 & !GB1L362);


--GB1L891 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~115
--operation mode is arithmetic

GB1L891_carry_eqn = GB1L791;
GB1L891 = GB1L27 $ GB1L891_carry_eqn;

--GB1L991 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~115COUT
--operation mode is arithmetic

GB1L991 = CARRY(GB1L27 # !GB1L791);


--GB1L823 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~42
--operation mode is arithmetic

GB1L823 = CARRY(GB1L691 & (!GB1L623 # !M21_safe_q[3]) # !GB1L691 & !M21_safe_q[3] & !GB1L623);


--J91_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24]
--operation mode is normal

J91_reg_o[24]_lut_out = BB1_reg[24];
J91_reg_o[24] = DFFEA(J91_reg_o[24]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25]
--operation mode is normal

J41_reg_o[25]_lut_out = U1L661Q & J02_reg_o[25];
J41_reg_o[25] = DFFEA(J41_reg_o[25]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[25]_PORT_A_data_in = W1L46;
S2_q_b[25]_PORT_A_data_in_reg = DFFE(S2_q_b[25]_PORT_A_data_in, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[25]_PORT_A_address_reg = DFFE(S2_q_b[25]_PORT_A_address, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[25]_PORT_B_address_reg = DFFE(S2_q_b[25]_PORT_B_address, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_A_write_enable = H1L5;
S2_q_b[25]_PORT_A_write_enable_reg = DFFE(S2_q_b[25]_PORT_A_write_enable, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_PORT_B_read_enable = VCC;
S2_q_b[25]_PORT_B_read_enable_reg = DFFE(S2_q_b[25]_PORT_B_read_enable, S2_q_b[25]_clock_0, , , );
S2_q_b[25]_clock_0 = LB1__clk1;
S2_q_b[25]_PORT_B_data_out = MEMORY(S2_q_b[25]_PORT_A_data_in_reg, , S2_q_b[25]_PORT_A_address_reg, S2_q_b[25]_PORT_B_address_reg, S2_q_b[25]_PORT_A_write_enable_reg, S2_q_b[25]_PORT_B_read_enable_reg, , , S2_q_b[25]_clock_0, , , , , );
S2_q_b[25] = S2_q_b[25]_PORT_B_data_out[0];


--S4_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[25]_PORT_A_data_in = W1L46;
S4_q_b[25]_PORT_A_data_in_reg = DFFE(S4_q_b[25]_PORT_A_data_in, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[25]_PORT_A_address_reg = DFFE(S4_q_b[25]_PORT_A_address, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[25]_PORT_B_address_reg = DFFE(S4_q_b[25]_PORT_B_address, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_A_write_enable = H1L6;
S4_q_b[25]_PORT_A_write_enable_reg = DFFE(S4_q_b[25]_PORT_A_write_enable, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_PORT_B_read_enable = VCC;
S4_q_b[25]_PORT_B_read_enable_reg = DFFE(S4_q_b[25]_PORT_B_read_enable, S4_q_b[25]_clock_0, , , );
S4_q_b[25]_clock_0 = LB1__clk1;
S4_q_b[25]_PORT_B_data_out = MEMORY(S4_q_b[25]_PORT_A_data_in_reg, , S4_q_b[25]_PORT_A_address_reg, S4_q_b[25]_PORT_B_address_reg, S4_q_b[25]_PORT_A_write_enable_reg, S4_q_b[25]_PORT_B_read_enable_reg, , , S4_q_b[25]_clock_0, , , , , );
S4_q_b[25] = S4_q_b[25]_PORT_B_data_out[0];


--W1L291 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11437
--operation mode is normal

W1L291 = A1L372 & (W1L2 & S2_q_b[25] # !W1L2 & S4_q_b[25]);


--S6_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[25]_PORT_A_data_in = W1L46;
S6_q_b[25]_PORT_A_data_in_reg = DFFE(S6_q_b[25]_PORT_A_data_in, S6_q_b[25]_clock_0, , , );
S6_q_b[25]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[25]_PORT_A_address_reg = DFFE(S6_q_b[25]_PORT_A_address, S6_q_b[25]_clock_0, , , );
S6_q_b[25]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[25]_PORT_B_address_reg = DFFE(S6_q_b[25]_PORT_B_address, S6_q_b[25]_clock_0, , , );
S6_q_b[25]_PORT_A_write_enable = H1L8;
S6_q_b[25]_PORT_A_write_enable_reg = DFFE(S6_q_b[25]_PORT_A_write_enable, S6_q_b[25]_clock_0, , , );
S6_q_b[25]_PORT_B_read_enable = VCC;
S6_q_b[25]_PORT_B_read_enable_reg = DFFE(S6_q_b[25]_PORT_B_read_enable, S6_q_b[25]_clock_0, , , );
S6_q_b[25]_clock_0 = LB1__clk1;
S6_q_b[25]_PORT_B_data_out = MEMORY(S6_q_b[25]_PORT_A_data_in_reg, , S6_q_b[25]_PORT_A_address_reg, S6_q_b[25]_PORT_B_address_reg, S6_q_b[25]_PORT_A_write_enable_reg, S6_q_b[25]_PORT_B_read_enable_reg, , , S6_q_b[25]_clock_0, , , , , );
S6_q_b[25] = S6_q_b[25]_PORT_B_data_out[0];


--J21_reg_o[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[25]
--operation mode is normal

J21_reg_o[25]_lut_out = W1L46;
J21_reg_o[25] = DFFEA(J21_reg_o[25]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L391 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11438
--operation mode is normal

W1L391 = S6_q_b[25] & (A1L952 # A1L852 & J21_reg_o[25]) # !S6_q_b[25] & A1L852 & J21_reg_o[25];


--W1L491 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11439
--operation mode is normal

W1L491 = H1L7 & !W1L87 & (W1L291 # W1L391);


--HB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4640
--operation mode is normal

HB1L921 = J62_reg_o[25] & (A1L662 # HB1_row_length_data[25] & A1L062) # !J62_reg_o[25] & HB1_row_length_data[25] & A1L062;


--J72_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25]
--operation mode is normal

J72_reg_o[25]_lut_out = W1L46;
J72_reg_o[25] = DFFEA(J72_reg_o[25]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4641
--operation mode is normal

HB1L031 = A1L762 & (HB1_init_window_req_data[25] # A1L262 & J72_reg_o[25]) # !A1L762 & A1L262 & J72_reg_o[25];


--J82_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]
--operation mode is normal

J82_reg_o[25]_lut_out = W1L46;
J82_reg_o[25] = DFFEA(J82_reg_o[25]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25]
--operation mode is normal

J52_reg_o[25]_lut_out = W1L46;
J52_reg_o[25] = DFFEA(J52_reg_o[25]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4642
--operation mode is normal

HB1L131 = A1L462 & (J52_reg_o[25] # A1L362 & J82_reg_o[25]) # !A1L462 & A1L362 & J82_reg_o[25];


--HB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4643
--operation mode is normal

HB1L231 = A1L562 & (J42_reg_o[25] # A1L162 & HB1_num_rows_data[25]) # !A1L562 & A1L162 & HB1_num_rows_data[25];


--HB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4644
--operation mode is normal

HB1L331 = HB1L921 # HB1L031 # HB1L131 # HB1L231;


--W1L591 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11440
--operation mode is normal

W1L591 = W1L491 # W1L29 & HB1L331;


--J31_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25]
--operation mode is normal

J31_reg_o[25]_lut_out = U1L761Q # U1L661Q & J91_reg_o[25];
J31_reg_o[25] = DFFEA(J31_reg_o[25]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26]
--operation mode is normal

J61_reg_o[26]_lut_out = J41_reg_o[26];
J61_reg_o[26] = DFFEA(J61_reg_o[26]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[26]_PORT_A_data_in = W1L991;
X2_q_b[26]_PORT_A_data_in_reg = DFFE(X2_q_b[26]_PORT_A_data_in, X2_q_b[26]_clock_0, , , );
X2_q_b[26]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[26]_PORT_A_address_reg = DFFE(X2_q_b[26]_PORT_A_address, X2_q_b[26]_clock_0, , , );
X2_q_b[26]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[26]_PORT_B_address_reg = DFFE(X2_q_b[26]_PORT_B_address, X2_q_b[26]_clock_1, , , );
X2_q_b[26]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[26]_PORT_A_write_enable_reg = DFFE(X2_q_b[26]_PORT_A_write_enable, X2_q_b[26]_clock_0, , , );
X2_q_b[26]_PORT_B_read_enable = VCC;
X2_q_b[26]_PORT_B_read_enable_reg = DFFE(X2_q_b[26]_PORT_B_read_enable, X2_q_b[26]_clock_1, , , );
X2_q_b[26]_clock_0 = LB1__clk0;
X2_q_b[26]_clock_1 = !LB1__clk0;
X2_q_b[26]_PORT_B_data_out = MEMORY(X2_q_b[26]_PORT_A_data_in_reg, , X2_q_b[26]_PORT_A_address_reg, X2_q_b[26]_PORT_B_address_reg, X2_q_b[26]_PORT_A_write_enable_reg, X2_q_b[26]_PORT_B_read_enable_reg, , , X2_q_b[26]_clock_0, X2_q_b[26]_clock_1, , , , );
X2_q_b[26] = X2_q_b[26]_PORT_B_data_out[0];


--BB4L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092
--operation mode is normal

BB4L78 = BB4L43 & (V1L26 & J61_reg_o[26] # !V1L26 & X2_q_b[26]);


--J51_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26]
--operation mode is normal

J51_reg_o[26]_lut_out = J31_reg_o[26];
J51_reg_o[26] = DFFEA(J51_reg_o[26]_lut_out, LB1__clk0, !rst, , , , );


--BB4L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6093
--operation mode is normal

BB4L88 = V1L26 & V1L76 & V1L36 & J51_reg_o[26];


--BB4_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27]
--operation mode is normal

BB4_reg[27]_lut_out = BB4L98 # BB4L09 # BB4_reg[28] & !V1L76;
BB4_reg[27] = DFFEA(BB4_reg[27]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5]
--operation mode is normal

AB2_crc_reg[5]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[4]);
AB2_crc_reg[5] = DFFEA(AB2_crc_reg[5]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L501 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[27]~700
--operation mode is normal

V1L501 = V1L721 & BB4_reg[27] # !V1L721 & AB2L94 & AB2_crc_reg[5];


--EB1_q_b[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[28]_PORT_A_data_in = V1L601;
EB1_q_b[28]_PORT_A_data_in_reg = DFFE(EB1_q_b[28]_PORT_A_data_in, EB1_q_b[28]_clock_0, , , );
EB1_q_b[28]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[28]_PORT_A_address_reg = DFFE(EB1_q_b[28]_PORT_A_address, EB1_q_b[28]_clock_0, , , );
EB1_q_b[28]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[28]_PORT_B_address_reg = DFFE(EB1_q_b[28]_PORT_B_address, EB1_q_b[28]_clock_1, , , );
EB1_q_b[28]_PORT_A_write_enable = V1L111;
EB1_q_b[28]_PORT_A_write_enable_reg = DFFE(EB1_q_b[28]_PORT_A_write_enable, EB1_q_b[28]_clock_0, , , );
EB1_q_b[28]_PORT_B_read_enable = VCC;
EB1_q_b[28]_PORT_B_read_enable_reg = DFFE(EB1_q_b[28]_PORT_B_read_enable, EB1_q_b[28]_clock_1, , , );
EB1_q_b[28]_clock_0 = LB1__clk0;
EB1_q_b[28]_clock_1 = !LB1__clk0;
EB1_q_b[28]_PORT_B_data_out = MEMORY(EB1_q_b[28]_PORT_A_data_in_reg, , EB1_q_b[28]_PORT_A_address_reg, EB1_q_b[28]_PORT_B_address_reg, EB1_q_b[28]_PORT_A_write_enable_reg, EB1_q_b[28]_PORT_B_read_enable_reg, , , EB1_q_b[28]_clock_0, EB1_q_b[28]_clock_1, , , , );
EB1_q_b[28] = EB1_q_b[28]_PORT_B_data_out[0];


--BB5_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[30]
--operation mode is normal

BB5_reg[30]_lut_out = CB1L4Q & EB1_q_b[29] & DB1L07Q # !CB1L4Q & BB5_reg[31];
BB5_reg[30] = DFFEA(BB5_reg[30]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L393 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~75
--operation mode is arithmetic

GB1L393 = CARRY(M11_safe_q[4] & GB1L9 & !GB1L193 # !M11_safe_q[4] & (GB1L9 # !GB1L193));


--GB1L331 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~82
--operation mode is arithmetic

GB1L331_carry_eqn = GB1L231;
GB1L331 = J42_reg_o[3] $ !GB1L331_carry_eqn;

--GB1L431 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~82COUT
--operation mode is arithmetic

GB1L431 = CARRY(!J42_reg_o[3] & !GB1L231);


--GB1L654 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~107
--operation mode is arithmetic

GB1L654 = CARRY(M21_safe_q[4] & GB1L27 & !GB1L454 # !M21_safe_q[4] & (GB1L27 # !GB1L454));


--GB1L362 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~9
--operation mode is arithmetic

GB1L362 = CARRY(M21_safe_q[2] & GB1L131 & !GB1L162 # !M21_safe_q[2] & (GB1L131 # !GB1L162));


--GB1L691 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~114
--operation mode is arithmetic

GB1L691_carry_eqn = GB1L591;
GB1L691 = GB1L07 $ !GB1L691_carry_eqn;

--GB1L791 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~114COUT
--operation mode is arithmetic

GB1L791 = CARRY(!GB1L07 & !GB1L591);


--GB1L623 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~41
--operation mode is arithmetic

GB1L623 = CARRY(GB1L491 & M21_safe_q[2] & !GB1L423 # !GB1L491 & (M21_safe_q[2] # !GB1L423));


--J91_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25]
--operation mode is normal

J91_reg_o[25]_lut_out = BB1_reg[25];
J91_reg_o[25] = DFFEA(J91_reg_o[25]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26]
--operation mode is normal

J41_reg_o[26]_lut_out = U1L661Q & J02_reg_o[26];
J41_reg_o[26] = DFFEA(J41_reg_o[26]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[26]_PORT_A_data_in = W1L56;
S2_q_b[26]_PORT_A_data_in_reg = DFFE(S2_q_b[26]_PORT_A_data_in, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[26]_PORT_A_address_reg = DFFE(S2_q_b[26]_PORT_A_address, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[26]_PORT_B_address_reg = DFFE(S2_q_b[26]_PORT_B_address, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_A_write_enable = H1L5;
S2_q_b[26]_PORT_A_write_enable_reg = DFFE(S2_q_b[26]_PORT_A_write_enable, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_PORT_B_read_enable = VCC;
S2_q_b[26]_PORT_B_read_enable_reg = DFFE(S2_q_b[26]_PORT_B_read_enable, S2_q_b[26]_clock_0, , , );
S2_q_b[26]_clock_0 = LB1__clk1;
S2_q_b[26]_PORT_B_data_out = MEMORY(S2_q_b[26]_PORT_A_data_in_reg, , S2_q_b[26]_PORT_A_address_reg, S2_q_b[26]_PORT_B_address_reg, S2_q_b[26]_PORT_A_write_enable_reg, S2_q_b[26]_PORT_B_read_enable_reg, , , S2_q_b[26]_clock_0, , , , , );
S2_q_b[26] = S2_q_b[26]_PORT_B_data_out[0];


--S4_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[26]_PORT_A_data_in = W1L56;
S4_q_b[26]_PORT_A_data_in_reg = DFFE(S4_q_b[26]_PORT_A_data_in, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[26]_PORT_A_address_reg = DFFE(S4_q_b[26]_PORT_A_address, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[26]_PORT_B_address_reg = DFFE(S4_q_b[26]_PORT_B_address, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_A_write_enable = H1L6;
S4_q_b[26]_PORT_A_write_enable_reg = DFFE(S4_q_b[26]_PORT_A_write_enable, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_PORT_B_read_enable = VCC;
S4_q_b[26]_PORT_B_read_enable_reg = DFFE(S4_q_b[26]_PORT_B_read_enable, S4_q_b[26]_clock_0, , , );
S4_q_b[26]_clock_0 = LB1__clk1;
S4_q_b[26]_PORT_B_data_out = MEMORY(S4_q_b[26]_PORT_A_data_in_reg, , S4_q_b[26]_PORT_A_address_reg, S4_q_b[26]_PORT_B_address_reg, S4_q_b[26]_PORT_A_write_enable_reg, S4_q_b[26]_PORT_B_read_enable_reg, , , S4_q_b[26]_clock_0, , , , , );
S4_q_b[26] = S4_q_b[26]_PORT_B_data_out[0];


--W1L691 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11441
--operation mode is normal

W1L691 = A1L372 & (W1L2 & S2_q_b[26] # !W1L2 & S4_q_b[26]);


--S6_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[26]_PORT_A_data_in = W1L56;
S6_q_b[26]_PORT_A_data_in_reg = DFFE(S6_q_b[26]_PORT_A_data_in, S6_q_b[26]_clock_0, , , );
S6_q_b[26]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[26]_PORT_A_address_reg = DFFE(S6_q_b[26]_PORT_A_address, S6_q_b[26]_clock_0, , , );
S6_q_b[26]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[26]_PORT_B_address_reg = DFFE(S6_q_b[26]_PORT_B_address, S6_q_b[26]_clock_0, , , );
S6_q_b[26]_PORT_A_write_enable = H1L8;
S6_q_b[26]_PORT_A_write_enable_reg = DFFE(S6_q_b[26]_PORT_A_write_enable, S6_q_b[26]_clock_0, , , );
S6_q_b[26]_PORT_B_read_enable = VCC;
S6_q_b[26]_PORT_B_read_enable_reg = DFFE(S6_q_b[26]_PORT_B_read_enable, S6_q_b[26]_clock_0, , , );
S6_q_b[26]_clock_0 = LB1__clk1;
S6_q_b[26]_PORT_B_data_out = MEMORY(S6_q_b[26]_PORT_A_data_in_reg, , S6_q_b[26]_PORT_A_address_reg, S6_q_b[26]_PORT_B_address_reg, S6_q_b[26]_PORT_A_write_enable_reg, S6_q_b[26]_PORT_B_read_enable_reg, , , S6_q_b[26]_clock_0, , , , , );
S6_q_b[26] = S6_q_b[26]_PORT_B_data_out[0];


--J21_reg_o[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[26]
--operation mode is normal

J21_reg_o[26]_lut_out = W1L56;
J21_reg_o[26] = DFFEA(J21_reg_o[26]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L791 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11442
--operation mode is normal

W1L791 = S6_q_b[26] & (A1L952 # A1L852 & J21_reg_o[26]) # !S6_q_b[26] & A1L852 & J21_reg_o[26];


--W1L891 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11443
--operation mode is normal

W1L891 = H1L7 & !W1L87 & (W1L691 # W1L791);


--HB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4645
--operation mode is normal

HB1L431 = J62_reg_o[26] & (A1L662 # HB1_row_length_data[26] & A1L062) # !J62_reg_o[26] & HB1_row_length_data[26] & A1L062;


--J72_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26]
--operation mode is normal

J72_reg_o[26]_lut_out = W1L56;
J72_reg_o[26] = DFFEA(J72_reg_o[26]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4646
--operation mode is normal

HB1L531 = A1L762 & (HB1_init_window_req_data[26] # A1L262 & J72_reg_o[26]) # !A1L762 & A1L262 & J72_reg_o[26];


--J82_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]
--operation mode is normal

J82_reg_o[26]_lut_out = W1L56;
J82_reg_o[26] = DFFEA(J82_reg_o[26]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26]
--operation mode is normal

J52_reg_o[26]_lut_out = W1L56;
J52_reg_o[26] = DFFEA(J52_reg_o[26]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4647
--operation mode is normal

HB1L631 = A1L462 & (J52_reg_o[26] # A1L362 & J82_reg_o[26]) # !A1L462 & A1L362 & J82_reg_o[26];


--HB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4648
--operation mode is normal

HB1L731 = A1L562 & (J42_reg_o[26] # A1L162 & HB1_num_rows_data[26]) # !A1L562 & A1L162 & HB1_num_rows_data[26];


--HB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4649
--operation mode is normal

HB1L831 = HB1L431 # HB1L531 # HB1L631 # HB1L731;


--W1L991 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11444
--operation mode is normal

W1L991 = W1L891 # W1L29 & HB1L831;


--J31_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26]
--operation mode is normal

J31_reg_o[26]_lut_out = U1L661Q & J91_reg_o[26];
J31_reg_o[26] = DFFEA(J31_reg_o[26]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27]
--operation mode is normal

J61_reg_o[27]_lut_out = J41_reg_o[27];
J61_reg_o[27] = DFFEA(J61_reg_o[27]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[27]_PORT_A_data_in = W1L302;
X2_q_b[27]_PORT_A_data_in_reg = DFFE(X2_q_b[27]_PORT_A_data_in, X2_q_b[27]_clock_0, , , );
X2_q_b[27]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[27]_PORT_A_address_reg = DFFE(X2_q_b[27]_PORT_A_address, X2_q_b[27]_clock_0, , , );
X2_q_b[27]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[27]_PORT_B_address_reg = DFFE(X2_q_b[27]_PORT_B_address, X2_q_b[27]_clock_1, , , );
X2_q_b[27]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[27]_PORT_A_write_enable_reg = DFFE(X2_q_b[27]_PORT_A_write_enable, X2_q_b[27]_clock_0, , , );
X2_q_b[27]_PORT_B_read_enable = VCC;
X2_q_b[27]_PORT_B_read_enable_reg = DFFE(X2_q_b[27]_PORT_B_read_enable, X2_q_b[27]_clock_1, , , );
X2_q_b[27]_clock_0 = LB1__clk0;
X2_q_b[27]_clock_1 = !LB1__clk0;
X2_q_b[27]_PORT_B_data_out = MEMORY(X2_q_b[27]_PORT_A_data_in_reg, , X2_q_b[27]_PORT_A_address_reg, X2_q_b[27]_PORT_B_address_reg, X2_q_b[27]_PORT_A_write_enable_reg, X2_q_b[27]_PORT_B_read_enable_reg, , , X2_q_b[27]_clock_0, X2_q_b[27]_clock_1, , , , );
X2_q_b[27] = X2_q_b[27]_PORT_B_data_out[0];


--BB4L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095
--operation mode is normal

BB4L98 = BB4L43 & (V1L26 & J61_reg_o[27] # !V1L26 & X2_q_b[27]);


--J51_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27]
--operation mode is normal

J51_reg_o[27]_lut_out = J31_reg_o[27];
J51_reg_o[27] = DFFEA(J51_reg_o[27]_lut_out, LB1__clk0, !rst, , , , );


--BB4L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6096
--operation mode is normal

BB4L09 = V1L26 & V1L76 & V1L36 & J51_reg_o[27];


--BB4_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28]
--operation mode is normal

BB4_reg[28]_lut_out = BB4L19 # BB4L29 # BB4_reg[29] & !V1L76;
BB4_reg[28] = DFFEA(BB4_reg[28]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4]
--operation mode is normal

AB2_crc_reg[4]_lut_out = AB2_crc_reg[3] & !V1L96Q;
AB2_crc_reg[4] = DFFEA(AB2_crc_reg[4]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L601 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[28]~701
--operation mode is normal

V1L601 = V1L721 & BB4_reg[28] # !V1L721 & AB2L94 & AB2_crc_reg[4];


--EB1_q_b[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[29]_PORT_A_data_in = V1L701;
EB1_q_b[29]_PORT_A_data_in_reg = DFFE(EB1_q_b[29]_PORT_A_data_in, EB1_q_b[29]_clock_0, , , );
EB1_q_b[29]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[29]_PORT_A_address_reg = DFFE(EB1_q_b[29]_PORT_A_address, EB1_q_b[29]_clock_0, , , );
EB1_q_b[29]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[29]_PORT_B_address_reg = DFFE(EB1_q_b[29]_PORT_B_address, EB1_q_b[29]_clock_1, , , );
EB1_q_b[29]_PORT_A_write_enable = V1L111;
EB1_q_b[29]_PORT_A_write_enable_reg = DFFE(EB1_q_b[29]_PORT_A_write_enable, EB1_q_b[29]_clock_0, , , );
EB1_q_b[29]_PORT_B_read_enable = VCC;
EB1_q_b[29]_PORT_B_read_enable_reg = DFFE(EB1_q_b[29]_PORT_B_read_enable, EB1_q_b[29]_clock_1, , , );
EB1_q_b[29]_clock_0 = LB1__clk0;
EB1_q_b[29]_clock_1 = !LB1__clk0;
EB1_q_b[29]_PORT_B_data_out = MEMORY(EB1_q_b[29]_PORT_A_data_in_reg, , EB1_q_b[29]_PORT_A_address_reg, EB1_q_b[29]_PORT_B_address_reg, EB1_q_b[29]_PORT_A_write_enable_reg, EB1_q_b[29]_PORT_B_read_enable_reg, , , EB1_q_b[29]_clock_0, EB1_q_b[29]_clock_1, , , , );
EB1_q_b[29] = EB1_q_b[29]_PORT_B_data_out[0];


--BB5_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[31]
--operation mode is normal

BB5_reg[31]_lut_out = CB1L4Q & EB1_q_b[30] & DB1L07Q # !CB1L4Q & BB5_reg[32];
BB5_reg[31] = DFFEA(BB5_reg[31]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L193 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~74
--operation mode is arithmetic

GB1L193 = CARRY(M11_safe_q[3] & (!GB1L983 # !GB1L7) # !M11_safe_q[3] & !GB1L7 & !GB1L983);


--GB1L131 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~81
--operation mode is arithmetic

GB1L131_carry_eqn = GB1L031;
GB1L131 = J42_reg_o[2] $ GB1L131_carry_eqn;

--GB1L231 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~81COUT
--operation mode is arithmetic

GB1L231 = CARRY(J42_reg_o[2] # !GB1L031);


--GB1L454 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~106
--operation mode is arithmetic

GB1L454 = CARRY(M21_safe_q[3] & (!GB1L254 # !GB1L07) # !M21_safe_q[3] & !GB1L07 & !GB1L254);


--GB1L162 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~8
--operation mode is arithmetic

GB1L162 = CARRY(M21_safe_q[1] & (!GB1L952 # !GB1L921) # !M21_safe_q[1] & !GB1L921 & !GB1L952);


--GB1L491 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~113
--operation mode is arithmetic

GB1L491_carry_eqn = GB1L391;
GB1L491 = GB1L86 $ GB1L491_carry_eqn;

--GB1L591 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~113COUT
--operation mode is arithmetic

GB1L591 = CARRY(GB1L86 # !GB1L391);


--GB1L423 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~40
--operation mode is arithmetic

GB1L423 = CARRY(GB1L291 & (!GB1L223 # !M21_safe_q[1]) # !GB1L291 & !M21_safe_q[1] & !GB1L223);


--J91_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26]
--operation mode is normal

J91_reg_o[26]_lut_out = BB1_reg[26];
J91_reg_o[26] = DFFEA(J91_reg_o[26]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27]
--operation mode is normal

J41_reg_o[27]_lut_out = U1L661Q & J02_reg_o[27];
J41_reg_o[27] = DFFEA(J41_reg_o[27]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[27]_PORT_A_data_in = W1L66;
S2_q_b[27]_PORT_A_data_in_reg = DFFE(S2_q_b[27]_PORT_A_data_in, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[27]_PORT_A_address_reg = DFFE(S2_q_b[27]_PORT_A_address, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[27]_PORT_B_address_reg = DFFE(S2_q_b[27]_PORT_B_address, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_A_write_enable = H1L5;
S2_q_b[27]_PORT_A_write_enable_reg = DFFE(S2_q_b[27]_PORT_A_write_enable, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_PORT_B_read_enable = VCC;
S2_q_b[27]_PORT_B_read_enable_reg = DFFE(S2_q_b[27]_PORT_B_read_enable, S2_q_b[27]_clock_0, , , );
S2_q_b[27]_clock_0 = LB1__clk1;
S2_q_b[27]_PORT_B_data_out = MEMORY(S2_q_b[27]_PORT_A_data_in_reg, , S2_q_b[27]_PORT_A_address_reg, S2_q_b[27]_PORT_B_address_reg, S2_q_b[27]_PORT_A_write_enable_reg, S2_q_b[27]_PORT_B_read_enable_reg, , , S2_q_b[27]_clock_0, , , , , );
S2_q_b[27] = S2_q_b[27]_PORT_B_data_out[0];


--S4_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[27]_PORT_A_data_in = W1L66;
S4_q_b[27]_PORT_A_data_in_reg = DFFE(S4_q_b[27]_PORT_A_data_in, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[27]_PORT_A_address_reg = DFFE(S4_q_b[27]_PORT_A_address, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[27]_PORT_B_address_reg = DFFE(S4_q_b[27]_PORT_B_address, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_A_write_enable = H1L6;
S4_q_b[27]_PORT_A_write_enable_reg = DFFE(S4_q_b[27]_PORT_A_write_enable, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_PORT_B_read_enable = VCC;
S4_q_b[27]_PORT_B_read_enable_reg = DFFE(S4_q_b[27]_PORT_B_read_enable, S4_q_b[27]_clock_0, , , );
S4_q_b[27]_clock_0 = LB1__clk1;
S4_q_b[27]_PORT_B_data_out = MEMORY(S4_q_b[27]_PORT_A_data_in_reg, , S4_q_b[27]_PORT_A_address_reg, S4_q_b[27]_PORT_B_address_reg, S4_q_b[27]_PORT_A_write_enable_reg, S4_q_b[27]_PORT_B_read_enable_reg, , , S4_q_b[27]_clock_0, , , , , );
S4_q_b[27] = S4_q_b[27]_PORT_B_data_out[0];


--W1L002 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11445
--operation mode is normal

W1L002 = A1L372 & (W1L2 & S2_q_b[27] # !W1L2 & S4_q_b[27]);


--S6_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[27]_PORT_A_data_in = W1L66;
S6_q_b[27]_PORT_A_data_in_reg = DFFE(S6_q_b[27]_PORT_A_data_in, S6_q_b[27]_clock_0, , , );
S6_q_b[27]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[27]_PORT_A_address_reg = DFFE(S6_q_b[27]_PORT_A_address, S6_q_b[27]_clock_0, , , );
S6_q_b[27]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[27]_PORT_B_address_reg = DFFE(S6_q_b[27]_PORT_B_address, S6_q_b[27]_clock_0, , , );
S6_q_b[27]_PORT_A_write_enable = H1L8;
S6_q_b[27]_PORT_A_write_enable_reg = DFFE(S6_q_b[27]_PORT_A_write_enable, S6_q_b[27]_clock_0, , , );
S6_q_b[27]_PORT_B_read_enable = VCC;
S6_q_b[27]_PORT_B_read_enable_reg = DFFE(S6_q_b[27]_PORT_B_read_enable, S6_q_b[27]_clock_0, , , );
S6_q_b[27]_clock_0 = LB1__clk1;
S6_q_b[27]_PORT_B_data_out = MEMORY(S6_q_b[27]_PORT_A_data_in_reg, , S6_q_b[27]_PORT_A_address_reg, S6_q_b[27]_PORT_B_address_reg, S6_q_b[27]_PORT_A_write_enable_reg, S6_q_b[27]_PORT_B_read_enable_reg, , , S6_q_b[27]_clock_0, , , , , );
S6_q_b[27] = S6_q_b[27]_PORT_B_data_out[0];


--J21_reg_o[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[27]
--operation mode is normal

J21_reg_o[27]_lut_out = W1L66;
J21_reg_o[27] = DFFEA(J21_reg_o[27]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L102 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11446
--operation mode is normal

W1L102 = S6_q_b[27] & (A1L952 # A1L852 & J21_reg_o[27]) # !S6_q_b[27] & A1L852 & J21_reg_o[27];


--W1L202 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11447
--operation mode is normal

W1L202 = H1L7 & !W1L87 & (W1L002 # W1L102);


--HB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4650
--operation mode is normal

HB1L931 = J62_reg_o[27] & (A1L662 # HB1_row_length_data[27] & A1L062) # !J62_reg_o[27] & HB1_row_length_data[27] & A1L062;


--J72_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27]
--operation mode is normal

J72_reg_o[27]_lut_out = W1L66;
J72_reg_o[27] = DFFEA(J72_reg_o[27]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4651
--operation mode is normal

HB1L041 = A1L762 & (HB1_init_window_req_data[27] # A1L262 & J72_reg_o[27]) # !A1L762 & A1L262 & J72_reg_o[27];


--J82_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]
--operation mode is normal

J82_reg_o[27]_lut_out = W1L66;
J82_reg_o[27] = DFFEA(J82_reg_o[27]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27]
--operation mode is normal

J52_reg_o[27]_lut_out = W1L66;
J52_reg_o[27] = DFFEA(J52_reg_o[27]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4652
--operation mode is normal

HB1L141 = A1L462 & (J52_reg_o[27] # A1L362 & J82_reg_o[27]) # !A1L462 & A1L362 & J82_reg_o[27];


--HB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4653
--operation mode is normal

HB1L241 = A1L562 & (J42_reg_o[27] # A1L162 & HB1_num_rows_data[27]) # !A1L562 & A1L162 & HB1_num_rows_data[27];


--HB1L341 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4654
--operation mode is normal

HB1L341 = HB1L931 # HB1L041 # HB1L141 # HB1L241;


--W1L302 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11448
--operation mode is normal

W1L302 = W1L202 # W1L29 & HB1L341;


--J31_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27]
--operation mode is normal

J31_reg_o[27]_lut_out = U1L761Q # U1L661Q & J91_reg_o[27];
J31_reg_o[27] = DFFEA(J31_reg_o[27]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28]
--operation mode is normal

J61_reg_o[28]_lut_out = J41_reg_o[28];
J61_reg_o[28] = DFFEA(J61_reg_o[28]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[28]_PORT_A_data_in = W1L702;
X2_q_b[28]_PORT_A_data_in_reg = DFFE(X2_q_b[28]_PORT_A_data_in, X2_q_b[28]_clock_0, , , );
X2_q_b[28]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[28]_PORT_A_address_reg = DFFE(X2_q_b[28]_PORT_A_address, X2_q_b[28]_clock_0, , , );
X2_q_b[28]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[28]_PORT_B_address_reg = DFFE(X2_q_b[28]_PORT_B_address, X2_q_b[28]_clock_1, , , );
X2_q_b[28]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[28]_PORT_A_write_enable_reg = DFFE(X2_q_b[28]_PORT_A_write_enable, X2_q_b[28]_clock_0, , , );
X2_q_b[28]_PORT_B_read_enable = VCC;
X2_q_b[28]_PORT_B_read_enable_reg = DFFE(X2_q_b[28]_PORT_B_read_enable, X2_q_b[28]_clock_1, , , );
X2_q_b[28]_clock_0 = LB1__clk0;
X2_q_b[28]_clock_1 = !LB1__clk0;
X2_q_b[28]_PORT_B_data_out = MEMORY(X2_q_b[28]_PORT_A_data_in_reg, , X2_q_b[28]_PORT_A_address_reg, X2_q_b[28]_PORT_B_address_reg, X2_q_b[28]_PORT_A_write_enable_reg, X2_q_b[28]_PORT_B_read_enable_reg, , , X2_q_b[28]_clock_0, X2_q_b[28]_clock_1, , , , );
X2_q_b[28] = X2_q_b[28]_PORT_B_data_out[0];


--BB4L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098
--operation mode is normal

BB4L19 = BB4L43 & (V1L26 & J61_reg_o[28] # !V1L26 & X2_q_b[28]);


--J51_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28]
--operation mode is normal

J51_reg_o[28]_lut_out = J31_reg_o[28];
J51_reg_o[28] = DFFEA(J51_reg_o[28]_lut_out, LB1__clk0, !rst, , , , );


--BB4L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099
--operation mode is normal

BB4L29 = V1L26 & V1L76 & V1L36 & J51_reg_o[28];


--BB4_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29]
--operation mode is normal

BB4_reg[29]_lut_out = BB4L39 # BB4L49 # BB4_reg[30] & !V1L76;
BB4_reg[29] = DFFEA(BB4_reg[29]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3]
--operation mode is normal

AB2_crc_reg[3]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[2]);
AB2_crc_reg[3] = DFFEA(AB2_crc_reg[3]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[29]~702
--operation mode is normal

V1L701 = V1L721 & BB4_reg[29] # !V1L721 & AB2L94 & AB2_crc_reg[3];


--EB1_q_b[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[30]_PORT_A_data_in = V1L801;
EB1_q_b[30]_PORT_A_data_in_reg = DFFE(EB1_q_b[30]_PORT_A_data_in, EB1_q_b[30]_clock_0, , , );
EB1_q_b[30]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[30]_PORT_A_address_reg = DFFE(EB1_q_b[30]_PORT_A_address, EB1_q_b[30]_clock_0, , , );
EB1_q_b[30]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[30]_PORT_B_address_reg = DFFE(EB1_q_b[30]_PORT_B_address, EB1_q_b[30]_clock_1, , , );
EB1_q_b[30]_PORT_A_write_enable = V1L111;
EB1_q_b[30]_PORT_A_write_enable_reg = DFFE(EB1_q_b[30]_PORT_A_write_enable, EB1_q_b[30]_clock_0, , , );
EB1_q_b[30]_PORT_B_read_enable = VCC;
EB1_q_b[30]_PORT_B_read_enable_reg = DFFE(EB1_q_b[30]_PORT_B_read_enable, EB1_q_b[30]_clock_1, , , );
EB1_q_b[30]_clock_0 = LB1__clk0;
EB1_q_b[30]_clock_1 = !LB1__clk0;
EB1_q_b[30]_PORT_B_data_out = MEMORY(EB1_q_b[30]_PORT_A_data_in_reg, , EB1_q_b[30]_PORT_A_address_reg, EB1_q_b[30]_PORT_B_address_reg, EB1_q_b[30]_PORT_A_write_enable_reg, EB1_q_b[30]_PORT_B_read_enable_reg, , , EB1_q_b[30]_clock_0, EB1_q_b[30]_clock_1, , , , );
EB1_q_b[30] = EB1_q_b[30]_PORT_B_data_out[0];


--BB5_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[32]
--operation mode is normal

BB5_reg[32]_lut_out = CB1L4Q & EB1_q_b[31] & DB1L07Q # !CB1L4Q & BB5_reg[33];
BB5_reg[32] = DFFEA(BB5_reg[32]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L983 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~73
--operation mode is arithmetic

GB1L983 = CARRY(M11_safe_q[2] & GB1L5 & !GB1L783 # !M11_safe_q[2] & (GB1L5 # !GB1L783));


--GB1L921 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~80
--operation mode is arithmetic

GB1L921_carry_eqn = GB1L821;
GB1L921 = J42_reg_o[1] $ !GB1L921_carry_eqn;

--GB1L031 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~80COUT
--operation mode is arithmetic

GB1L031 = CARRY(!J42_reg_o[1] & !GB1L821);


--GB1L254 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~105
--operation mode is arithmetic

GB1L254 = CARRY(M21_safe_q[2] & GB1L86 & !GB1L054 # !M21_safe_q[2] & (GB1L86 # !GB1L054));


--GB1L952 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~7
--operation mode is arithmetic

GB1L952 = CARRY(!M21_safe_q[0] & GB1L721);


--GB1L291 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~112
--operation mode is arithmetic

GB1L291_carry_eqn = GB1L191;
GB1L291 = GB1L66 $ !GB1L291_carry_eqn;

--GB1L391 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~112COUT
--operation mode is arithmetic

GB1L391 = CARRY(!GB1L66 & !GB1L191);


--GB1L223 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~39
--operation mode is arithmetic

GB1L223 = CARRY(!GB1L091 & M21_safe_q[0]);


--J91_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27]
--operation mode is normal

J91_reg_o[27]_lut_out = BB1_reg[27];
J91_reg_o[27] = DFFEA(J91_reg_o[27]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28]
--operation mode is normal

J41_reg_o[28]_lut_out = U1L661Q & J02_reg_o[28];
J41_reg_o[28] = DFFEA(J41_reg_o[28]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[28]_PORT_A_data_in = W1L76;
S2_q_b[28]_PORT_A_data_in_reg = DFFE(S2_q_b[28]_PORT_A_data_in, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[28]_PORT_A_address_reg = DFFE(S2_q_b[28]_PORT_A_address, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[28]_PORT_B_address_reg = DFFE(S2_q_b[28]_PORT_B_address, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_A_write_enable = H1L5;
S2_q_b[28]_PORT_A_write_enable_reg = DFFE(S2_q_b[28]_PORT_A_write_enable, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_PORT_B_read_enable = VCC;
S2_q_b[28]_PORT_B_read_enable_reg = DFFE(S2_q_b[28]_PORT_B_read_enable, S2_q_b[28]_clock_0, , , );
S2_q_b[28]_clock_0 = LB1__clk1;
S2_q_b[28]_PORT_B_data_out = MEMORY(S2_q_b[28]_PORT_A_data_in_reg, , S2_q_b[28]_PORT_A_address_reg, S2_q_b[28]_PORT_B_address_reg, S2_q_b[28]_PORT_A_write_enable_reg, S2_q_b[28]_PORT_B_read_enable_reg, , , S2_q_b[28]_clock_0, , , , , );
S2_q_b[28] = S2_q_b[28]_PORT_B_data_out[0];


--S4_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[28]_PORT_A_data_in = W1L76;
S4_q_b[28]_PORT_A_data_in_reg = DFFE(S4_q_b[28]_PORT_A_data_in, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[28]_PORT_A_address_reg = DFFE(S4_q_b[28]_PORT_A_address, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[28]_PORT_B_address_reg = DFFE(S4_q_b[28]_PORT_B_address, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_A_write_enable = H1L6;
S4_q_b[28]_PORT_A_write_enable_reg = DFFE(S4_q_b[28]_PORT_A_write_enable, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_PORT_B_read_enable = VCC;
S4_q_b[28]_PORT_B_read_enable_reg = DFFE(S4_q_b[28]_PORT_B_read_enable, S4_q_b[28]_clock_0, , , );
S4_q_b[28]_clock_0 = LB1__clk1;
S4_q_b[28]_PORT_B_data_out = MEMORY(S4_q_b[28]_PORT_A_data_in_reg, , S4_q_b[28]_PORT_A_address_reg, S4_q_b[28]_PORT_B_address_reg, S4_q_b[28]_PORT_A_write_enable_reg, S4_q_b[28]_PORT_B_read_enable_reg, , , S4_q_b[28]_clock_0, , , , , );
S4_q_b[28] = S4_q_b[28]_PORT_B_data_out[0];


--W1L402 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11449
--operation mode is normal

W1L402 = A1L372 & (W1L2 & S2_q_b[28] # !W1L2 & S4_q_b[28]);


--S6_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[28]_PORT_A_data_in = W1L76;
S6_q_b[28]_PORT_A_data_in_reg = DFFE(S6_q_b[28]_PORT_A_data_in, S6_q_b[28]_clock_0, , , );
S6_q_b[28]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[28]_PORT_A_address_reg = DFFE(S6_q_b[28]_PORT_A_address, S6_q_b[28]_clock_0, , , );
S6_q_b[28]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[28]_PORT_B_address_reg = DFFE(S6_q_b[28]_PORT_B_address, S6_q_b[28]_clock_0, , , );
S6_q_b[28]_PORT_A_write_enable = H1L8;
S6_q_b[28]_PORT_A_write_enable_reg = DFFE(S6_q_b[28]_PORT_A_write_enable, S6_q_b[28]_clock_0, , , );
S6_q_b[28]_PORT_B_read_enable = VCC;
S6_q_b[28]_PORT_B_read_enable_reg = DFFE(S6_q_b[28]_PORT_B_read_enable, S6_q_b[28]_clock_0, , , );
S6_q_b[28]_clock_0 = LB1__clk1;
S6_q_b[28]_PORT_B_data_out = MEMORY(S6_q_b[28]_PORT_A_data_in_reg, , S6_q_b[28]_PORT_A_address_reg, S6_q_b[28]_PORT_B_address_reg, S6_q_b[28]_PORT_A_write_enable_reg, S6_q_b[28]_PORT_B_read_enable_reg, , , S6_q_b[28]_clock_0, , , , , );
S6_q_b[28] = S6_q_b[28]_PORT_B_data_out[0];


--J21_reg_o[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[28]
--operation mode is normal

J21_reg_o[28]_lut_out = W1L76;
J21_reg_o[28] = DFFEA(J21_reg_o[28]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L502 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11450
--operation mode is normal

W1L502 = S6_q_b[28] & (A1L952 # A1L852 & J21_reg_o[28]) # !S6_q_b[28] & A1L852 & J21_reg_o[28];


--W1L602 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11451
--operation mode is normal

W1L602 = H1L7 & !W1L87 & (W1L402 # W1L502);


--HB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4655
--operation mode is normal

HB1L441 = J62_reg_o[28] & (A1L662 # HB1_row_length_data[28] & A1L062) # !J62_reg_o[28] & HB1_row_length_data[28] & A1L062;


--J72_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28]
--operation mode is normal

J72_reg_o[28]_lut_out = W1L76;
J72_reg_o[28] = DFFEA(J72_reg_o[28]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4656
--operation mode is normal

HB1L541 = A1L762 & (HB1_init_window_req_data[28] # A1L262 & J72_reg_o[28]) # !A1L762 & A1L262 & J72_reg_o[28];


--J82_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]
--operation mode is normal

J82_reg_o[28]_lut_out = W1L76;
J82_reg_o[28] = DFFEA(J82_reg_o[28]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28]
--operation mode is normal

J52_reg_o[28]_lut_out = W1L76;
J52_reg_o[28] = DFFEA(J52_reg_o[28]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4657
--operation mode is normal

HB1L641 = A1L462 & (J52_reg_o[28] # A1L362 & J82_reg_o[28]) # !A1L462 & A1L362 & J82_reg_o[28];


--HB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4658
--operation mode is normal

HB1L741 = A1L562 & (J42_reg_o[28] # A1L162 & HB1_num_rows_data[28]) # !A1L562 & A1L162 & HB1_num_rows_data[28];


--HB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4659
--operation mode is normal

HB1L841 = HB1L441 # HB1L541 # HB1L641 # HB1L741;


--W1L702 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11452
--operation mode is normal

W1L702 = W1L602 # W1L29 & HB1L841;


--J31_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28]
--operation mode is normal

J31_reg_o[28]_lut_out = U1L661Q & J91_reg_o[28];
J31_reg_o[28] = DFFEA(J31_reg_o[28]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29]
--operation mode is normal

J61_reg_o[29]_lut_out = J41_reg_o[29];
J61_reg_o[29] = DFFEA(J61_reg_o[29]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[29]_PORT_A_data_in = W1L112;
X2_q_b[29]_PORT_A_data_in_reg = DFFE(X2_q_b[29]_PORT_A_data_in, X2_q_b[29]_clock_0, , , );
X2_q_b[29]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[29]_PORT_A_address_reg = DFFE(X2_q_b[29]_PORT_A_address, X2_q_b[29]_clock_0, , , );
X2_q_b[29]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[29]_PORT_B_address_reg = DFFE(X2_q_b[29]_PORT_B_address, X2_q_b[29]_clock_1, , , );
X2_q_b[29]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[29]_PORT_A_write_enable_reg = DFFE(X2_q_b[29]_PORT_A_write_enable, X2_q_b[29]_clock_0, , , );
X2_q_b[29]_PORT_B_read_enable = VCC;
X2_q_b[29]_PORT_B_read_enable_reg = DFFE(X2_q_b[29]_PORT_B_read_enable, X2_q_b[29]_clock_1, , , );
X2_q_b[29]_clock_0 = LB1__clk0;
X2_q_b[29]_clock_1 = !LB1__clk0;
X2_q_b[29]_PORT_B_data_out = MEMORY(X2_q_b[29]_PORT_A_data_in_reg, , X2_q_b[29]_PORT_A_address_reg, X2_q_b[29]_PORT_B_address_reg, X2_q_b[29]_PORT_A_write_enable_reg, X2_q_b[29]_PORT_B_read_enable_reg, , , X2_q_b[29]_clock_0, X2_q_b[29]_clock_1, , , , );
X2_q_b[29] = X2_q_b[29]_PORT_B_data_out[0];


--BB4L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101
--operation mode is normal

BB4L39 = BB4L43 & (V1L26 & J61_reg_o[29] # !V1L26 & X2_q_b[29]);


--J51_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29]
--operation mode is normal

J51_reg_o[29]_lut_out = J31_reg_o[29];
J51_reg_o[29] = DFFEA(J51_reg_o[29]_lut_out, LB1__clk0, !rst, , , , );


--BB4L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102
--operation mode is normal

BB4L49 = V1L26 & V1L76 & V1L36 & J51_reg_o[29];


--BB4_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30]
--operation mode is normal

BB4_reg[30]_lut_out = V1L96Q & V1L57 # !V1L96Q & (V1L27Q & V1L57 # !V1L27Q & BB4_reg[31]);
BB4_reg[30] = DFFEA(BB4_reg[30]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2]
--operation mode is normal

AB2_crc_reg[2]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[1]);
AB2_crc_reg[2] = DFFEA(AB2_crc_reg[2]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[30]~703
--operation mode is normal

V1L801 = V1L721 & BB4_reg[30] # !V1L721 & AB2L94 & AB2_crc_reg[2];


--EB1_q_b[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 1, Port B Depth: 16, Port B Width: 1
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[31]_PORT_A_data_in = V1L901;
EB1_q_b[31]_PORT_A_data_in_reg = DFFE(EB1_q_b[31]_PORT_A_data_in, EB1_q_b[31]_clock_0, , , );
EB1_q_b[31]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[31]_PORT_A_address_reg = DFFE(EB1_q_b[31]_PORT_A_address, EB1_q_b[31]_clock_0, , , );
EB1_q_b[31]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[31]_PORT_B_address_reg = DFFE(EB1_q_b[31]_PORT_B_address, EB1_q_b[31]_clock_1, , , );
EB1_q_b[31]_PORT_A_write_enable = V1L111;
EB1_q_b[31]_PORT_A_write_enable_reg = DFFE(EB1_q_b[31]_PORT_A_write_enable, EB1_q_b[31]_clock_0, , , );
EB1_q_b[31]_PORT_B_read_enable = VCC;
EB1_q_b[31]_PORT_B_read_enable_reg = DFFE(EB1_q_b[31]_PORT_B_read_enable, EB1_q_b[31]_clock_1, , , );
EB1_q_b[31]_clock_0 = LB1__clk0;
EB1_q_b[31]_clock_1 = !LB1__clk0;
EB1_q_b[31]_PORT_B_data_out = MEMORY(EB1_q_b[31]_PORT_A_data_in_reg, , EB1_q_b[31]_PORT_A_address_reg, EB1_q_b[31]_PORT_B_address_reg, EB1_q_b[31]_PORT_A_write_enable_reg, EB1_q_b[31]_PORT_B_read_enable_reg, , , EB1_q_b[31]_clock_0, EB1_q_b[31]_clock_1, , , , );
EB1_q_b[31] = EB1_q_b[31]_PORT_B_data_out[0];


--BB5_reg[33] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[33]
--operation mode is normal

BB5_reg[33]_lut_out = VCC;
BB5_reg[33] = DFFEA(BB5_reg[33]_lut_out, LB1__clk0, !rst, , CB1L11, , );


--GB1L783 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~72
--operation mode is arithmetic

GB1L783 = CARRY(M11_safe_q[1] & (!GB1L583 # !GB1L3) # !M11_safe_q[1] & !GB1L3 & !GB1L583);


--GB1L721 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~79
--operation mode is arithmetic

GB1L721 = !J42_reg_o[0];

--GB1L821 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~79COUT
--operation mode is arithmetic

GB1L821 = CARRY(J42_reg_o[0]);


--GB1L054 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~104
--operation mode is arithmetic

GB1L054 = CARRY(M21_safe_q[1] & (!GB1L844 # !GB1L66) # !M21_safe_q[1] & !GB1L66 & !GB1L844);


--GB1L091 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~111
--operation mode is arithmetic

GB1L091 = !GB1L46;

--GB1L191 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~111COUT
--operation mode is arithmetic

GB1L191 = CARRY(GB1L46);


--J91_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28]
--operation mode is normal

J91_reg_o[28]_lut_out = BB1_reg[28];
J91_reg_o[28] = DFFEA(J91_reg_o[28]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29]
--operation mode is normal

J41_reg_o[29]_lut_out = U1L661Q & J02_reg_o[29];
J41_reg_o[29] = DFFEA(J41_reg_o[29]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[29]_PORT_A_data_in = W1L86;
S2_q_b[29]_PORT_A_data_in_reg = DFFE(S2_q_b[29]_PORT_A_data_in, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[29]_PORT_A_address_reg = DFFE(S2_q_b[29]_PORT_A_address, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[29]_PORT_B_address_reg = DFFE(S2_q_b[29]_PORT_B_address, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_A_write_enable = H1L5;
S2_q_b[29]_PORT_A_write_enable_reg = DFFE(S2_q_b[29]_PORT_A_write_enable, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_PORT_B_read_enable = VCC;
S2_q_b[29]_PORT_B_read_enable_reg = DFFE(S2_q_b[29]_PORT_B_read_enable, S2_q_b[29]_clock_0, , , );
S2_q_b[29]_clock_0 = LB1__clk1;
S2_q_b[29]_PORT_B_data_out = MEMORY(S2_q_b[29]_PORT_A_data_in_reg, , S2_q_b[29]_PORT_A_address_reg, S2_q_b[29]_PORT_B_address_reg, S2_q_b[29]_PORT_A_write_enable_reg, S2_q_b[29]_PORT_B_read_enable_reg, , , S2_q_b[29]_clock_0, , , , , );
S2_q_b[29] = S2_q_b[29]_PORT_B_data_out[0];


--S4_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[29]_PORT_A_data_in = W1L86;
S4_q_b[29]_PORT_A_data_in_reg = DFFE(S4_q_b[29]_PORT_A_data_in, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[29]_PORT_A_address_reg = DFFE(S4_q_b[29]_PORT_A_address, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[29]_PORT_B_address_reg = DFFE(S4_q_b[29]_PORT_B_address, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_A_write_enable = H1L6;
S4_q_b[29]_PORT_A_write_enable_reg = DFFE(S4_q_b[29]_PORT_A_write_enable, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_PORT_B_read_enable = VCC;
S4_q_b[29]_PORT_B_read_enable_reg = DFFE(S4_q_b[29]_PORT_B_read_enable, S4_q_b[29]_clock_0, , , );
S4_q_b[29]_clock_0 = LB1__clk1;
S4_q_b[29]_PORT_B_data_out = MEMORY(S4_q_b[29]_PORT_A_data_in_reg, , S4_q_b[29]_PORT_A_address_reg, S4_q_b[29]_PORT_B_address_reg, S4_q_b[29]_PORT_A_write_enable_reg, S4_q_b[29]_PORT_B_read_enable_reg, , , S4_q_b[29]_clock_0, , , , , );
S4_q_b[29] = S4_q_b[29]_PORT_B_data_out[0];


--W1L802 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11453
--operation mode is normal

W1L802 = A1L372 & (W1L2 & S2_q_b[29] # !W1L2 & S4_q_b[29]);


--S6_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[29]_PORT_A_data_in = W1L86;
S6_q_b[29]_PORT_A_data_in_reg = DFFE(S6_q_b[29]_PORT_A_data_in, S6_q_b[29]_clock_0, , , );
S6_q_b[29]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[29]_PORT_A_address_reg = DFFE(S6_q_b[29]_PORT_A_address, S6_q_b[29]_clock_0, , , );
S6_q_b[29]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[29]_PORT_B_address_reg = DFFE(S6_q_b[29]_PORT_B_address, S6_q_b[29]_clock_0, , , );
S6_q_b[29]_PORT_A_write_enable = H1L8;
S6_q_b[29]_PORT_A_write_enable_reg = DFFE(S6_q_b[29]_PORT_A_write_enable, S6_q_b[29]_clock_0, , , );
S6_q_b[29]_PORT_B_read_enable = VCC;
S6_q_b[29]_PORT_B_read_enable_reg = DFFE(S6_q_b[29]_PORT_B_read_enable, S6_q_b[29]_clock_0, , , );
S6_q_b[29]_clock_0 = LB1__clk1;
S6_q_b[29]_PORT_B_data_out = MEMORY(S6_q_b[29]_PORT_A_data_in_reg, , S6_q_b[29]_PORT_A_address_reg, S6_q_b[29]_PORT_B_address_reg, S6_q_b[29]_PORT_A_write_enable_reg, S6_q_b[29]_PORT_B_read_enable_reg, , , S6_q_b[29]_clock_0, , , , , );
S6_q_b[29] = S6_q_b[29]_PORT_B_data_out[0];


--J21_reg_o[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[29]
--operation mode is normal

J21_reg_o[29]_lut_out = W1L86;
J21_reg_o[29] = DFFEA(J21_reg_o[29]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L902 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11454
--operation mode is normal

W1L902 = S6_q_b[29] & (A1L952 # A1L852 & J21_reg_o[29]) # !S6_q_b[29] & A1L852 & J21_reg_o[29];


--W1L012 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11455
--operation mode is normal

W1L012 = H1L7 & !W1L87 & (W1L802 # W1L902);


--HB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4660
--operation mode is normal

HB1L941 = J62_reg_o[29] & (A1L662 # HB1_row_length_data[29] & A1L062) # !J62_reg_o[29] & HB1_row_length_data[29] & A1L062;


--J72_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]
--operation mode is normal

J72_reg_o[29]_lut_out = W1L86;
J72_reg_o[29] = DFFEA(J72_reg_o[29]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4661
--operation mode is normal

HB1L051 = A1L762 & (HB1_init_window_req_data[29] # A1L262 & J72_reg_o[29]) # !A1L762 & A1L262 & J72_reg_o[29];


--J82_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]
--operation mode is normal

J82_reg_o[29]_lut_out = W1L86;
J82_reg_o[29] = DFFEA(J82_reg_o[29]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29]
--operation mode is normal

J52_reg_o[29]_lut_out = W1L86;
J52_reg_o[29] = DFFEA(J52_reg_o[29]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4662
--operation mode is normal

HB1L151 = A1L462 & (J52_reg_o[29] # A1L362 & J82_reg_o[29]) # !A1L462 & A1L362 & J82_reg_o[29];


--HB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4663
--operation mode is normal

HB1L251 = A1L562 & (J42_reg_o[29] # A1L162 & HB1_num_rows_data[29]) # !A1L562 & A1L162 & HB1_num_rows_data[29];


--HB1L351 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4664
--operation mode is normal

HB1L351 = HB1L941 # HB1L051 # HB1L151 # HB1L251;


--W1L112 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11456
--operation mode is normal

W1L112 = W1L012 # W1L29 & HB1L351;


--J31_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29]
--operation mode is normal

J31_reg_o[29]_lut_out = U1L761Q # U1L661Q & J91_reg_o[29];
J31_reg_o[29] = DFFEA(J31_reg_o[29]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J61_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30]
--operation mode is normal

J61_reg_o[30]_lut_out = J41_reg_o[30];
J61_reg_o[30] = DFFEA(J61_reg_o[30]_lut_out, LB1__clk0, !rst, , , , );


--J71_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30]
--operation mode is normal

J71_reg_o[30]_lut_out = C1_status_reg[0];
J71_reg_o[30] = DFFEA(J71_reg_o[30]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[30]_PORT_A_data_in = W1L512;
X2_q_b[30]_PORT_A_data_in_reg = DFFE(X2_q_b[30]_PORT_A_data_in, X2_q_b[30]_clock_0, , , );
X2_q_b[30]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[30]_PORT_A_address_reg = DFFE(X2_q_b[30]_PORT_A_address, X2_q_b[30]_clock_0, , , );
X2_q_b[30]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[30]_PORT_B_address_reg = DFFE(X2_q_b[30]_PORT_B_address, X2_q_b[30]_clock_1, , , );
X2_q_b[30]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[30]_PORT_A_write_enable_reg = DFFE(X2_q_b[30]_PORT_A_write_enable, X2_q_b[30]_clock_0, , , );
X2_q_b[30]_PORT_B_read_enable = VCC;
X2_q_b[30]_PORT_B_read_enable_reg = DFFE(X2_q_b[30]_PORT_B_read_enable, X2_q_b[30]_clock_1, , , );
X2_q_b[30]_clock_0 = LB1__clk0;
X2_q_b[30]_clock_1 = !LB1__clk0;
X2_q_b[30]_PORT_B_data_out = MEMORY(X2_q_b[30]_PORT_A_data_in_reg, , X2_q_b[30]_PORT_A_address_reg, X2_q_b[30]_PORT_B_address_reg, X2_q_b[30]_PORT_A_write_enable_reg, X2_q_b[30]_PORT_B_read_enable_reg, , , X2_q_b[30]_clock_0, X2_q_b[30]_clock_1, , , , );
X2_q_b[30] = X2_q_b[30]_PORT_B_data_out[0];


--V1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0
--operation mode is normal

V1L47 = V1L36 & (V1L26 # J71_reg_o[30]) # !V1L36 & !V1L26 & X2_q_b[30];


--J51_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30]
--operation mode is normal

J51_reg_o[30]_lut_out = J31_reg_o[30];
J51_reg_o[30] = DFFEA(J51_reg_o[30]_lut_out, LB1__clk0, !rst, , , , );


--V1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1
--operation mode is normal

V1L57 = V1L47 & (J51_reg_o[30] # !V1L26) # !V1L47 & J61_reg_o[30] & V1L26;


--BB4_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31]
--operation mode is normal

BB4_reg[31]_lut_out = V1L96Q & V1L77 # !V1L96Q & (V1L27Q & V1L77 # !V1L27Q & BB4_reg[0]);
BB4_reg[31] = DFFEA(BB4_reg[31]_lut_out, LB1__clk0, !rst, , V1L321, , );


--AB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1]
--operation mode is normal

AB2_crc_reg[1]_lut_out = !V1L96Q & (BB4_reg[0] $ AB2_crc_reg[32]);
AB2_crc_reg[1] = DFFEA(AB2_crc_reg[1]_lut_out, LB1__clk0, !rst, , V1_crc_ena, , );


--V1L901 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[31]~704
--operation mode is normal

V1L901 = V1L721 & BB4_reg[31] # !V1L721 & AB2L94 & AB2_crc_reg[1];


--GB1L583 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~71
--operation mode is arithmetic

GB1L583 = CARRY(!M11_safe_q[0] & GB1L1);


--GB1L844 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~103
--operation mode is arithmetic

GB1L844 = CARRY(!M21_safe_q[0] & GB1L46);


--J91_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29]
--operation mode is normal

J91_reg_o[29]_lut_out = BB1_reg[29];
J91_reg_o[29] = DFFEA(J91_reg_o[29]_lut_out, LB1__clk0, !rst, , U1L271, , );


--J41_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30]
--operation mode is normal

J41_reg_o[30]_lut_out = U1L661Q & J02_reg_o[30];
J41_reg_o[30] = DFFEA(J41_reg_o[30]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0]
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L9Q & (U1L761Q # C1_status_reg[0]);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, LB1__clk0, !rst, , , , );


--S2_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[30]_PORT_A_data_in = W1L96;
S2_q_b[30]_PORT_A_data_in_reg = DFFE(S2_q_b[30]_PORT_A_data_in, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[30]_PORT_A_address_reg = DFFE(S2_q_b[30]_PORT_A_address, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[30]_PORT_B_address_reg = DFFE(S2_q_b[30]_PORT_B_address, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_A_write_enable = H1L5;
S2_q_b[30]_PORT_A_write_enable_reg = DFFE(S2_q_b[30]_PORT_A_write_enable, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_PORT_B_read_enable = VCC;
S2_q_b[30]_PORT_B_read_enable_reg = DFFE(S2_q_b[30]_PORT_B_read_enable, S2_q_b[30]_clock_0, , , );
S2_q_b[30]_clock_0 = LB1__clk1;
S2_q_b[30]_PORT_B_data_out = MEMORY(S2_q_b[30]_PORT_A_data_in_reg, , S2_q_b[30]_PORT_A_address_reg, S2_q_b[30]_PORT_B_address_reg, S2_q_b[30]_PORT_A_write_enable_reg, S2_q_b[30]_PORT_B_read_enable_reg, , , S2_q_b[30]_clock_0, , , , , );
S2_q_b[30] = S2_q_b[30]_PORT_B_data_out[0];


--S4_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[30]_PORT_A_data_in = W1L96;
S4_q_b[30]_PORT_A_data_in_reg = DFFE(S4_q_b[30]_PORT_A_data_in, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[30]_PORT_A_address_reg = DFFE(S4_q_b[30]_PORT_A_address, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[30]_PORT_B_address_reg = DFFE(S4_q_b[30]_PORT_B_address, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_A_write_enable = H1L6;
S4_q_b[30]_PORT_A_write_enable_reg = DFFE(S4_q_b[30]_PORT_A_write_enable, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_PORT_B_read_enable = VCC;
S4_q_b[30]_PORT_B_read_enable_reg = DFFE(S4_q_b[30]_PORT_B_read_enable, S4_q_b[30]_clock_0, , , );
S4_q_b[30]_clock_0 = LB1__clk1;
S4_q_b[30]_PORT_B_data_out = MEMORY(S4_q_b[30]_PORT_A_data_in_reg, , S4_q_b[30]_PORT_A_address_reg, S4_q_b[30]_PORT_B_address_reg, S4_q_b[30]_PORT_A_write_enable_reg, S4_q_b[30]_PORT_B_read_enable_reg, , , S4_q_b[30]_clock_0, , , , , );
S4_q_b[30] = S4_q_b[30]_PORT_B_data_out[0];


--W1L212 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11457
--operation mode is normal

W1L212 = A1L372 & (W1L2 & S2_q_b[30] # !W1L2 & S4_q_b[30]);


--S6_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[30]_PORT_A_data_in = W1L96;
S6_q_b[30]_PORT_A_data_in_reg = DFFE(S6_q_b[30]_PORT_A_data_in, S6_q_b[30]_clock_0, , , );
S6_q_b[30]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[30]_PORT_A_address_reg = DFFE(S6_q_b[30]_PORT_A_address, S6_q_b[30]_clock_0, , , );
S6_q_b[30]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[30]_PORT_B_address_reg = DFFE(S6_q_b[30]_PORT_B_address, S6_q_b[30]_clock_0, , , );
S6_q_b[30]_PORT_A_write_enable = H1L8;
S6_q_b[30]_PORT_A_write_enable_reg = DFFE(S6_q_b[30]_PORT_A_write_enable, S6_q_b[30]_clock_0, , , );
S6_q_b[30]_PORT_B_read_enable = VCC;
S6_q_b[30]_PORT_B_read_enable_reg = DFFE(S6_q_b[30]_PORT_B_read_enable, S6_q_b[30]_clock_0, , , );
S6_q_b[30]_clock_0 = LB1__clk1;
S6_q_b[30]_PORT_B_data_out = MEMORY(S6_q_b[30]_PORT_A_data_in_reg, , S6_q_b[30]_PORT_A_address_reg, S6_q_b[30]_PORT_B_address_reg, S6_q_b[30]_PORT_A_write_enable_reg, S6_q_b[30]_PORT_B_read_enable_reg, , , S6_q_b[30]_clock_0, , , , , );
S6_q_b[30] = S6_q_b[30]_PORT_B_data_out[0];


--J21_reg_o[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[30]
--operation mode is normal

J21_reg_o[30]_lut_out = W1L96;
J21_reg_o[30] = DFFEA(J21_reg_o[30]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L312 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11458
--operation mode is normal

W1L312 = S6_q_b[30] & (A1L952 # A1L852 & J21_reg_o[30]) # !S6_q_b[30] & A1L852 & J21_reg_o[30];


--W1L412 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11459
--operation mode is normal

W1L412 = H1L7 & !W1L87 & (W1L212 # W1L312);


--HB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4665
--operation mode is normal

HB1L451 = J62_reg_o[30] & (A1L662 # HB1_row_length_data[30] & A1L062) # !J62_reg_o[30] & HB1_row_length_data[30] & A1L062;


--J72_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30]
--operation mode is normal

J72_reg_o[30]_lut_out = W1L96;
J72_reg_o[30] = DFFEA(J72_reg_o[30]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4666
--operation mode is normal

HB1L551 = A1L762 & (HB1_init_window_req_data[30] # A1L262 & J72_reg_o[30]) # !A1L762 & A1L262 & J72_reg_o[30];


--J82_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]
--operation mode is normal

J82_reg_o[30]_lut_out = W1L96;
J82_reg_o[30] = DFFEA(J82_reg_o[30]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30]
--operation mode is normal

J52_reg_o[30]_lut_out = W1L96;
J52_reg_o[30] = DFFEA(J52_reg_o[30]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4667
--operation mode is normal

HB1L651 = A1L462 & (J52_reg_o[30] # A1L362 & J82_reg_o[30]) # !A1L462 & A1L362 & J82_reg_o[30];


--HB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4668
--operation mode is normal

HB1L751 = A1L562 & (J42_reg_o[30] # A1L162 & HB1_num_rows_data[30]) # !A1L562 & A1L162 & HB1_num_rows_data[30];


--HB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4669
--operation mode is normal

HB1L851 = HB1L451 # HB1L551 # HB1L651 # HB1L751;


--W1L512 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11460
--operation mode is normal

W1L512 = W1L412 # W1L29 & HB1L851;


--J31_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30]
--operation mode is normal

J31_reg_o[30]_lut_out = U1L661Q & J91_reg_o[30];
J31_reg_o[30] = DFFEA(J31_reg_o[30]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J71_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31]
--operation mode is normal

J71_reg_o[31]_lut_out = C1_status_reg[1];
J71_reg_o[31] = DFFEA(J71_reg_o[31]_lut_out, LB1__clk0, !rst, , , , );


--J61_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31]
--operation mode is normal

J61_reg_o[31]_lut_out = J41_reg_o[31];
J61_reg_o[31] = DFFEA(J61_reg_o[31]_lut_out, LB1__clk0, !rst, , , , );


--X2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[31]_PORT_A_data_in = W1L912;
X2_q_b[31]_PORT_A_data_in_reg = DFFE(X2_q_b[31]_PORT_A_data_in, X2_q_b[31]_clock_0, , , );
X2_q_b[31]_PORT_A_address = BUS(W1L28, W1L38, W1L48, W1L58, W1L68, W1L78);
X2_q_b[31]_PORT_A_address_reg = DFFE(X2_q_b[31]_PORT_A_address, X2_q_b[31]_clock_0, , , );
X2_q_b[31]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[31]_PORT_B_address_reg = DFFE(X2_q_b[31]_PORT_B_address, X2_q_b[31]_clock_1, , , );
X2_q_b[31]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[31]_PORT_A_write_enable_reg = DFFE(X2_q_b[31]_PORT_A_write_enable, X2_q_b[31]_clock_0, , , );
X2_q_b[31]_PORT_B_read_enable = VCC;
X2_q_b[31]_PORT_B_read_enable_reg = DFFE(X2_q_b[31]_PORT_B_read_enable, X2_q_b[31]_clock_1, , , );
X2_q_b[31]_clock_0 = LB1__clk0;
X2_q_b[31]_clock_1 = !LB1__clk0;
X2_q_b[31]_PORT_B_data_out = MEMORY(X2_q_b[31]_PORT_A_data_in_reg, , X2_q_b[31]_PORT_A_address_reg, X2_q_b[31]_PORT_B_address_reg, X2_q_b[31]_PORT_A_write_enable_reg, X2_q_b[31]_PORT_B_read_enable_reg, , , X2_q_b[31]_clock_0, X2_q_b[31]_clock_1, , , , );
X2_q_b[31] = X2_q_b[31]_PORT_B_data_out[0];


--V1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2
--operation mode is normal

V1L67 = V1L26 & (V1L36 # J61_reg_o[31]) # !V1L26 & !V1L36 & X2_q_b[31];


--J51_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31]
--operation mode is normal

J51_reg_o[31]_lut_out = J31_reg_o[31];
J51_reg_o[31] = DFFEA(J51_reg_o[31]_lut_out, LB1__clk0, !rst, , , , );


--V1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3
--operation mode is normal

V1L77 = V1L67 & (J51_reg_o[31] # !V1L36) # !V1L67 & J71_reg_o[31] & V1L36;


--J91_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30]
--operation mode is normal

J91_reg_o[30]_lut_out = BB1_reg[30];
J91_reg_o[30] = DFFEA(J91_reg_o[30]_lut_out, LB1__clk0, !rst, , U1L271, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1]
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L9Q & (C1_status_reg[1] # W1L57Q & !U1L761Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, LB1__clk0, !rst, , , , );


--J41_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31]
--operation mode is normal

J41_reg_o[31]_lut_out = U1L661Q & J02_reg_o[31];
J41_reg_o[31] = DFFEA(J41_reg_o[31]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--S2_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[31]_PORT_A_data_in = W1L07;
S2_q_b[31]_PORT_A_data_in_reg = DFFE(S2_q_b[31]_PORT_A_data_in, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[31]_PORT_A_address_reg = DFFE(S2_q_b[31]_PORT_A_address, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S2_q_b[31]_PORT_B_address_reg = DFFE(S2_q_b[31]_PORT_B_address, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_A_write_enable = H1L5;
S2_q_b[31]_PORT_A_write_enable_reg = DFFE(S2_q_b[31]_PORT_A_write_enable, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_PORT_B_read_enable = VCC;
S2_q_b[31]_PORT_B_read_enable_reg = DFFE(S2_q_b[31]_PORT_B_read_enable, S2_q_b[31]_clock_0, , , );
S2_q_b[31]_clock_0 = LB1__clk1;
S2_q_b[31]_PORT_B_data_out = MEMORY(S2_q_b[31]_PORT_A_data_in_reg, , S2_q_b[31]_PORT_A_address_reg, S2_q_b[31]_PORT_B_address_reg, S2_q_b[31]_PORT_A_write_enable_reg, S2_q_b[31]_PORT_B_read_enable_reg, , , S2_q_b[31]_clock_0, , , , , );
S2_q_b[31] = S2_q_b[31]_PORT_B_data_out[0];


--S4_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[31]_PORT_A_data_in = W1L07;
S4_q_b[31]_PORT_A_data_in_reg = DFFE(S4_q_b[31]_PORT_A_data_in, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[31]_PORT_A_address_reg = DFFE(S4_q_b[31]_PORT_A_address, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S4_q_b[31]_PORT_B_address_reg = DFFE(S4_q_b[31]_PORT_B_address, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_A_write_enable = H1L6;
S4_q_b[31]_PORT_A_write_enable_reg = DFFE(S4_q_b[31]_PORT_A_write_enable, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_PORT_B_read_enable = VCC;
S4_q_b[31]_PORT_B_read_enable_reg = DFFE(S4_q_b[31]_PORT_B_read_enable, S4_q_b[31]_clock_0, , , );
S4_q_b[31]_clock_0 = LB1__clk1;
S4_q_b[31]_PORT_B_data_out = MEMORY(S4_q_b[31]_PORT_A_data_in_reg, , S4_q_b[31]_PORT_A_address_reg, S4_q_b[31]_PORT_B_address_reg, S4_q_b[31]_PORT_A_write_enable_reg, S4_q_b[31]_PORT_B_read_enable_reg, , , S4_q_b[31]_clock_0, , , , , );
S4_q_b[31] = S4_q_b[31]_PORT_B_data_out[0];


--W1L612 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11461
--operation mode is normal

W1L612 = A1L372 & (W1L2 & S2_q_b[31] # !W1L2 & S4_q_b[31]);


--S6_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[31]_PORT_A_data_in = W1L07;
S6_q_b[31]_PORT_A_data_in_reg = DFFE(S6_q_b[31]_PORT_A_data_in, S6_q_b[31]_clock_0, , , );
S6_q_b[31]_PORT_A_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[31]_PORT_A_address_reg = DFFE(S6_q_b[31]_PORT_A_address, S6_q_b[31]_clock_0, , , );
S6_q_b[31]_PORT_B_address = BUS(W1L922, W1L032, W1L132, W1L232, W1L332, W1L432);
S6_q_b[31]_PORT_B_address_reg = DFFE(S6_q_b[31]_PORT_B_address, S6_q_b[31]_clock_0, , , );
S6_q_b[31]_PORT_A_write_enable = H1L8;
S6_q_b[31]_PORT_A_write_enable_reg = DFFE(S6_q_b[31]_PORT_A_write_enable, S6_q_b[31]_clock_0, , , );
S6_q_b[31]_PORT_B_read_enable = VCC;
S6_q_b[31]_PORT_B_read_enable_reg = DFFE(S6_q_b[31]_PORT_B_read_enable, S6_q_b[31]_clock_0, , , );
S6_q_b[31]_clock_0 = LB1__clk1;
S6_q_b[31]_PORT_B_data_out = MEMORY(S6_q_b[31]_PORT_A_data_in_reg, , S6_q_b[31]_PORT_A_address_reg, S6_q_b[31]_PORT_B_address_reg, S6_q_b[31]_PORT_A_write_enable_reg, S6_q_b[31]_PORT_B_read_enable_reg, , , S6_q_b[31]_clock_0, , , , , );
S6_q_b[31] = S6_q_b[31]_PORT_B_data_out[0];


--J21_reg_o[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[31]
--operation mode is normal

J21_reg_o[31]_lut_out = W1L07;
J21_reg_o[31] = DFFEA(J21_reg_o[31]_lut_out, LB1__clk0, !rst, , H1L3, , );


--W1L712 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11462
--operation mode is normal

W1L712 = S6_q_b[31] & (A1L952 # A1L852 & J21_reg_o[31]) # !S6_q_b[31] & A1L852 & J21_reg_o[31];


--W1L812 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11463
--operation mode is normal

W1L812 = H1L7 & !W1L87 & (W1L612 # W1L712);


--HB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4670
--operation mode is normal

HB1L951 = J62_reg_o[31] & (A1L662 # HB1_row_length_data[31] & A1L062) # !J62_reg_o[31] & HB1_row_length_data[31] & A1L062;


--J72_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31]
--operation mode is normal

J72_reg_o[31]_lut_out = W1L07;
J72_reg_o[31] = DFFEA(J72_reg_o[31]_lut_out, LB1__clk0, !rst, , HB1L292, , );


--HB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4671
--operation mode is normal

HB1L061 = A1L762 & (HB1_init_window_req_data[31] # A1L262 & J72_reg_o[31]) # !A1L762 & A1L262 & J72_reg_o[31];


--J82_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]
--operation mode is normal

J82_reg_o[31]_lut_out = W1L07;
J82_reg_o[31] = DFFEA(J82_reg_o[31]_lut_out, LB1__clk0, !rst, , HB1L392, , );


--J52_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31]
--operation mode is normal

J52_reg_o[31]_lut_out = W1L07;
J52_reg_o[31] = DFFEA(J52_reg_o[31]_lut_out, LB1__clk0, !rst, , HB1L461, , );


--HB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4672
--operation mode is normal

HB1L161 = A1L462 & (J52_reg_o[31] # A1L362 & J82_reg_o[31]) # !A1L462 & A1L362 & J82_reg_o[31];


--HB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4673
--operation mode is normal

HB1L261 = J42_reg_o[31] & (A1L562 # A1L162 & HB1_num_rows_data[31]) # !J42_reg_o[31] & A1L162 & HB1_num_rows_data[31];


--HB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4674
--operation mode is normal

HB1L361 = HB1L951 # HB1L061 # HB1L161 # HB1L261;


--W1L912 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11464
--operation mode is normal

W1L912 = W1L812 # W1L29 & HB1L361;


--J31_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31]
--operation mode is normal

J31_reg_o[31]_lut_out = U1L761Q # U1L661Q & J91_reg_o[31];
J31_reg_o[31] = DFFEA(J31_reg_o[31]_lut_out, LB1__clk0, !rst, , !C1L8Q, , );


--J91_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31]
--operation mode is normal

J91_reg_o[31]_lut_out = BB1_reg[31];
J91_reg_o[31] = DFFEA(J91_reg_o[31]_lut_out, LB1__clk0, !rst, , U1L271, , );


--Z7L22 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|LessThan~58
--operation mode is normal

Z7L22 = CB1L7 & (!Z7_count[1] # !Z7_count[0]) # !Z7_count[6];


--W1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~67
--operation mode is normal

W1L33 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[0];


--W1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~69
--operation mode is normal

W1L43 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[1];


--W1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~71
--operation mode is normal

W1L53 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[2];


--W1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~73
--operation mode is normal

W1L63 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[3];


--W1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~75
--operation mode is normal

W1L73 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[4];


--W1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~77
--operation mode is normal

W1L83 = J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[5];


--A1L862 is reduce_nor~239
--operation mode is normal

A1L862 = W1L37Q & J41_reg_o[20] & J41_reg_o[21] & A1L072;


--H1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|off_val_wren~13
--operation mode is normal

H1L5 = W1L37Q & J41_reg_o[16] & H1L2Q & A1L372;


--H1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|on_val_wren~12
--operation mode is normal

H1L6 = H1L2Q & A1L372 & (!J41_reg_o[16] # !W1L37Q);


--W1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~67
--operation mode is normal

W1L28 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[0];


--W1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~69
--operation mode is normal

W1L38 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[1];


--W1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~71
--operation mode is normal

W1L48 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[2];


--W1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~73
--operation mode is normal

W1L58 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[3];


--W1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~75
--operation mode is normal

W1L68 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[4];


--W1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~77
--operation mode is normal

W1L78 = !J31_reg_o[15] & !J31_reg_o[14] & !J31_reg_o[13] & M9_safe_q[5];


--U1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_next_state.calculate_crc~54
--operation mode is normal

U1L011 = U1L811Q # !U1L621 # !Z1_count[1] # !Z1_count[0];


--U1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~506
--operation mode is normal

U1L321 = J02_reg_o[31] & J02_reg_o[29] & !C1L5 & J02_reg_o[28] # !J02_reg_o[31] & !J02_reg_o[29] & C1L5 & !J02_reg_o[28];


--U1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~507
--operation mode is normal

U1L421 = U1L321 & U1L221 & (C1L2 $ J02_reg_o[25]);


--A1L782 is slave_err~369
--operation mode is normal

A1L782 = J41_reg_o[17] & !J41_reg_o[19] & J41_reg_o[20] # !J41_reg_o[17] & (!J41_reg_o[19] & J41_reg_o[20] # !J41_reg_o[16]);


--A1L882 is slave_err~370
--operation mode is normal

A1L882 = A1L782 # J41_reg_o[17] & J41_reg_o[18] # !W1L37Q;


--lvds_spare is lvds_spare
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx2 is ttl_nrx2
--operation mode is input

ttl_nrx2 = INPUT();


--ttl_nrx3 is ttl_nrx3
--operation mode is input

ttl_nrx3 = INPUT();


--eeprom_si is eeprom_si
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4
--operation mode is input

dip_sw4 = INPUT();


--rs232_rx is rs232_rx
--operation mode is input

rs232_rx = INPUT();


--ttl_nrx1 is ttl_nrx1
--operation mode is input

ttl_nrx1 = INPUT();


--rst_n is rst_n
--operation mode is input

rst_n = INPUT();


--inclk is inclk
--operation mode is input

inclk = INPUT();


--lvds_sync is lvds_sync
--operation mode is input

lvds_sync = INPUT();


--slot_id[2] is slot_id[2]
--operation mode is input

slot_id[2] = INPUT();


--slot_id[3] is slot_id[3]
--operation mode is input

slot_id[3] = INPUT();


--slot_id[1] is slot_id[1]
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0]
--operation mode is input

slot_id[0] = INPUT();


--lvds_cmd is lvds_cmd
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa
--operation mode is output

lvds_txa = OUTPUT(CB1L2);


--lvds_txb is lvds_txb
--operation mode is output

lvds_txb = OUTPUT(GND);


--ttl_tx1 is ttl_tx1
--operation mode is output

ttl_tx1 = OUTPUT(GND);


--ttl_txena1 is ttl_txena1
--operation mode is output

ttl_txena1 = OUTPUT(VCC);


--ttl_tx2 is ttl_tx2
--operation mode is output

ttl_tx2 = OUTPUT(GND);


--ttl_txena2 is ttl_txena2
--operation mode is output

ttl_txena2 = OUTPUT(GND);


--ttl_tx3 is ttl_tx3
--operation mode is output

ttl_tx3 = OUTPUT(GND);


--ttl_txena3 is ttl_txena3
--operation mode is output

ttl_txena3 = OUTPUT(GND);


--eeprom_so is eeprom_so
--operation mode is output

eeprom_so = OUTPUT(GND);


--eeprom_sck is eeprom_sck
--operation mode is output

eeprom_sck = OUTPUT(GND);


--eeprom_cs is eeprom_cs
--operation mode is output

eeprom_cs = OUTPUT(GND);


--dac_data0[13] is dac_data0[13]
--operation mode is output

dac_data0[13] = OUTPUT(J11_reg_o[13]);


--dac_data0[12] is dac_data0[12]
--operation mode is output

dac_data0[12] = OUTPUT(J11_reg_o[12]);


--dac_data0[11] is dac_data0[11]
--operation mode is output

dac_data0[11] = OUTPUT(J11_reg_o[11]);


--dac_data0[10] is dac_data0[10]
--operation mode is output

dac_data0[10] = OUTPUT(J11_reg_o[10]);


--dac_data0[9] is dac_data0[9]
--operation mode is output

dac_data0[9] = OUTPUT(J11_reg_o[9]);


--dac_data0[8] is dac_data0[8]
--operation mode is output

dac_data0[8] = OUTPUT(J11_reg_o[8]);


--dac_data0[7] is dac_data0[7]
--operation mode is output

dac_data0[7] = OUTPUT(J11_reg_o[7]);


--dac_data0[6] is dac_data0[6]
--operation mode is output

dac_data0[6] = OUTPUT(J11_reg_o[6]);


--dac_data0[5] is dac_data0[5]
--operation mode is output

dac_data0[5] = OUTPUT(J11_reg_o[5]);


--dac_data0[4] is dac_data0[4]
--operation mode is output

dac_data0[4] = OUTPUT(J11_reg_o[4]);


--dac_data0[3] is dac_data0[3]
--operation mode is output

dac_data0[3] = OUTPUT(J11_reg_o[3]);


--dac_data0[2] is dac_data0[2]
--operation mode is output

dac_data0[2] = OUTPUT(J11_reg_o[2]);


--dac_data0[1] is dac_data0[1]
--operation mode is output

dac_data0[1] = OUTPUT(J11_reg_o[1]);


--dac_data0[0] is dac_data0[0]
--operation mode is output

dac_data0[0] = OUTPUT(J11_reg_o[0]);


--dac_data1[13] is dac_data1[13]
--operation mode is output

dac_data1[13] = OUTPUT(J11_reg_o[13]);


--dac_data1[12] is dac_data1[12]
--operation mode is output

dac_data1[12] = OUTPUT(J11_reg_o[12]);


--dac_data1[11] is dac_data1[11]
--operation mode is output

dac_data1[11] = OUTPUT(J11_reg_o[11]);


--dac_data1[10] is dac_data1[10]
--operation mode is output

dac_data1[10] = OUTPUT(J11_reg_o[10]);


--dac_data1[9] is dac_data1[9]
--operation mode is output

dac_data1[9] = OUTPUT(J11_reg_o[9]);


--dac_data1[8] is dac_data1[8]
--operation mode is output

dac_data1[8] = OUTPUT(J11_reg_o[8]);


--dac_data1[7] is dac_data1[7]
--operation mode is output

dac_data1[7] = OUTPUT(J11_reg_o[7]);


--dac_data1[6] is dac_data1[6]
--operation mode is output

dac_data1[6] = OUTPUT(J11_reg_o[6]);


--dac_data1[5] is dac_data1[5]
--operation mode is output

dac_data1[5] = OUTPUT(J11_reg_o[5]);


--dac_data1[4] is dac_data1[4]
--operation mode is output

dac_data1[4] = OUTPUT(J11_reg_o[4]);


--dac_data1[3] is dac_data1[3]
--operation mode is output

dac_data1[3] = OUTPUT(J11_reg_o[3]);


--dac_data1[2] is dac_data1[2]
--operation mode is output

dac_data1[2] = OUTPUT(J11_reg_o[2]);


--dac_data1[1] is dac_data1[1]
--operation mode is output

dac_data1[1] = OUTPUT(J11_reg_o[1]);


--dac_data1[0] is dac_data1[0]
--operation mode is output

dac_data1[0] = OUTPUT(J11_reg_o[0]);


--dac_data2[13] is dac_data2[13]
--operation mode is output

dac_data2[13] = OUTPUT(J11_reg_o[13]);


--dac_data2[12] is dac_data2[12]
--operation mode is output

dac_data2[12] = OUTPUT(J11_reg_o[12]);


--dac_data2[11] is dac_data2[11]
--operation mode is output

dac_data2[11] = OUTPUT(J11_reg_o[11]);


--dac_data2[10] is dac_data2[10]
--operation mode is output

dac_data2[10] = OUTPUT(J11_reg_o[10]);


--dac_data2[9] is dac_data2[9]
--operation mode is output

dac_data2[9] = OUTPUT(J11_reg_o[9]);


--dac_data2[8] is dac_data2[8]
--operation mode is output

dac_data2[8] = OUTPUT(J11_reg_o[8]);


--dac_data2[7] is dac_data2[7]
--operation mode is output

dac_data2[7] = OUTPUT(J11_reg_o[7]);


--dac_data2[6] is dac_data2[6]
--operation mode is output

dac_data2[6] = OUTPUT(J11_reg_o[6]);


--dac_data2[5] is dac_data2[5]
--operation mode is output

dac_data2[5] = OUTPUT(J11_reg_o[5]);


--dac_data2[4] is dac_data2[4]
--operation mode is output

dac_data2[4] = OUTPUT(J11_reg_o[4]);


--dac_data2[3] is dac_data2[3]
--operation mode is output

dac_data2[3] = OUTPUT(J11_reg_o[3]);


--dac_data2[2] is dac_data2[2]
--operation mode is output

dac_data2[2] = OUTPUT(J11_reg_o[2]);


--dac_data2[1] is dac_data2[1]
--operation mode is output

dac_data2[1] = OUTPUT(J11_reg_o[1]);


--dac_data2[0] is dac_data2[0]
--operation mode is output

dac_data2[0] = OUTPUT(J11_reg_o[0]);


--dac_data3[13] is dac_data3[13]
--operation mode is output

dac_data3[13] = OUTPUT(J11_reg_o[13]);


--dac_data3[12] is dac_data3[12]
--operation mode is output

dac_data3[12] = OUTPUT(J11_reg_o[12]);


--dac_data3[11] is dac_data3[11]
--operation mode is output

dac_data3[11] = OUTPUT(J11_reg_o[11]);


--dac_data3[10] is dac_data3[10]
--operation mode is output

dac_data3[10] = OUTPUT(J11_reg_o[10]);


--dac_data3[9] is dac_data3[9]
--operation mode is output

dac_data3[9] = OUTPUT(J11_reg_o[9]);


--dac_data3[8] is dac_data3[8]
--operation mode is output

dac_data3[8] = OUTPUT(J11_reg_o[8]);


--dac_data3[7] is dac_data3[7]
--operation mode is output

dac_data3[7] = OUTPUT(J11_reg_o[7]);


--dac_data3[6] is dac_data3[6]
--operation mode is output

dac_data3[6] = OUTPUT(J11_reg_o[6]);


--dac_data3[5] is dac_data3[5]
--operation mode is output

dac_data3[5] = OUTPUT(J11_reg_o[5]);


--dac_data3[4] is dac_data3[4]
--operation mode is output

dac_data3[4] = OUTPUT(J11_reg_o[4]);


--dac_data3[3] is dac_data3[3]
--operation mode is output

dac_data3[3] = OUTPUT(J11_reg_o[3]);


--dac_data3[2] is dac_data3[2]
--operation mode is output

dac_data3[2] = OUTPUT(J11_reg_o[2]);


--dac_data3[1] is dac_data3[1]
--operation mode is output

dac_data3[1] = OUTPUT(J11_reg_o[1]);


--dac_data3[0] is dac_data3[0]
--operation mode is output

dac_data3[0] = OUTPUT(J11_reg_o[0]);


--dac_data4[13] is dac_data4[13]
--operation mode is output

dac_data4[13] = OUTPUT(J11_reg_o[13]);


--dac_data4[12] is dac_data4[12]
--operation mode is output

dac_data4[12] = OUTPUT(J11_reg_o[12]);


--dac_data4[11] is dac_data4[11]
--operation mode is output

dac_data4[11] = OUTPUT(J11_reg_o[11]);


--dac_data4[10] is dac_data4[10]
--operation mode is output

dac_data4[10] = OUTPUT(J11_reg_o[10]);


--dac_data4[9] is dac_data4[9]
--operation mode is output

dac_data4[9] = OUTPUT(J11_reg_o[9]);


--dac_data4[8] is dac_data4[8]
--operation mode is output

dac_data4[8] = OUTPUT(J11_reg_o[8]);


--dac_data4[7] is dac_data4[7]
--operation mode is output

dac_data4[7] = OUTPUT(J11_reg_o[7]);


--dac_data4[6] is dac_data4[6]
--operation mode is output

dac_data4[6] = OUTPUT(J11_reg_o[6]);


--dac_data4[5] is dac_data4[5]
--operation mode is output

dac_data4[5] = OUTPUT(J11_reg_o[5]);


--dac_data4[4] is dac_data4[4]
--operation mode is output

dac_data4[4] = OUTPUT(J11_reg_o[4]);


--dac_data4[3] is dac_data4[3]
--operation mode is output

dac_data4[3] = OUTPUT(J11_reg_o[3]);


--dac_data4[2] is dac_data4[2]
--operation mode is output

dac_data4[2] = OUTPUT(J11_reg_o[2]);


--dac_data4[1] is dac_data4[1]
--operation mode is output

dac_data4[1] = OUTPUT(J11_reg_o[1]);


--dac_data4[0] is dac_data4[0]
--operation mode is output

dac_data4[0] = OUTPUT(J11_reg_o[0]);


--dac_data5[13] is dac_data5[13]
--operation mode is output

dac_data5[13] = OUTPUT(J11_reg_o[13]);


--dac_data5[12] is dac_data5[12]
--operation mode is output

dac_data5[12] = OUTPUT(J11_reg_o[12]);


--dac_data5[11] is dac_data5[11]
--operation mode is output

dac_data5[11] = OUTPUT(J11_reg_o[11]);


--dac_data5[10] is dac_data5[10]
--operation mode is output

dac_data5[10] = OUTPUT(J11_reg_o[10]);


--dac_data5[9] is dac_data5[9]
--operation mode is output

dac_data5[9] = OUTPUT(J11_reg_o[9]);


--dac_data5[8] is dac_data5[8]
--operation mode is output

dac_data5[8] = OUTPUT(J11_reg_o[8]);


--dac_data5[7] is dac_data5[7]
--operation mode is output

dac_data5[7] = OUTPUT(J11_reg_o[7]);


--dac_data5[6] is dac_data5[6]
--operation mode is output

dac_data5[6] = OUTPUT(J11_reg_o[6]);


--dac_data5[5] is dac_data5[5]
--operation mode is output

dac_data5[5] = OUTPUT(J11_reg_o[5]);


--dac_data5[4] is dac_data5[4]
--operation mode is output

dac_data5[4] = OUTPUT(J11_reg_o[4]);


--dac_data5[3] is dac_data5[3]
--operation mode is output

dac_data5[3] = OUTPUT(J11_reg_o[3]);


--dac_data5[2] is dac_data5[2]
--operation mode is output

dac_data5[2] = OUTPUT(J11_reg_o[2]);


--dac_data5[1] is dac_data5[1]
--operation mode is output

dac_data5[1] = OUTPUT(J11_reg_o[1]);


--dac_data5[0] is dac_data5[0]
--operation mode is output

dac_data5[0] = OUTPUT(J11_reg_o[0]);


--dac_data6[13] is dac_data6[13]
--operation mode is output

dac_data6[13] = OUTPUT(J11_reg_o[13]);


--dac_data6[12] is dac_data6[12]
--operation mode is output

dac_data6[12] = OUTPUT(J11_reg_o[12]);


--dac_data6[11] is dac_data6[11]
--operation mode is output

dac_data6[11] = OUTPUT(J11_reg_o[11]);


--dac_data6[10] is dac_data6[10]
--operation mode is output

dac_data6[10] = OUTPUT(J11_reg_o[10]);


--dac_data6[9] is dac_data6[9]
--operation mode is output

dac_data6[9] = OUTPUT(J11_reg_o[9]);


--dac_data6[8] is dac_data6[8]
--operation mode is output

dac_data6[8] = OUTPUT(J11_reg_o[8]);


--dac_data6[7] is dac_data6[7]
--operation mode is output

dac_data6[7] = OUTPUT(J11_reg_o[7]);


--dac_data6[6] is dac_data6[6]
--operation mode is output

dac_data6[6] = OUTPUT(J11_reg_o[6]);


--dac_data6[5] is dac_data6[5]
--operation mode is output

dac_data6[5] = OUTPUT(J11_reg_o[5]);


--dac_data6[4] is dac_data6[4]
--operation mode is output

dac_data6[4] = OUTPUT(J11_reg_o[4]);


--dac_data6[3] is dac_data6[3]
--operation mode is output

dac_data6[3] = OUTPUT(J11_reg_o[3]);


--dac_data6[2] is dac_data6[2]
--operation mode is output

dac_data6[2] = OUTPUT(J11_reg_o[2]);


--dac_data6[1] is dac_data6[1]
--operation mode is output

dac_data6[1] = OUTPUT(J11_reg_o[1]);


--dac_data6[0] is dac_data6[0]
--operation mode is output

dac_data6[0] = OUTPUT(J11_reg_o[0]);


--dac_data7[13] is dac_data7[13]
--operation mode is output

dac_data7[13] = OUTPUT(J11_reg_o[13]);


--dac_data7[12] is dac_data7[12]
--operation mode is output

dac_data7[12] = OUTPUT(J11_reg_o[12]);


--dac_data7[11] is dac_data7[11]
--operation mode is output

dac_data7[11] = OUTPUT(J11_reg_o[11]);


--dac_data7[10] is dac_data7[10]
--operation mode is output

dac_data7[10] = OUTPUT(J11_reg_o[10]);


--dac_data7[9] is dac_data7[9]
--operation mode is output

dac_data7[9] = OUTPUT(J11_reg_o[9]);


--dac_data7[8] is dac_data7[8]
--operation mode is output

dac_data7[8] = OUTPUT(J11_reg_o[8]);


--dac_data7[7] is dac_data7[7]
--operation mode is output

dac_data7[7] = OUTPUT(J11_reg_o[7]);


--dac_data7[6] is dac_data7[6]
--operation mode is output

dac_data7[6] = OUTPUT(J11_reg_o[6]);


--dac_data7[5] is dac_data7[5]
--operation mode is output

dac_data7[5] = OUTPUT(J11_reg_o[5]);


--dac_data7[4] is dac_data7[4]
--operation mode is output

dac_data7[4] = OUTPUT(J11_reg_o[4]);


--dac_data7[3] is dac_data7[3]
--operation mode is output

dac_data7[3] = OUTPUT(J11_reg_o[3]);


--dac_data7[2] is dac_data7[2]
--operation mode is output

dac_data7[2] = OUTPUT(J11_reg_o[2]);


--dac_data7[1] is dac_data7[1]
--operation mode is output

dac_data7[1] = OUTPUT(J11_reg_o[1]);


--dac_data7[0] is dac_data7[0]
--operation mode is output

dac_data7[0] = OUTPUT(J11_reg_o[0]);


--dac_data8[13] is dac_data8[13]
--operation mode is output

dac_data8[13] = OUTPUT(J11_reg_o[13]);


--dac_data8[12] is dac_data8[12]
--operation mode is output

dac_data8[12] = OUTPUT(J11_reg_o[12]);


--dac_data8[11] is dac_data8[11]
--operation mode is output

dac_data8[11] = OUTPUT(J11_reg_o[11]);


--dac_data8[10] is dac_data8[10]
--operation mode is output

dac_data8[10] = OUTPUT(J11_reg_o[10]);


--dac_data8[9] is dac_data8[9]
--operation mode is output

dac_data8[9] = OUTPUT(J11_reg_o[9]);


--dac_data8[8] is dac_data8[8]
--operation mode is output

dac_data8[8] = OUTPUT(J11_reg_o[8]);


--dac_data8[7] is dac_data8[7]
--operation mode is output

dac_data8[7] = OUTPUT(J11_reg_o[7]);


--dac_data8[6] is dac_data8[6]
--operation mode is output

dac_data8[6] = OUTPUT(J11_reg_o[6]);


--dac_data8[5] is dac_data8[5]
--operation mode is output

dac_data8[5] = OUTPUT(J11_reg_o[5]);


--dac_data8[4] is dac_data8[4]
--operation mode is output

dac_data8[4] = OUTPUT(J11_reg_o[4]);


--dac_data8[3] is dac_data8[3]
--operation mode is output

dac_data8[3] = OUTPUT(J11_reg_o[3]);


--dac_data8[2] is dac_data8[2]
--operation mode is output

dac_data8[2] = OUTPUT(J11_reg_o[2]);


--dac_data8[1] is dac_data8[1]
--operation mode is output

dac_data8[1] = OUTPUT(J11_reg_o[1]);


--dac_data8[0] is dac_data8[0]
--operation mode is output

dac_data8[0] = OUTPUT(J11_reg_o[0]);


--dac_data9[13] is dac_data9[13]
--operation mode is output

dac_data9[13] = OUTPUT(J11_reg_o[13]);


--dac_data9[12] is dac_data9[12]
--operation mode is output

dac_data9[12] = OUTPUT(J11_reg_o[12]);


--dac_data9[11] is dac_data9[11]
--operation mode is output

dac_data9[11] = OUTPUT(J11_reg_o[11]);


--dac_data9[10] is dac_data9[10]
--operation mode is output

dac_data9[10] = OUTPUT(J11_reg_o[10]);


--dac_data9[9] is dac_data9[9]
--operation mode is output

dac_data9[9] = OUTPUT(J11_reg_o[9]);


--dac_data9[8] is dac_data9[8]
--operation mode is output

dac_data9[8] = OUTPUT(J11_reg_o[8]);


--dac_data9[7] is dac_data9[7]
--operation mode is output

dac_data9[7] = OUTPUT(J11_reg_o[7]);


--dac_data9[6] is dac_data9[6]
--operation mode is output

dac_data9[6] = OUTPUT(J11_reg_o[6]);


--dac_data9[5] is dac_data9[5]
--operation mode is output

dac_data9[5] = OUTPUT(J11_reg_o[5]);


--dac_data9[4] is dac_data9[4]
--operation mode is output

dac_data9[4] = OUTPUT(J11_reg_o[4]);


--dac_data9[3] is dac_data9[3]
--operation mode is output

dac_data9[3] = OUTPUT(J11_reg_o[3]);


--dac_data9[2] is dac_data9[2]
--operation mode is output

dac_data9[2] = OUTPUT(J11_reg_o[2]);


--dac_data9[1] is dac_data9[1]
--operation mode is output

dac_data9[1] = OUTPUT(J11_reg_o[1]);


--dac_data9[0] is dac_data9[0]
--operation mode is output

dac_data9[0] = OUTPUT(J11_reg_o[0]);


--dac_data10[13] is dac_data10[13]
--operation mode is output

dac_data10[13] = OUTPUT(J11_reg_o[13]);


--dac_data10[12] is dac_data10[12]
--operation mode is output

dac_data10[12] = OUTPUT(J11_reg_o[12]);


--dac_data10[11] is dac_data10[11]
--operation mode is output

dac_data10[11] = OUTPUT(J11_reg_o[11]);


--dac_data10[10] is dac_data10[10]
--operation mode is output

dac_data10[10] = OUTPUT(J11_reg_o[10]);


--dac_data10[9] is dac_data10[9]
--operation mode is output

dac_data10[9] = OUTPUT(J11_reg_o[9]);


--dac_data10[8] is dac_data10[8]
--operation mode is output

dac_data10[8] = OUTPUT(J11_reg_o[8]);


--dac_data10[7] is dac_data10[7]
--operation mode is output

dac_data10[7] = OUTPUT(J11_reg_o[7]);


--dac_data10[6] is dac_data10[6]
--operation mode is output

dac_data10[6] = OUTPUT(J11_reg_o[6]);


--dac_data10[5] is dac_data10[5]
--operation mode is output

dac_data10[5] = OUTPUT(J11_reg_o[5]);


--dac_data10[4] is dac_data10[4]
--operation mode is output

dac_data10[4] = OUTPUT(J11_reg_o[4]);


--dac_data10[3] is dac_data10[3]
--operation mode is output

dac_data10[3] = OUTPUT(J11_reg_o[3]);


--dac_data10[2] is dac_data10[2]
--operation mode is output

dac_data10[2] = OUTPUT(J11_reg_o[2]);


--dac_data10[1] is dac_data10[1]
--operation mode is output

dac_data10[1] = OUTPUT(J11_reg_o[1]);


--dac_data10[0] is dac_data10[0]
--operation mode is output

dac_data10[0] = OUTPUT(J11_reg_o[0]);


--dac_clk[40] is dac_clk[40]
--operation mode is output

dac_clk[40] = OUTPUT(G1L24);


--dac_clk[39] is dac_clk[39]
--operation mode is output

dac_clk[39] = OUTPUT(G1L04);


--dac_clk[38] is dac_clk[38]
--operation mode is output

dac_clk[38] = OUTPUT(G1L93);


--dac_clk[37] is dac_clk[37]
--operation mode is output

dac_clk[37] = OUTPUT(G1L83);


--dac_clk[36] is dac_clk[36]
--operation mode is output

dac_clk[36] = OUTPUT(G1L73);


--dac_clk[35] is dac_clk[35]
--operation mode is output

dac_clk[35] = OUTPUT(G1L63);


--dac_clk[34] is dac_clk[34]
--operation mode is output

dac_clk[34] = OUTPUT(G1L53);


--dac_clk[33] is dac_clk[33]
--operation mode is output

dac_clk[33] = OUTPUT(G1L43);


--dac_clk[32] is dac_clk[32]
--operation mode is output

dac_clk[32] = OUTPUT(G1L33);


--dac_clk[31] is dac_clk[31]
--operation mode is output

dac_clk[31] = OUTPUT(G1L23);


--dac_clk[30] is dac_clk[30]
--operation mode is output

dac_clk[30] = OUTPUT(G1L13);


--dac_clk[29] is dac_clk[29]
--operation mode is output

dac_clk[29] = OUTPUT(G1L03);


--dac_clk[28] is dac_clk[28]
--operation mode is output

dac_clk[28] = OUTPUT(G1L92);


--dac_clk[27] is dac_clk[27]
--operation mode is output

dac_clk[27] = OUTPUT(G1L82);


--dac_clk[26] is dac_clk[26]
--operation mode is output

dac_clk[26] = OUTPUT(G1L72);


--dac_clk[25] is dac_clk[25]
--operation mode is output

dac_clk[25] = OUTPUT(G1L62);


--dac_clk[24] is dac_clk[24]
--operation mode is output

dac_clk[24] = OUTPUT(G1L52);


--dac_clk[23] is dac_clk[23]
--operation mode is output

dac_clk[23] = OUTPUT(G1L42);


--dac_clk[22] is dac_clk[22]
--operation mode is output

dac_clk[22] = OUTPUT(G1L32);


--dac_clk[21] is dac_clk[21]
--operation mode is output

dac_clk[21] = OUTPUT(G1L22);


--dac_clk[20] is dac_clk[20]
--operation mode is output

dac_clk[20] = OUTPUT(G1L12);


--dac_clk[19] is dac_clk[19]
--operation mode is output

dac_clk[19] = OUTPUT(G1L02);


--dac_clk[18] is dac_clk[18]
--operation mode is output

dac_clk[18] = OUTPUT(G1L91);


--dac_clk[17] is dac_clk[17]
--operation mode is output

dac_clk[17] = OUTPUT(G1L81);


--dac_clk[16] is dac_clk[16]
--operation mode is output

dac_clk[16] = OUTPUT(G1L71);


--dac_clk[15] is dac_clk[15]
--operation mode is output

dac_clk[15] = OUTPUT(G1L61);


--dac_clk[14] is dac_clk[14]
--operation mode is output

dac_clk[14] = OUTPUT(G1L51);


--dac_clk[13] is dac_clk[13]
--operation mode is output

dac_clk[13] = OUTPUT(G1L41);


--dac_clk[12] is dac_clk[12]
--operation mode is output

dac_clk[12] = OUTPUT(G1L31);


--dac_clk[11] is dac_clk[11]
--operation mode is output

dac_clk[11] = OUTPUT(G1L21);


--dac_clk[10] is dac_clk[10]
--operation mode is output

dac_clk[10] = OUTPUT(G1L11);


--dac_clk[9] is dac_clk[9]
--operation mode is output

dac_clk[9] = OUTPUT(G1L01);


--dac_clk[8] is dac_clk[8]
--operation mode is output

dac_clk[8] = OUTPUT(G1L9);


--dac_clk[7] is dac_clk[7]
--operation mode is output

dac_clk[7] = OUTPUT(G1L8);


--dac_clk[6] is dac_clk[6]
--operation mode is output

dac_clk[6] = OUTPUT(G1L7);


--dac_clk[5] is dac_clk[5]
--operation mode is output

dac_clk[5] = OUTPUT(G1L6);


--dac_clk[4] is dac_clk[4]
--operation mode is output

dac_clk[4] = OUTPUT(G1L5);


--dac_clk[3] is dac_clk[3]
--operation mode is output

dac_clk[3] = OUTPUT(G1L4);


--dac_clk[2] is dac_clk[2]
--operation mode is output

dac_clk[2] = OUTPUT(G1L3);


--dac_clk[1] is dac_clk[1]
--operation mode is output

dac_clk[1] = OUTPUT(G1L2);


--dac_clk[0] is dac_clk[0]
--operation mode is output

dac_clk[0] = OUTPUT(G1L1);


--red_led is red_led
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog
--operation mode is output

wdog = OUTPUT(!W1L67);


--mictor[32] is mictor[32]
--operation mode is output

mictor[32] = OUTPUT(GND);


--mictor[31] is mictor[31]
--operation mode is output

mictor[31] = OUTPUT(GND);


--mictor[30] is mictor[30]
--operation mode is output

mictor[30] = OUTPUT(GND);


--mictor[29] is mictor[29]
--operation mode is output

mictor[29] = OUTPUT(GND);


--mictor[28] is mictor[28]
--operation mode is output

mictor[28] = OUTPUT(GND);


--mictor[27] is mictor[27]
--operation mode is output

mictor[27] = OUTPUT(GND);


--mictor[26] is mictor[26]
--operation mode is output

mictor[26] = OUTPUT(GND);


--mictor[25] is mictor[25]
--operation mode is output

mictor[25] = OUTPUT(GND);


--mictor[24] is mictor[24]
--operation mode is output

mictor[24] = OUTPUT(GND);


--mictor[23] is mictor[23]
--operation mode is output

mictor[23] = OUTPUT(GND);


--mictor[22] is mictor[22]
--operation mode is output

mictor[22] = OUTPUT(GND);


--mictor[21] is mictor[21]
--operation mode is output

mictor[21] = OUTPUT(GND);


--mictor[20] is mictor[20]
--operation mode is output

mictor[20] = OUTPUT(GND);


--mictor[19] is mictor[19]
--operation mode is output

mictor[19] = OUTPUT(GND);


--mictor[18] is mictor[18]
--operation mode is output

mictor[18] = OUTPUT(GND);


--mictor[17] is mictor[17]
--operation mode is output

mictor[17] = OUTPUT(GND);


--mictor[16] is mictor[16]
--operation mode is output

mictor[16] = OUTPUT(GND);


--mictor[15] is mictor[15]
--operation mode is output

mictor[15] = OUTPUT(GND);


--mictor[14] is mictor[14]
--operation mode is output

mictor[14] = OUTPUT(GND);


--mictor[13] is mictor[13]
--operation mode is output

mictor[13] = OUTPUT(GND);


--mictor[12] is mictor[12]
--operation mode is output

mictor[12] = OUTPUT(GND);


--mictor[11] is mictor[11]
--operation mode is output

mictor[11] = OUTPUT(GND);


--mictor[10] is mictor[10]
--operation mode is output

mictor[10] = OUTPUT(GND);


--mictor[9] is mictor[9]
--operation mode is output

mictor[9] = OUTPUT(GND);


--mictor[8] is mictor[8]
--operation mode is output

mictor[8] = OUTPUT(GND);


--mictor[7] is mictor[7]
--operation mode is output

mictor[7] = OUTPUT(GND);


--mictor[6] is mictor[6]
--operation mode is output

mictor[6] = OUTPUT(GND);


--mictor[5] is mictor[5]
--operation mode is output

mictor[5] = OUTPUT(GND);


--mictor[4] is mictor[4]
--operation mode is output

mictor[4] = OUTPUT(GND);


--mictor[3] is mictor[3]
--operation mode is output

mictor[3] = OUTPUT(GND);


--mictor[2] is mictor[2]
--operation mode is output

mictor[2] = OUTPUT(GND);


--mictor[1] is mictor[1]
--operation mode is output

mictor[1] = OUTPUT(GND);


--mictorclk[2] is mictorclk[2]
--operation mode is output

mictorclk[2] = OUTPUT(GND);


--mictorclk[1] is mictorclk[1]
--operation mode is output

mictorclk[1] = OUTPUT(GND);


--rs232_tx is rs232_tx
--operation mode is output

rs232_tx = OUTPUT(GND);


--test[16] is test[16]
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15]
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14]
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13]
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12]
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11]
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10]
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9]
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8]
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7]
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6]
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5]
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4]
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3]
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--M8L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~304
--operation mode is normal

M8L13 = !M8_safe_q[0];


