Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id SPP7GOUM8mkynQEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Wed, 29 Apr 2026 15:51:33 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id E5999495233
	for <lists+amd-gfx@lfdr.de>; Wed, 29 Apr 2026 15:51:28 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 14C6610F032;
	Wed, 29 Apr 2026 13:51:27 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="bvXhZRvF";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dy1-f172.google.com (mail-dy1-f172.google.com
 [74.125.82.172])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 9B10E10F02B
 for <amd-gfx@lists.freedesktop.org>; Wed, 29 Apr 2026 13:51:25 +0000 (UTC)
Received: by mail-dy1-f172.google.com with SMTP id
 5a478bee46e88-2dd52990758so875655eec.1
 for <amd-gfx@lists.freedesktop.org>; Wed, 29 Apr 2026 06:51:25 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1777470685; cv=none;
 d=google.com; s=arc-20240605;
 b=C+6puz5rt6s/0uCIK6P1+tc/aaVFgNkr0jy1heRkesqC2tjvD4cj+Pi0vJne8qp/oo
 0TC2fZhVIqz5XL+V5BDPg9s/HN7P7q5P2wgfMkD6bz/TSRkXBpccN+Ief5LErm/3AquH
 wgG9gcj5gilOFZ0eLlNcY6K9pCbTr/3/p2lH3A0PrqMKpYQxJO6a+k6TzkKZvYmTpE5y
 Y9AuuiiUWEhV6KKBmS/qgxKjtBcaolYItxliJWyDteLodtZWY1Rn0haXr8uZoQ25sI1r
 fUpe7nLNLeaCQi8UiEiUGrlBL/Dfz8BHcGQHbiRjY8/IgqACdWUxioD8AHANauiTLC6+
 q5vQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=QaoAn8DS0yZuY6OqaxjQw7MLX36SlFZ88L9O11T0AXQ=;
 fh=5vUZUKllOCsC60Jl84plUbTj6YLYwQpCjMwqx1FY07o=;
 b=lFP5eyUgs5bdNGEPOj3s+FvZ4NSxdW2MlhZvqMiImQRw7aMYMJ68OR4ERlKWrd7o6C
 4k5h80yL+ruAjw33uweCWnOcRhLc0SPCN4Hp7BPuhXEHPvosMMQ0d0drUq+X+NyI92O3
 UmGmnjlfpG1FadmIoI1DPxAPJtKIZHAo/5h7ZBfmMx+nxzD0Ys+AJNhIbxhyIDEv719B
 /iruda4ocW/jNZAEWXlmiGe690eJOehlBjZ5HGGkwKlLqYGlF7Ty1VZuOREMQJv5gpk/
 8NLxrcAaRWwCKh/tByNbUwue5GQSE8Me44XTJGjmuHJaVxKKM+J4tyEAUZAJcQVvF1L+
 Aqvw==; darn=lists.freedesktop.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1777470685; x=1778075485; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=QaoAn8DS0yZuY6OqaxjQw7MLX36SlFZ88L9O11T0AXQ=;
 b=bvXhZRvFqIV6NLXNnYup+HKVxfVXeulObaKaA2zCGDDRuPX2wXbAq+H4XoLliMOhjp
 lPz0iyaW0hmL2t3qHuPWywaF/uqPQh+1338Dq/Tcy9HuNwNNdx/fn9kOQy7sdCYPoNNX
 tih7RSuKlxAjto4KNkXnizzZRWWGqbUAWXmBMTW5YVNytSzewOMRQpTauMwTliKdYNmk
 wSN7O2jILAD6QdeEsOJ1DQh5cQbiZc8LYSeqOOh/vt8pACyzb/Zeh95fhcQLGmQNQI1D
 RhyAna+TRPgBiFVou7iXmkOFQ8r/LIWaNz3mhWpJaYNLvbyJJ0BCq5CggCdFeG8ZfuT8
 /vvQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1777470685; x=1778075485;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=QaoAn8DS0yZuY6OqaxjQw7MLX36SlFZ88L9O11T0AXQ=;
 b=TzocH1gShY6sHNUiEimQ8iI05Qs1KyTCxZuRtUvPuywHsfRp4AFj0e6t/LI3sJSm4W
 oh19Hn+0YNryW7wQ/04SPb28R5qSaj0PXhQXbvCdtdNSY2Cj5ks5XeJBRcJX3VT9hG98
 y+U9hDXxOkXdmZWehC3PFpKUskSa5qL5EBbmrQMaEvvoElIaYATD1gWB6rVMjPLZj9/P
 kPRu3bPVUENfyEtlm5qZETteizyBlxJNDr7kjWmGGZawyxU21z7Fkysajn8MvhJV8aAm
 Fh/TUS21WnNC3G7TfU1DNfpiVPStoDjGDW982peeuI0eI2LD6tdYJU697VyGdqN+boLW
 zgjQ==
X-Forwarded-Encrypted: i=1;
 AFNElJ+0nRNi1ZCfS3Prcy/ZwZLa/+MNsSQQuuSKBCLbJkEd95jNacZ4lY0JmCotLcbdVaUtECRY+QHx@lists.freedesktop.org
X-Gm-Message-State: AOJu0YxOL5SoWFI8V1V9Eu96wOUExEZmGYLaV0gZ0upyBO2bCC0XfcmJ
 B29EXgMjNBjcFL89BzhH3uk00eaNC53LX+b6/Yy5AXvZpZJW3LpTo5gnw9PSsCU/HCiQcAYZ7iG
 eBU/+SFSk8JK1y4PbiavCtl66Ibyi2BQ=
X-Gm-Gg: AeBDiesiZFDs8xtXjE7+e1arddymN85osTiQ9LoK6Wqcesj7zKQ3Y38ZwM3v+QhlPRc
 LKwRHL3UN5D5qVY6rB2Xp7DPhi5JZ2Nfhr5ZjtEkYmw58M0ECDzBWp1uGY2NrRBbDK8hUsQR6TP
 a24OUiEAgdWVWeThKPeHDF+mjEgj7O/IoQ1SHgJAZHDLjsqtj5XmPlcQ3EYpRjuDQKI/oew7hVg
 /m4uVduQbQm5SxKYoiQ/UQCiE3AlvWA7NtlmygpRx72SBPSVemzb2KYQmk43raA49AAQJT4EvQ+
 vw4Y6Pw7fExIwF7cnsyDWCKgAVyE6NVjA5NapxCaLPJbCR3i/wBGuGmU1X7P2ShGOdrzpjtep/x
 A+MS5
X-Received: by 2002:a05:7022:6089:b0:12b:f899:7178 with SMTP id
 a92af1059eb24-12ddd54ed39mr1623295c88.7.1777470684470; Wed, 29 Apr 2026
 06:51:24 -0700 (PDT)
MIME-Version: 1.0
References: <20260428232009.10737-1-leonardocesar@usp.br>
 <38b716ff-fac9-4921-8121-4a76cf1cef18@amd.com>
In-Reply-To: <38b716ff-fac9-4921-8121-4a76cf1cef18@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 29 Apr 2026 09:51:12 -0400
X-Gm-Features: AVHnY4JVsTc-BelPZacFiBBEXrzxLXfPvi6gaNF6uJlEwkAtJr4aRjJIq6CTwck
Message-ID: <CADnq5_Nvfj-WMc039YvjoWfYiXcQ5estN573dO1Y2LtwPMiNRA@mail.gmail.com>
Subject: Re: [PATCH v4] drm/amdgpu: deduplicate ring preempt ib function
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>
Cc: Leonardo Cesar <leonardocesar@usp.br>, alexander.deucher@amd.com,
 airlied@gmail.com, simona@ffwll.ch, amd-gfx@lists.freedesktop.org, 
 dri-devel@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Queue-Id: E5999495233
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[google.com:s=arc-20240605:i=1];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FREEMAIL_CC(0.00)[usp.br,amd.com,gmail.com,ffwll.ch,lists.freedesktop.org];
	FORGED_RECIPIENTS(0.00)[m:christian.koenig@amd.com,m:leonardocesar@usp.br,m:alexander.deucher@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:dri-devel@lists.freedesktop.org,s:lists@lfdr.de];
	FROM_HAS_DN(0.00)[];
	FORGED_SENDER(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	RCVD_COUNT_THREE(0.00)[3];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	MISSING_XM_UA(0.00)[];
	TO_DN_SOME(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-0.977];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCPT_COUNT_SEVEN(0.00)[7];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TAGGED_RCPT(0.00)[amd-gfx];
	FREEMAIL_FROM(0.00)[gmail.com]

Applied.  Thanks!

On Wed, Apr 29, 2026 at 9:19=E2=80=AFAM Christian K=C3=B6nig
<christian.koenig@amd.com> wrote:
>
> On 4/29/26 01:19, Leonardo Cesar wrote:
> > The ring preemption function is identical for both gfx_v11_0 and
> > gfx_v12_0. This patch refactors the code by moving the core logic
> > into a generic function inside amdgpu_gfx.c to reduce code
> > duplication and simplify future maintenance.
> >
> > Signed-off-by: Leonardo Cesar <leonardocesar@usp.br>
>
> Reviewed-by: Christian K=C3=B6nig <christian.koenig@amd.com>
>
> >
> > ---
> > v3 -> v4:
> > - Dropped 'r' variable by reordering the return logic
> >
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | ...
> > ---
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | 52 +++++++++++++++++++++++++
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h |  2 +
> >  drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c  | 52 +------------------------
> >  drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c  | 52 +------------------------
> >  4 files changed, 56 insertions(+), 102 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c b/drivers/gpu/drm/=
amd/amdgpu/amdgpu_gfx.c
> > index 2956e45c9..f7ebead09 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > @@ -2684,3 +2684,55 @@ void amdgpu_debugfs_compute_sched_mask_init(stru=
ct amdgpu_device *adev)
> >  #endif
> >  }
> >
> > +int amdgpu_gfx_ring_preempt_ib(struct amdgpu_ring *ring)
> > +{
> > +     struct amdgpu_device *adev =3D ring->adev;
> > +     struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > +     struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > +     unsigned long flags;
> > +     int i;
> > +
> > +     if (adev->enable_mes)
> > +             return -EINVAL;
> > +
> > +     if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > +             return -EINVAL;
> > +
> > +     spin_lock_irqsave(&kiq->ring_lock, flags);
> > +
> > +     if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > +             spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > +             return -ENOMEM;
> > +     }
> > +
> > +     /* assert preemption condition */
> > +     amdgpu_ring_set_preempt_cond_exec(ring, false);
> > +
> > +     /* assert IB preemption, emit the trailing fence */
> > +     kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UNMA=
P,
> > +                                     ring->trail_fence_gpu_addr,
> > +                                     ++ring->trail_seq);
> > +     amdgpu_ring_commit(kiq_ring);
> > +
> > +     spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > +
> > +     /* poll the trailing fence */
> > +     for (i =3D 0; i < adev->usec_timeout; i++) {
> > +             if (ring->trail_seq =3D=3D
> > +                     le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > +                     break;
> > +             udelay(1);
> > +     }
> > +
> > +     /* deassert preemption condition */
> > +    amdgpu_ring_set_preempt_cond_exec(ring, true);
> > +
> > +     if (i >=3D adev->usec_timeout) {
> > +             DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > +             return -EINVAL;
> > +     }
> > +
> > +     return 0;
> > +}
> > +
> > +
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h b/drivers/gpu/drm/=
amd/amdgpu/amdgpu_gfx.h
> > index a0cf0a3b4..77050f988 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > @@ -664,6 +664,8 @@ void amdgpu_gfx_csb_preamble_end(u32 *buffer, u32 c=
ount);
> >  void amdgpu_debugfs_gfx_sched_mask_init(struct amdgpu_device *adev);
> >  void amdgpu_debugfs_compute_sched_mask_init(struct amdgpu_device *adev=
);
> >
> > +int amdgpu_gfx_ring_preempt_ib(struct amdgpu_ring *ring);
> > +
> >  static inline const char *amdgpu_gfx_compute_mode_desc(int mode)
> >  {
> >       switch (mode) {
> > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/a=
md/amdgpu/gfx_v11_0.c
> > index 5097de940..1ba848bfa 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> > @@ -6206,56 +6206,6 @@ static void gfx_v11_0_ring_emit_gfx_shadow(struc=
t amdgpu_ring *ring,
> >       ring->set_q_mode_offs =3D offs;
> >  }
> >
> > -static int gfx_v11_0_ring_preempt_ib(struct amdgpu_ring *ring)
> > -{
> > -     int i, r =3D 0;
> > -     struct amdgpu_device *adev =3D ring->adev;
> > -     struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > -     struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > -     unsigned long flags;
> > -
> > -     if (adev->enable_mes)
> > -             return -EINVAL;
> > -
> > -     if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > -             return -EINVAL;
> > -
> > -     spin_lock_irqsave(&kiq->ring_lock, flags);
> > -
> > -     if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > -             spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -             return -ENOMEM;
> > -     }
> > -
> > -     /* assert preemption condition */
> > -     amdgpu_ring_set_preempt_cond_exec(ring, false);
> > -
> > -     /* assert IB preemption, emit the trailing fence */
> > -     kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UNMA=
P,
> > -                                ring->trail_fence_gpu_addr,
> > -                                ++ring->trail_seq);
> > -     amdgpu_ring_commit(kiq_ring);
> > -
> > -     spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -
> > -     /* poll the trailing fence */
> > -     for (i =3D 0; i < adev->usec_timeout; i++) {
> > -             if (ring->trail_seq =3D=3D
> > -                 le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > -                     break;
> > -             udelay(1);
> > -     }
> > -
> > -     if (i >=3D adev->usec_timeout) {
> > -             r =3D -EINVAL;
> > -             DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > -     }
> > -
> > -     /* deassert preemption condition */
> > -     amdgpu_ring_set_preempt_cond_exec(ring, true);
> > -     return r;
> > -}
> > -
> >  static void gfx_v11_0_ring_emit_de_meta(struct amdgpu_ring *ring, bool=
 resume)
> >  {
> >       struct amdgpu_device *adev =3D ring->adev;
> > @@ -7295,7 +7245,7 @@ static const struct amdgpu_ring_funcs gfx_v11_0_r=
ing_funcs_gfx =3D {
> >       .emit_cntxcntl =3D gfx_v11_0_ring_emit_cntxcntl,
> >       .emit_gfx_shadow =3D gfx_v11_0_ring_emit_gfx_shadow,
> >       .init_cond_exec =3D gfx_v11_0_ring_emit_init_cond_exec,
> > -     .preempt_ib =3D gfx_v11_0_ring_preempt_ib,
> > +     .preempt_ib =3D amdgpu_gfx_ring_preempt_ib,
> >       .emit_frame_cntl =3D gfx_v11_0_ring_emit_frame_cntl,
> >       .emit_wreg =3D gfx_v11_0_ring_emit_wreg,
> >       .emit_reg_wait =3D gfx_v11_0_ring_emit_reg_wait,
> > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c b/drivers/gpu/drm/a=
md/amdgpu/gfx_v12_0.c
> > index 65c33823a..6cf244349 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> > @@ -4611,56 +4611,6 @@ static unsigned gfx_v12_0_ring_emit_init_cond_ex=
ec(struct amdgpu_ring *ring,
> >       return ret;
> >  }
> >
> > -static int gfx_v12_0_ring_preempt_ib(struct amdgpu_ring *ring)
> > -{
> > -     int i, r =3D 0;
> > -     struct amdgpu_device *adev =3D ring->adev;
> > -     struct amdgpu_kiq *kiq =3D &adev->gfx.kiq[0];
> > -     struct amdgpu_ring *kiq_ring =3D &kiq->ring;
> > -     unsigned long flags;
> > -
> > -     if (adev->enable_mes)
> > -             return -EINVAL;
> > -
> > -     if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
> > -             return -EINVAL;
> > -
> > -     spin_lock_irqsave(&kiq->ring_lock, flags);
> > -
> > -     if (amdgpu_ring_alloc(kiq_ring, kiq->pmf->unmap_queues_size)) {
> > -             spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -             return -ENOMEM;
> > -     }
> > -
> > -     /* assert preemption condition */
> > -     amdgpu_ring_set_preempt_cond_exec(ring, false);
> > -
> > -     /* assert IB preemption, emit the trailing fence */
> > -     kiq->pmf->kiq_unmap_queues(kiq_ring, ring, PREEMPT_QUEUES_NO_UNMA=
P,
> > -                                ring->trail_fence_gpu_addr,
> > -                                ++ring->trail_seq);
> > -     amdgpu_ring_commit(kiq_ring);
> > -
> > -     spin_unlock_irqrestore(&kiq->ring_lock, flags);
> > -
> > -     /* poll the trailing fence */
> > -     for (i =3D 0; i < adev->usec_timeout; i++) {
> > -             if (ring->trail_seq =3D=3D
> > -                 le32_to_cpu(*(ring->trail_fence_cpu_addr)))
> > -                     break;
> > -             udelay(1);
> > -     }
> > -
> > -     if (i >=3D adev->usec_timeout) {
> > -             r =3D -EINVAL;
> > -             DRM_ERROR("ring %d failed to preempt ib\n", ring->idx);
> > -     }
> > -
> > -     /* deassert preemption condition */
> > -     amdgpu_ring_set_preempt_cond_exec(ring, true);
> > -     return r;
> > -}
> > -
> >  static void gfx_v12_0_ring_emit_rreg(struct amdgpu_ring *ring, uint32_=
t reg,
> >                                    uint32_t reg_val_offs)
> >  {
> > @@ -5539,7 +5489,7 @@ static const struct amdgpu_ring_funcs gfx_v12_0_r=
ing_funcs_gfx =3D {
> >       .pad_ib =3D amdgpu_ring_generic_pad_ib,
> >       .emit_cntxcntl =3D gfx_v12_0_ring_emit_cntxcntl,
> >       .init_cond_exec =3D gfx_v12_0_ring_emit_init_cond_exec,
> > -     .preempt_ib =3D gfx_v12_0_ring_preempt_ib,
> > +     .preempt_ib =3D amdgpu_gfx_ring_preempt_ib,
> >       .emit_wreg =3D gfx_v12_0_ring_emit_wreg,
> >       .emit_reg_wait =3D gfx_v12_0_ring_emit_reg_wait,
> >       .emit_reg_write_reg_wait =3D gfx_v12_0_ring_emit_reg_write_reg_wa=
it,
>
