{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572034908950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572034908956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 17:21:48 2019 " "Processing started: Fri Oct 25 17:21:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572034908956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034908956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034908956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572034909755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572034909755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920480 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920489 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelogioDigital " "Found entity 1: RelogioDigital" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorEnable-behavior " "Found design unit 1: controladorEnable-behavior" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920494 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorEnable " "Found entity 1: controladorEnable" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920499 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelogioDigital " "Elaborating entity \"RelogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572034920582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "codteclado.vhd 2 1 " "Using design file codteclado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codTeclado-structural " "Found design unit 1: codTeclado-structural" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/codteclado.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920661 ""} { "Info" "ISGN_ENTITY_NAME" "1 codTeclado " "Found entity 1: codTeclado" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/codteclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codTeclado codTeclado:ct " "Elaborating entity \"codTeclado\" for hierarchy \"codTeclado:ct\"" {  } { { "RelogioDigital.vhd" "ct" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920706 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "RelogioDigital.vhd" "dm" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920760 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorEnable controladorEnable:ce " "Elaborating entity \"controladorEnable\" for hierarchy \"controladorEnable:ce\"" {  } { { "RelogioDigital.vhd" "ce" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920782 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C controladorEnable.vhd(9) " "VHDL Process Statement warning at controladorEnable.vhd(9): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] controladorEnable.vhd(9) " "Inferred latch for \"C\[0\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] controladorEnable.vhd(9) " "Inferred latch for \"C\[1\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] controladorEnable.vhd(9) " "Inferred latch for \"C\[2\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] controladorEnable.vhd(9) " "Inferred latch for \"C\[3\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] controladorEnable.vhd(9) " "Inferred latch for \"C\[4\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] controladorEnable.vhd(9) " "Inferred latch for \"C\[5\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] controladorEnable.vhd(9) " "Inferred latch for \"C\[6\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] controladorEnable.vhd(9) " "Inferred latch for \"C\[7\]\" at controladorEnable.vhd(9)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034920786 "|controladorEnable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "RelogioDigital.vhd" "dm2_1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920789 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572034920790 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572034920790 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_wbits.vhd 2 1 " "Using design file counter_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/counter_wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920820 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/counter_wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "RelogioDigital.vhd" "c1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controladorcounter.vhd 2 1 " "Using design file controladorcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorCounter-behavior " "Found design unit 1: controladorCounter-behavior" {  } { { "controladorcounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorcounter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920880 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorCounter " "Found entity 1: controladorCounter" {  } { { "controladorcounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorCounter controladorCounter:ctrl " "Elaborating entity \"controladorCounter\" for hierarchy \"controladorCounter:ctrl\"" {  } { { "RelogioDigital.vhd" "ctrl" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_wbits.vhd 2 1 " "Using design file reg_pp_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/reg_pp_wbits.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920922 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/reg_pp_wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034920922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034920922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"reg_pp_Wbits:r1\"" {  } { { "RelogioDigital.vhd" "r1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplex multplex:mt1 " "Elaborating entity \"multplex\" for hierarchy \"multplex:mt1\"" {  } { { "RelogioDigital.vhd" "mt1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034920966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A multplex.vhd(11) " "VHDL Process Statement warning at multplex.vhd(11): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572034920969 "|RelogioDigital|multplex:mt1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B multplex.vhd(13) " "VHDL Process Statement warning at multplex.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572034920969 "|RelogioDigital|multplex:mt1"}
{ "Warning" "WSGN_SEARCH_FILE" "decod.vhd 2 1 " "Using design file decod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-structural " "Found design unit 1: decod-structural" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/decod.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034921011 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/decod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572034921011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572034921011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:dc1 " "Elaborating entity \"decod\" for hierarchy \"decod:dc1\"" {  } { { "RelogioDigital.vhd" "dc1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034921011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladorEnable:ce\|C\[3\] " "Latch controladorEnable:ce\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tc\[0\] " "Ports D and ENA on the latch are fed by the same signal tc\[0\]" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572034921911 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR tc\[0\] " "Ports ENA and CLR on the latch are fed by the same signal tc\[0\]" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572034921911 ""}  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572034921911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controladorEnable:ce\|C\[2\] " "Latch controladorEnable:ce\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tc\[0\] " "Ports D and ENA on the latch are fed by the same signal tc\[0\]" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572034921911 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR tc\[0\] " "Ports ENA and CLR on the latch are fed by the same signal tc\[0\]" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572034921911 ""}  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572034921911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[7\] GND " "Pin \"H1\[7\]\" is stuck at GND" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572034921953 "|RelogioDigital|H1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[7\] GND " "Pin \"H0\[7\]\" is stuck at GND" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572034921953 "|RelogioDigital|H0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1\[7\] GND " "Pin \"M1\[7\]\" is stuck at GND" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572034921953 "|RelogioDigital|M1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M0\[7\] GND " "Pin \"M0\[7\]\" is stuck at GND" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572034921953 "|RelogioDigital|M0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572034921953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572034922040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572034922624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572034922624 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teclas\[0\] " "No output dependent on input pin \"teclas\[0\]\"" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572034922756 "|RelogioDigital|teclas[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572034922756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572034922757 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572034922757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572034922757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572034922757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572034922832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 17:22:02 2019 " "Processing ended: Fri Oct 25 17:22:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572034922832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572034922832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572034922832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572034922832 ""}
