5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param15.vcd) 2 -o (param15.cdd) 2 -v (param15.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param15.v 9 31 1 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 14 107000b 1 0 39 0 40 17 0 ffffffffff 0 fffffffffd 0 0
1 foo 2 0 c0000 1 0 31 0 40 17 ffffffffff 0 0 0 0 0
1 bar 3 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 param15.v 16 20 1 
2 2 17 17 17 50007 1 32 1008 0 0 2 1 bar
2 3 17 17 17 10001 0 1 1410 0 0 40 1 a
2 4 17 17 17 10007 1 37 1a 2 3
2 5 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 6 18 18 18 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 19 19 19 50007 1 32 1008 0 0 40 1 foo
2 8 19 19 19 10001 0 1 1410 0 0 40 1 a
2 9 19 19 19 10007 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 param15.v 22 29 1 
