Parallel architectures for the kNN classifier -- design of soft IP cores and FPGA implementations